TimeQuest Timing Analyzer report for emc
Wed Dec 26 20:59:10 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'crsclk50'
 15. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'crsclk50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'crsclk50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Setup: 'crsclk50'
 40. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Hold: 'crsclk50'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'crsclk50'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Slow 1200mV 0C Model Metastability Report
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Setup: 'crsclk50'
 64. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 69. Fast 1200mV 0C Model Hold: 'crsclk50'
 70. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'crsclk50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Fast 1200mV 0C Model Metastability Report
 81. Multicorner Timing Analysis Summary
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Signal Integrity Metrics (Slow 1200mv 0c Model)
 89. Signal Integrity Metrics (Slow 1200mv 85c Model)
 90. Signal Integrity Metrics (Fast 1200mv 0c Model)
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; emc                                                                ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6E22C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.6%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; emc.out.sdc   ; OK     ; Wed Dec 26 20:59:04 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; altera_reserved_tck                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { altera_reserved_tck }                              ;
; crsclk50                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { clock }                                            ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; crsclk50 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; crsclk50 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 70.81 MHz  ; 70.81 MHz       ; altera_reserved_tck                              ;      ;
; 116.35 MHz ; 116.35 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 126.98 MHz ; 126.98 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.405  ; 0.000         ;
; crsclk50                                         ; 3.393  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.580  ; 0.000         ;
; altera_reserved_tck                              ; 42.939 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.406  ; 0.000         ;
; altera_reserved_tck                              ; 0.452  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453  ; 0.000         ;
; crsclk50                                         ; 12.253 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.167 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.650 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 4.715  ; 0.000         ;
; crsclk50                                         ; 9.934  ; 0.000         ;
; altera_reserved_tck                              ; 49.447 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 49.716 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.405 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 8.501      ;
; 1.431 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 8.475      ;
; 1.496 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.426      ;
; 1.520 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.402      ;
; 1.562 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.360      ;
; 1.567 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.355      ;
; 1.714 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 8.192      ;
; 1.772 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.150      ;
; 1.833 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.089      ;
; 1.851 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 8.055      ;
; 1.868 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.064      ;
; 1.913 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 8.009      ;
; 2.038 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 7.884      ;
; 2.096 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.835      ;
; 2.124 ; emc_fpga_mcu:inst3|rdRam[3][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 7.795      ;
; 2.143 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 7.779      ;
; 2.166 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.766      ;
; 2.181 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 7.741      ;
; 2.191 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.741      ;
; 2.192 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.740      ;
; 2.251 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 7.664      ;
; 2.268 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.663      ;
; 2.301 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 7.615      ;
; 2.371 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.561      ;
; 2.373 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 7.549      ;
; 2.379 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.563      ;
; 2.381 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.551      ;
; 2.436 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.496      ;
; 2.451 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.481      ;
; 2.452 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.480      ;
; 2.469 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.463      ;
; 2.486 ; emc_fpga_mcu:inst3|rdRam[1][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 7.433      ;
; 2.575 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.366      ;
; 2.580 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 7.363      ;
; 2.603 ; emc_fpga_mcu:inst3|frameMode[2]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.329      ;
; 2.611 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.320      ;
; 2.758 ; emc_fpga_mcu:inst3|rdRam[18][10]   ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.173      ;
; 2.780 ; emc_fpga_mcu:inst3|rdRam[5][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 7.123      ;
; 2.809 ; emc_fpga_mcu:inst3|rdRam[4][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 7.094      ;
; 2.811 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.131      ;
; 2.824 ; emc_fpga_mcu:inst3|rdRam[6][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 7.079      ;
; 2.836 ; emc_fpga_mcu:inst3|rdRam[13][14]   ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.119     ; 7.066      ;
; 2.852 ; emc_fpga_mcu:inst3|rdRam[2][15]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 7.071      ;
; 2.895 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 7.021      ;
; 2.897 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 7.009      ;
; 2.898 ; emc_fpga_mcu:inst3|rdRam[31][0]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 7.018      ;
; 2.902 ; emc_fpga_mcu:inst3|rdRam[1][5]     ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.029      ;
; 2.910 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.022      ;
; 2.926 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.006      ;
; 2.929 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.005      ;
; 2.962 ; emc_fpga_mcu:inst3|rdRam[2][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 6.941      ;
; 2.973 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 6.961      ;
; 2.984 ; emc_fpga_mcu:inst3|rdRam[0][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 6.919      ;
; 2.995 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 6.920      ;
; 3.004 ; emc_fpga_mcu:inst3|frameMode[2]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.938      ;
; 3.048 ; emc_fpga_mcu:inst3|rdRam[18][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 6.881      ;
; 3.067 ; emc_fpga_mcu:inst3|rdRam[16][10]   ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 6.864      ;
; 3.093 ; emc_fpga_mcu:inst3|rdRam[1][7]     ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 6.838      ;
; 3.119 ; emc_fpga_mcu:inst3|rdRam[0][7]     ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 6.812      ;
; 3.122 ; emc_fpga_mcu:inst3|rdRam[18][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 6.810      ;
; 3.131 ; emc_fpga_mcu:inst3|rdRam[1][10]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 6.802      ;
; 3.137 ; emc_fpga_mcu:inst3|rdRam[4][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 6.766      ;
; 3.178 ; emc_fpga_mcu:inst3|rdRam[0][15]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 6.745      ;
; 3.178 ; emc_fpga_mcu:inst3|rdRam[2][3]     ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.766      ;
; 3.180 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 6.752      ;
; 3.201 ; emc_fpga_mcu:inst3|rdRam[1][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 6.702      ;
; 3.208 ; emc_fpga_mcu:inst3|rdRam[2][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 6.711      ;
; 3.217 ; emc_fpga_mcu:inst3|rdRam[0][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 6.702      ;
; 3.232 ; emc_fpga_mcu:inst3|rdRam[0][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 6.671      ;
; 3.234 ; emc_fpga_mcu:inst3|rdRam[17][5]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 6.697      ;
; 3.236 ; emc_fpga_mcu:inst3|rdRam[0][5]     ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 6.695      ;
; 3.256 ; emc_fpga_mcu:inst3|rdRam[19][13]   ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 6.666      ;
; 3.264 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 6.642      ;
; 3.289 ; emc_fpga_mcu:inst3|rdRam[14][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 6.644      ;
; 3.291 ; emc_fpga_mcu:inst3|rdRam[21][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.650      ;
; 3.297 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 6.609      ;
; 3.304 ; emc_fpga_mcu:inst3|rdRam[2][5]     ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 6.627      ;
; 3.304 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 6.612      ;
; 3.312 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.629      ;
; 3.313 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.631      ;
; 3.314 ; emc_fpga_mcu:inst3|rdRam[18][13]   ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 6.608      ;
; 3.332 ; emc_fpga_mcu:inst3|rdRam[3][15]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 6.591      ;
; 3.337 ; emc_fpga_mcu:inst3|rdRam[1][2]     ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.604      ;
; 3.338 ; emc_fpga_mcu:inst3|frameMode[2]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 6.594      ;
; 3.346 ; emc_fpga_mcu:inst3|rdRam[1][11]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 6.589      ;
; 3.352 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.590      ;
; 3.371 ; emc_fpga_mcu:inst3|MCUframeData[3] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 6.560      ;
; 3.372 ; emc_fpga_mcu:inst3|rdRam[2][2]     ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.569      ;
; 3.387 ; emc_fpga_mcu:inst3|rdRam[0][2]     ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.554      ;
; 3.398 ; emc_fpga_mcu:inst3|rdRam[5][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 6.505      ;
; 3.399 ; emc_fpga_mcu:inst3|spiCnt[3]       ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 6.517      ;
; 3.423 ; emc_fpga_mcu:inst3|rdRam[21][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 6.496      ;
; 3.432 ; emc_fpga_mcu:inst3|rdRam[20][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 6.487      ;
; 3.436 ; emc_fpga_mcu:inst3|rdRam[2][1]     ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 6.493      ;
; 3.436 ; emc_fpga_mcu:inst3|rdRam[14][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 6.495      ;
; 3.438 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.506      ;
; 3.452 ; emc_fpga_mcu:inst3|rdRam[1][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 6.451      ;
; 3.452 ; emc_fpga_mcu:inst3|rdRam[17][13]   ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 6.470      ;
; 3.458 ; emc_fpga_mcu:inst3|rdRam[16][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 6.471      ;
; 3.460 ; emc_fpga_mcu:inst3|rdRam[16][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 6.472      ;
+-------+------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'crsclk50'                                                                                                                            ;
+-------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 3.393 ; emc_io:inst2|EX_IO_Output[10] ; EX_IO_Output[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.375     ; 8.232      ;
; 4.489 ; emc_io:inst2|EX_IO_Output[13] ; EX_IO_Output[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.376     ; 7.135      ;
; 4.921 ; emc_io:inst2|EX_IO_Output[12] ; EX_IO_Output[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.375     ; 6.704      ;
; 5.003 ; emc_io:inst2|EX_Enable[1]     ; EX_Enable[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.388     ; 6.609      ;
; 5.017 ; emc_io:inst2|EX_Enable[0]     ; EX_Enable[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.387     ; 6.596      ;
; 5.080 ; emc_io:inst2|EX_Reset[1]      ; EX_Reset[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.392     ; 6.528      ;
; 5.122 ; emc_io:inst2|EX_Enable[2]     ; EX_Enable[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.375     ; 6.503      ;
; 5.176 ; emc_io:inst2|EX_IO_Output[15] ; EX_IO_Output[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.375     ; 6.449      ;
; 5.290 ; emc_io:inst2|EX_IO_Output[7]  ; EX_IO_Output[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.387     ; 6.323      ;
; 5.517 ; emc_io:inst2|EX_Reset[0]      ; EX_Reset[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.373     ; 6.110      ;
; 5.566 ; emc_io:inst2|EX_IO_Output[3]  ; EX_IO_Output[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.390     ; 6.044      ;
; 5.668 ; emc_io:inst2|EX_IO_Output[6]  ; EX_IO_Output[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.388     ; 5.944      ;
; 5.717 ; emc_io:inst2|EX_IO_Output[14] ; EX_IO_Output[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.375     ; 5.908      ;
; 5.723 ; emc_io:inst2|EX_IO_Output[0]  ; EX_IO_Output[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.391     ; 5.886      ;
; 5.745 ; emc_io:inst2|EX_IO_Output[11] ; EX_IO_Output[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.376     ; 5.879      ;
; 5.894 ; emc_io:inst2|EX_IO_Output[8]  ; EX_IO_Output[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.376     ; 5.730      ;
; 5.902 ; emc_io:inst2|EX_IO_Output[9]  ; EX_IO_Output[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.389     ; 5.709      ;
; 6.014 ; emc_io:inst2|EX_IO_Output[4]  ; EX_IO_Output[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.373     ; 5.613      ;
; 6.124 ; emc_io:inst2|EX_IO_Output[2]  ; EX_IO_Output[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.376     ; 5.500      ;
; 6.546 ; emc_io:inst2|EX_IO_Output[5]  ; EX_IO_Output[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.389     ; 5.065      ;
; 6.693 ; emc_io:inst2|EX_IO_Output[1]  ; EX_IO_Output[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.391     ; 4.916      ;
; 6.774 ; emc_io:inst2|EX_Enable[3]     ; EX_Enable[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.387     ; 4.839      ;
; 7.006 ; emc_io:inst2|EX_Reset[3]      ; EX_Reset[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.391     ; 4.603      ;
; 7.073 ; emc_io:inst2|EX_Reset[2]      ; EX_Reset[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.376     ; 4.551      ;
+-------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.580  ; emc_fpga_mcu:inst3|F_IO_RSEN[4]                                                                                                         ; emc_io:inst2|EX_Reset[0]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 3.211      ;
; 6.785  ; emc_fpga_mcu:inst3|F_IO_RSEN[6]                                                                                                         ; emc_io:inst2|EX_Reset[2]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 3.021      ;
; 6.786  ; emc_fpga_mcu:inst3|F_IO_RSEN[1]                                                                                                         ; emc_io:inst2|EX_Enable[1]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 3.019      ;
; 6.954  ; emc_fpga_mcu:inst3|F_IO_RSEN[3]                                                                                                         ; emc_io:inst2|EX_Enable[3]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 2.850      ;
; 7.054  ; emc_fpga_mcu:inst3|F_IO_RSEN[7]                                                                                                         ; emc_io:inst2|EX_Reset[3]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 2.754      ;
; 7.151  ; emc_fpga_mcu:inst3|F_IO_RSEN[0]                                                                                                         ; emc_io:inst2|EX_Enable[0]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 2.653      ;
; 7.219  ; emc_fpga_mcu:inst3|F_IO_RSEN[5]                                                                                                         ; emc_io:inst2|EX_Reset[1]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 2.590      ;
; 7.318  ; emc_fpga_mcu:inst3|F_IO_RSEN[2]                                                                                                         ; emc_io:inst2|EX_Enable[2]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.228     ; 2.475      ;
; 7.481  ; emc_fpga_mcu:inst3|wrRam[14][0]                                                                                                         ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[22]                                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.324      ;
; 7.712  ; emc_fpga_mcu:inst3|F_IO_Output[8]                                                                                                       ; emc_io:inst2|EX_IO_Output[8]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.121      ;
; 7.718  ; emc_fpga_mcu:inst3|F_IO_Output[11]                                                                                                      ; emc_io:inst2|EX_IO_Output[11]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 2.113      ;
; 7.832  ; emc_fpga_mcu:inst3|F_IO_Output[14]                                                                                                      ; emc_io:inst2|EX_IO_Output[14]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 1.999      ;
; 7.843  ; emc_fpga_mcu:inst3|F_IO_Output[13]                                                                                                      ; emc_io:inst2|EX_IO_Output[13]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 1.990      ;
; 7.874  ; emc_fpga_mcu:inst3|F_IO_Output[9]                                                                                                       ; emc_io:inst2|EX_IO_Output[9]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 1.971      ;
; 7.898  ; emc_fpga_mcu:inst3|F_IO_Output[10]                                                                                                      ; emc_io:inst2|EX_IO_Output[10]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 1.934      ;
; 7.901  ; emc_fpga_mcu:inst3|F_IO_Output[12]                                                                                                      ; emc_io:inst2|EX_IO_Output[12]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 1.931      ;
; 7.925  ; emc_fpga_mcu:inst3|F_IO_Output[15]                                                                                                      ; emc_io:inst2|EX_IO_Output[15]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 1.906      ;
; 8.003  ; emc_fpga_mcu:inst3|F_IO_Output[4]                                                                                                       ; emc_io:inst2|EX_IO_Output[4]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 1.820      ;
; 8.073  ; emc_fpga_mcu:inst3|wrRam[14][0]                                                                                                         ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[22]                                                                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 1.764      ;
; 8.110  ; emc_fpga_mcu:inst3|F_IO_Output[5]                                                                                                       ; emc_io:inst2|EX_IO_Output[5]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 1.728      ;
; 8.141  ; emc_fpga_mcu:inst3|F_IO_Output[2]                                                                                                       ; emc_io:inst2|EX_IO_Output[2]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 1.684      ;
; 8.152  ; emc_fpga_mcu:inst3|F_IO_Output[6]                                                                                                       ; emc_io:inst2|EX_IO_Output[6]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 1.685      ;
; 8.311  ; emc_fpga_mcu:inst3|F_IO_Output[3]                                                                                                       ; emc_io:inst2|EX_IO_Output[3]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 1.528      ;
; 8.486  ; emc_fpga_mcu:inst3|F_IO_Output[1]                                                                                                       ; emc_io:inst2|EX_IO_Output[1]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.354      ;
; 8.501  ; emc_fpga_mcu:inst3|F_IO_Output[0]                                                                                                       ; emc_io:inst2|EX_IO_Output[0]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.181     ; 1.339      ;
; 8.507  ; EX_Xabc[2]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[2]                                                                                                                                       ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.466      ;
; 8.516  ; emc_fpga_mcu:inst3|F_IO_Output[7]                                                                                                       ; emc_io:inst2|EX_IO_Output[7]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 1.320      ;
; 8.555  ; EX_IO_Input[2]                                                                                                                          ; emc_io:inst2|F_IO_Input[2]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.416      ;
; 8.645  ; EX_LimitPN[0]                                                                                                                           ; emc_io:inst2|F_LimitPN[0]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.324      ;
; 8.711  ; EX_Xabc[1]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[1]                                                                                                                                    ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 3.289      ;
; 8.760  ; EX_LimitPN[4]                                                                                                                           ; emc_io:inst2|F_LimitPN[4]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 3.227      ;
; 8.795  ; EX_IO_Input[4]                                                                                                                          ; emc_io:inst2|F_IO_Input[4]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.177      ;
; 8.858  ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[23]                                                                                                                                   ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.111      ;
; 8.928  ; EX_IO_Input[11]                                                                                                                         ; emc_io:inst2|F_IO_Input[11]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.043      ;
; 8.960  ; EX_IO_Input[14]                                                                                                                         ; emc_io:inst2|F_IO_Input[14]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.024      ;
; 8.961  ; EX_IO_Input[0]                                                                                                                          ; emc_io:inst2|F_IO_Input[0]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.024      ;
; 8.966  ; EX_LimitPN[2]                                                                                                                           ; emc_io:inst2|F_LimitPN[2]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.018      ;
; 9.011  ; EX_Alarm[1]                                                                                                                             ; emc_io:inst2|F_Alarm[1]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.961      ;
; 9.015  ; EX_LimitPN[3]                                                                                                                           ; emc_io:inst2|F_LimitPN[3]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.955      ;
; 9.035  ; EX_LimitPN[5]                                                                                                                           ; emc_io:inst2|F_LimitPN[5]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.949      ;
; 9.050  ; EX_Alarm[0]                                                                                                                             ; emc_io:inst2|F_Alarm[0]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.934      ;
; 9.068  ; EX_LimitPN[6]                                                                                                                           ; emc_io:inst2|F_LimitPN[6]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.916      ;
; 9.085  ; EX_Alarm[3]                                                                                                                             ; emc_io:inst2|F_Alarm[3]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.885      ;
; 9.119  ; EX_Alarm[2]                                                                                                                             ; emc_io:inst2|F_Alarm[2]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.852      ;
; 9.121  ; EX_Home[1]                                                                                                                              ; emc_io:inst2|F_Home[1]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.863      ;
; 9.138  ; EX_IO_Input[1]                                                                                                                          ; emc_io:inst2|F_IO_Input[1]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.845      ;
; 9.146  ; EX_LimitPN[7]                                                                                                                           ; emc_io:inst2|F_LimitPN[7]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.824      ;
; 9.157  ; EX_IO_Input[8]                                                                                                                          ; emc_io:inst2|F_IO_Input[8]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.827      ;
; 9.177  ; EX_IO_Input[3]                                                                                                                          ; emc_io:inst2|F_IO_Input[3]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.807      ;
; 9.197  ; EX_Home[3]                                                                                                                              ; emc_io:inst2|F_Home[3]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.787      ;
; 9.247  ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[0]                                                                                                                                    ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 2.754      ;
; 9.250  ; EX_Xabc[1]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[1]                                                                                                                                       ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.011     ; 2.760      ;
; 9.325  ; EX_IO_Input[13]                                                                                                                         ; emc_io:inst2|F_IO_Input[13]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.646      ;
; 9.350  ; EX_IO_Input[15]                                                                                                                         ; emc_io:inst2|F_IO_Input[15]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.620      ;
; 9.356  ; EX_IO_Input[12]                                                                                                                         ; emc_io:inst2|F_IO_Input[12]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 2.614      ;
; 9.398  ; EX_Xabc[2]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[2]                                                                                                                                    ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 2.602      ;
; 9.409  ; EX_IO_Input[6]                                                                                                                          ; emc_io:inst2|F_IO_Input[6]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.576      ;
; 9.414  ; EX_IO_Input[10]                                                                                                                         ; emc_io:inst2|F_IO_Input[10]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.572      ;
; 9.436  ; EX_LimitPN[1]                                                                                                                           ; emc_io:inst2|F_LimitPN[1]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.548      ;
; 9.452  ; EX_Home[2]                                                                                                                              ; emc_io:inst2|F_Home[2]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.534      ;
; 9.485  ; EX_IO_Input[9]                                                                                                                          ; emc_io:inst2|F_IO_Input[9]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.500      ;
; 9.497  ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[0]                                                                                                                                       ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.011     ; 2.513      ;
; 9.497  ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[23]                                                                                                                                      ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.011     ; 2.513      ;
; 9.511  ; EX_IO_Input[5]                                                                                                                          ; emc_io:inst2|F_IO_Input[5]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.473      ;
; 9.514  ; EX_Home[0]                                                                                                                              ; emc_io:inst2|F_Home[0]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.471      ;
; 9.550  ; EX_IO_Input[7]                                                                                                                          ; emc_io:inst2|F_IO_Input[7]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.422      ;
; 92.125 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.821      ;
; 92.125 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.821      ;
; 92.125 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.821      ;
; 92.125 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.821      ;
; 92.125 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.821      ;
; 92.125 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.821      ;
; 92.125 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.821      ;
; 92.125 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.821      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.519 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.427      ;
; 92.723 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.223      ;
; 92.723 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.223      ;
; 92.723 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.223      ;
; 92.723 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.223      ;
; 92.723 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.223      ;
; 92.723 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.223      ;
; 92.723 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.223      ;
; 92.723 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 7.223      ;
; 92.761 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 7.182      ;
; 92.761 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 7.182      ;
; 92.761 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 7.182      ;
; 92.761 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 7.182      ;
; 92.761 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 7.182      ;
; 92.761 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 7.182      ;
; 92.761 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 7.182      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 7.263      ;
; 43.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 7.080      ;
; 43.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 6.864      ;
; 43.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.375      ;
; 44.011 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 6.213      ;
; 44.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.035      ;
; 44.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.034      ;
; 44.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.957      ;
; 44.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.744      ;
; 44.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.552      ;
; 44.750 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.471      ;
; 44.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.270      ;
; 45.002 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 5.223      ;
; 45.270 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.955      ;
; 45.653 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 4.573      ;
; 46.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 4.107      ;
; 46.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.759      ;
; 46.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.697      ;
; 46.740 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.486      ;
; 46.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.402      ;
; 47.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.037      ;
; 47.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.852      ;
; 47.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.519      ;
; 49.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 0.895      ;
; 93.168 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a9~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.428     ; 6.425      ;
; 93.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.392     ; 6.442      ;
; 93.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.509      ;
; 93.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.465      ;
; 93.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.465      ;
; 93.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.465      ;
; 93.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.460      ;
; 93.541 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.419     ; 6.061      ;
; 93.554 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a25~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 6.063      ;
; 93.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.352      ;
; 93.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.352      ;
; 93.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.327      ;
; 93.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.294      ;
; 93.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.294      ;
; 93.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.240      ;
; 93.698 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a17~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 5.913      ;
; 93.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.242      ;
; 93.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.242      ;
; 93.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.242      ;
; 93.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.242      ;
; 93.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.242      ;
; 93.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.145      ;
; 93.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.145      ;
; 93.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.145      ;
; 93.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a11~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.393     ; 5.844      ;
; 93.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.135      ;
; 93.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.135      ;
; 93.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.135      ;
; 93.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.135      ;
; 93.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.135      ;
; 93.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.135      ;
; 93.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.135      ;
; 93.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.135      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.112      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.112      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.112      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.112      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.112      ;
; 93.821 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a5~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.423     ; 5.777      ;
; 93.822 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.407     ; 5.792      ;
; 93.823 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a1~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.423     ; 5.775      ;
; 93.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.100      ;
; 93.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.099      ;
; 93.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.097      ;
; 93.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.079      ;
; 93.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.079      ;
; 93.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.074      ;
; 93.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.073      ;
; 93.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.071      ;
; 93.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.053      ;
; 93.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.053      ;
; 93.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.053      ;
; 93.878 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.417     ; 5.726      ;
; 93.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.048      ;
; 93.886 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a14~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.425     ; 5.710      ;
; 93.915 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a20~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 5.702      ;
; 93.963 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.406     ; 5.652      ;
; 93.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.959      ;
; 94.061 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.405     ; 5.555      ;
; 94.176 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.417     ; 5.428      ;
; 94.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.761      ;
; 94.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.761      ;
; 94.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.733      ;
; 94.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.733      ;
; 94.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.733      ;
; 94.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.728      ;
; 94.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.728      ;
; 94.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.728      ;
; 94.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.728      ;
; 94.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.728      ;
; 94.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.728      ;
; 94.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a7~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.426     ; 5.397      ;
; 94.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.723      ;
; 94.207 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a22~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 5.404      ;
; 94.208 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.401      ;
; 94.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.708      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.406 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.147      ;
; 0.411 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.151      ;
; 0.429 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.171      ;
; 0.450 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.184      ;
; 0.453 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.461 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.189      ;
; 0.465 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.193      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.206      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.207      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.214      ;
; 0.484 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.485 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.218      ;
; 0.486 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.778      ;
; 0.488 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.781      ;
; 0.488 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.216      ;
; 0.490 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.218      ;
; 0.491 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.222      ;
; 0.492 ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.233      ;
; 0.493 ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.499 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.234      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.776      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.790      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.805      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.808      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                   ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|sysDelay[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; emc_fpga_mcu:inst3|sysDelay[0]      ; emc_fpga_mcu:inst3|sysDelay[0]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; emc_fpga_mcu:inst3|syncStateM[1]    ; emc_fpga_mcu:inst3|syncStateM[1]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|syncStateM[0]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; emc_fpga_mcu:inst3|frameGotted.10   ; emc_fpga_mcu:inst3|frameGotted.10   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; emc_fpga_mcu:inst3|axisArrived[3]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; emc_fpga_mcu:inst3|readyFlag        ; emc_fpga_mcu:inst3|readyFlag        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; emc_fpga_mcu:inst3|FPGAframeData[6] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; emc_fpga_mcu:inst3|FPGAframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; emc_fpga_mcu:inst3|frameGotted.11   ; emc_fpga_mcu:inst3|frameGotted.11   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; emc_fpga_mcu:inst3|frameGotted.00   ; emc_fpga_mcu:inst3|frameGotted.00   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; emc_fpga_mcu:inst3|frameGotted.01   ; emc_fpga_mcu:inst3|frameGotted.01   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; ecode:inst4|ECDclk                  ; ecode:inst4|ECDclk                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.499 ; emc_fpga_mcu:inst3|wrRam[23][3]     ; emc_fpga_mcu:inst3|F_IO_RSEN[3]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; emc_fpga_mcu:inst3|wrRam[23][2]     ; emc_fpga_mcu:inst3|F_IO_RSEN[2]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; emc_fpga_mcu:inst3|wrRam[23][1]     ; emc_fpga_mcu:inst3|F_IO_RSEN[1]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; emc_fpga_mcu:inst3|wrRam[23][0]     ; emc_fpga_mcu:inst3|F_IO_RSEN[0]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; emc_fpga_mcu:inst3|wrRam[23][5]     ; emc_fpga_mcu:inst3|F_IO_RSEN[5]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; emc_fpga_mcu:inst3|wrRam[23][4]     ; emc_fpga_mcu:inst3|F_IO_RSEN[4]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.794      ;
; 0.501 ; emc_fpga_mcu:inst3|wrRam[22][6]     ; emc_fpga_mcu:inst3|F_IO_Output[6]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; emc_fpga_mcu:inst3|wrRam[22][2]     ; emc_fpga_mcu:inst3|F_IO_Output[2]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; emc_fpga_mcu:inst3|wrRam[22][14]    ; emc_fpga_mcu:inst3|F_IO_Output[14]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; emc_fpga_mcu:inst3|wrRam[22][3]     ; emc_fpga_mcu:inst3|F_IO_Output[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; emc_fpga_mcu:inst3|wrRam[22][1]     ; emc_fpga_mcu:inst3|F_IO_Output[1]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; emc_fpga_mcu:inst3|wrRam[22][11]    ; emc_fpga_mcu:inst3|F_IO_Output[11]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; emc_fpga_mcu:inst3|wrRam[22][10]    ; emc_fpga_mcu:inst3|F_IO_Output[10]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; emc_fpga_mcu:inst3|wrRam[22][9]     ; emc_fpga_mcu:inst3|F_IO_Output[9]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; emc_fpga_mcu:inst3|wrRam[22][8]     ; emc_fpga_mcu:inst3|F_IO_Output[8]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; emc_fpga_mcu:inst3|wrRam[22][7]     ; emc_fpga_mcu:inst3|F_IO_Output[7]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; emc_fpga_mcu:inst3|wrRam[22][12]    ; emc_fpga_mcu:inst3|F_IO_Output[12]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.505 ; emc_fpga_mcu:inst3|wrRam[22][13]    ; emc_fpga_mcu:inst3|F_IO_Output[13]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.797      ;
; 0.526 ; emc_fpga_mcu:inst3|MCUframeData2[3] ; emc_fpga_mcu:inst3|MCUframeData[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.533 ; emc_fpga_mcu:inst3|clkCnt2[7]       ; emc_fpga_mcu:inst3|clkCnt1[7]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.826      ;
; 0.534 ; emc_fpga_mcu:inst3|clkCnt2[1]       ; emc_fpga_mcu:inst3|clkCnt1[1]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; emc_fpga_mcu:inst3|MCUframeData2[6] ; emc_fpga_mcu:inst3|MCUframeData[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.827      ;
; 0.536 ; emc_fpga_mcu:inst3|MCUframeData2[1] ; emc_fpga_mcu:inst3|MCUframeData1[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.829      ;
; 0.614 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|sysDelay[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.907      ;
; 0.697 ; emc_fpga_mcu:inst3|wrRam[23][7]     ; emc_fpga_mcu:inst3|F_IO_RSEN[7]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.992      ;
; 0.699 ; emc_fpga_mcu:inst3|wrRam[22][4]     ; emc_fpga_mcu:inst3|F_IO_Output[4]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; emc_fpga_mcu:inst3|wrRam[22][0]     ; emc_fpga_mcu:inst3|F_IO_Output[0]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; emc_fpga_mcu:inst3|wrRam[22][15]    ; emc_fpga_mcu:inst3|F_IO_Output[15]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; emc_fpga_mcu:inst3|wrRam[22][5]     ; emc_fpga_mcu:inst3|F_IO_Output[5]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; emc_fpga_mcu:inst3|wrRam[23][6]     ; emc_fpga_mcu:inst3|F_IO_RSEN[6]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.983      ;
; 0.707 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|syncStateM[0]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.000      ;
; 0.713 ; emc_fpga_mcu:inst3|MCUframeData2[7] ; emc_fpga_mcu:inst3|MCUframeData1[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.006      ;
; 0.721 ; emc_fpga_mcu:inst3|clkCnt2[7]       ; emc_fpga_mcu:inst3|spiCnt[7]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.015      ;
; 0.722 ; emc_fpga_mcu:inst3|clkCnt2[5]       ; emc_fpga_mcu:inst3|clkCnt1[5]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.015      ;
; 0.730 ; emc_fpga_mcu:inst3|clkCnt2[6]       ; emc_fpga_mcu:inst3|clkCnt1[6]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.023      ;
; 0.731 ; emc_fpga_mcu:inst3|clkCnt2[4]       ; emc_fpga_mcu:inst3|clkCnt1[4]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; emc_fpga_mcu:inst3|clkCnt2[3]       ; emc_fpga_mcu:inst3|clkCnt1[3]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.025      ;
; 0.732 ; emc_fpga_mcu:inst3|MCUframeData2[4] ; emc_fpga_mcu:inst3|MCUframeData1[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.025      ;
; 0.735 ; emc_fpga_mcu:inst3|MCUframeData2[0] ; emc_fpga_mcu:inst3|MCUframeData1[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.028      ;
; 0.780 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[5]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.074      ;
; 0.843 ; emc_fpga_mcu:inst3|syncStateM[1]    ; emc_fpga_mcu:inst3|sysDelay[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.136      ;
; 0.857 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|syncStateM[1]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.150      ;
; 0.920 ; emc_fpga_mcu:inst3|MCUframeData2[6] ; emc_fpga_mcu:inst3|MCUframeData1[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.213      ;
; 0.937 ; emc_fpga_mcu:inst3|clkCnt2[0]       ; emc_fpga_mcu:inst3|clkCnt1[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.230      ;
; 0.943 ; emc_fpga_mcu:inst3|MCUframeData2[5] ; emc_fpga_mcu:inst3|MCUframeData[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.236      ;
; 0.944 ; emc_fpga_mcu:inst3|MCUframeData2[5] ; emc_fpga_mcu:inst3|MCUframeData1[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.237      ;
; 0.947 ; emc_fpga_mcu:inst3|clkCnt2[2]       ; emc_fpga_mcu:inst3|spiCnt[2]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.245      ;
; 0.951 ; emc_fpga_mcu:inst3|clkCnt2[2]       ; emc_fpga_mcu:inst3|clkCnt1[2]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.244      ;
; 0.973 ; emc_fpga_mcu:inst3|clkCnt2[6]       ; emc_fpga_mcu:inst3|spiCnt[6]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.267      ;
; 0.989 ; emc_fpga_mcu:inst3|syncStateM[1]    ; emc_fpga_mcu:inst3|syncStateM[0]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.282      ;
; 1.016 ; emc_fpga_mcu:inst3|MCUframeData2[2] ; emc_fpga_mcu:inst3|MCUframeData1[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.309      ;
; 1.020 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[7]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.314      ;
; 1.020 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[6]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.314      ;
; 1.020 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[3]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.314      ;
; 1.022 ; emc_fpga_mcu:inst3|axisArrived[0]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.315      ;
; 1.060 ; emc_io:inst2|F_Alarm[1]             ; emc_fpga_mcu:inst3|rdRam[29][4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 1.461      ;
; 1.113 ; emc_fpga_mcu:inst3|MCUframeData[3]  ; emc_fpga_mcu:inst3|frameDatast[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.397      ;
; 1.139 ; emc_fpga_mcu:inst3|frameDatand[1]   ; emc_fpga_mcu:inst3|wrRam[4][1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.434      ;
; 1.149 ; emc_fpga_mcu:inst3|frameGotted.00   ; emc_fpga_mcu:inst3|frameGotted.01   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.441      ;
; 1.157 ; emc_fpga_mcu:inst3|clkCnt2[5]       ; emc_fpga_mcu:inst3|spiCnt[5]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.451      ;
; 1.161 ; emc_fpga_mcu:inst3|clkCnt2[4]       ; emc_fpga_mcu:inst3|spiCnt[4]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.455      ;
; 1.168 ; emc_fpga_mcu:inst3|MCUframeData[3]  ; emc_fpga_mcu:inst3|frameDatand[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.452      ;
; 1.172 ; emc_fpga_mcu:inst3|MCUframeData[3]  ; emc_fpga_mcu:inst3|frameMode[3]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.456      ;
; 1.174 ; emc_fpga_mcu:inst3|axisArrived[2]   ; emc_fpga_mcu:inst3|axisArrived[2]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.467      ;
; 1.180 ; emc_fpga_mcu:inst3|axisArrived[0]   ; emc_fpga_mcu:inst3|axisArrived[0]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.473      ;
; 1.183 ; emc_fpga_mcu:inst3|MCUframeData2[7] ; emc_fpga_mcu:inst3|MCUframeData[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.476      ;
; 1.184 ; emc_fpga_mcu:inst3|axisArrived[1]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.477      ;
; 1.186 ; emc_fpga_mcu:inst3|clkCnt2[1]       ; emc_fpga_mcu:inst3|spiCnt[1]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.484      ;
; 1.186 ; emc_fpga_mcu:inst3|axisArrived[2]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.479      ;
; 1.189 ; emc_fpga_mcu:inst3|MCUframeData[1]  ; emc_fpga_mcu:inst3|frameDatand[1]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.474      ;
; 1.201 ; emc_fpga_mcu:inst3|axisArrived[3]   ; emc_fpga_mcu:inst3|readyFlag        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.494      ;
; 1.210 ; emc_fpga_mcu:inst3|rdRam[30][11]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.503      ;
; 1.254 ; emc_fpga_mcu:inst3|frameDatast[4]   ; emc_fpga_mcu:inst3|wrRam[3][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.557      ;
; 1.255 ; emc_io:inst2|F_IO_Input[4]          ; emc_fpga_mcu:inst3|rdRam[30][4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 1.656      ;
; 1.270 ; emc_fpga_mcu:inst3|frameDatast[0]   ; emc_fpga_mcu:inst3|wrRam[4][8]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.572      ;
; 1.270 ; emc_fpga_mcu:inst3|frameDatast[0]   ; emc_fpga_mcu:inst3|wrRam[13][8]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.572      ;
; 1.279 ; emc_fpga_mcu:inst3|frameDatast[1]   ; emc_fpga_mcu:inst3|wrRam[13][9]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.581      ;
; 1.281 ; emc_fpga_mcu:inst3|frameDatast[1]   ; emc_fpga_mcu:inst3|wrRam[4][9]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.583      ;
; 1.290 ; emc_fpga_mcu:inst3|frameDatast[4]   ; emc_fpga_mcu:inst3|wrRam[4][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.593      ;
; 1.291 ; emc_fpga_mcu:inst3|frameDatast[4]   ; emc_fpga_mcu:inst3|wrRam[2][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.594      ;
; 1.293 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|sysDelay[0]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.596      ;
; 1.297 ; emc_fpga_mcu:inst3|MCUframeData[2]  ; emc_fpga_mcu:inst3|frameMode[2]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.581      ;
; 1.312 ; emc_io:inst2|F_IO_Input[10]         ; emc_fpga_mcu:inst3|rdRam[30][10]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.199      ; 1.723      ;
; 1.321 ; emc_fpga_mcu:inst3|axisArrived[0]   ; emc_fpga_mcu:inst3|readyFlag        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.614      ;
; 1.330 ; emc_fpga_mcu:inst3|frameGotted.10   ; emc_fpga_mcu:inst3|ramReadCache     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.623      ;
; 1.334 ; emc_io:inst2|F_Home[1]              ; emc_fpga_mcu:inst3|rdRam[29][5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 1.736      ;
; 1.337 ; emc_io:inst2|F_IO_Input[15]         ; emc_fpga_mcu:inst3|rdRam[30][15]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 1.762      ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'crsclk50'                                                                                                                              ;
+--------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 12.253 ; emc_io:inst2|EX_Reset[2]      ; EX_Reset[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.050      ; 4.303      ;
; 12.328 ; emc_io:inst2|EX_Reset[3]      ; EX_Reset[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.035      ; 4.363      ;
; 12.495 ; emc_io:inst2|EX_Enable[3]     ; EX_Enable[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.039      ; 4.534      ;
; 12.614 ; emc_io:inst2|EX_IO_Output[1]  ; EX_IO_Output[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.035      ; 4.649      ;
; 12.805 ; emc_io:inst2|EX_IO_Output[5]  ; EX_IO_Output[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.037      ; 4.842      ;
; 13.091 ; emc_io:inst2|EX_IO_Output[2]  ; EX_IO_Output[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.050      ; 5.141      ;
; 13.189 ; emc_io:inst2|EX_IO_Output[4]  ; EX_IO_Output[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.052      ; 5.241      ;
; 13.370 ; emc_io:inst2|EX_IO_Output[9]  ; EX_IO_Output[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.037      ; 5.407      ;
; 13.378 ; emc_io:inst2|EX_IO_Output[8]  ; EX_IO_Output[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.049      ; 5.427      ;
; 13.437 ; emc_io:inst2|EX_IO_Output[11] ; EX_IO_Output[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.049      ; 5.486      ;
; 13.467 ; emc_io:inst2|EX_IO_Output[6]  ; EX_IO_Output[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.038      ; 5.505      ;
; 13.480 ; emc_io:inst2|EX_IO_Output[14] ; EX_IO_Output[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.051      ; 5.531      ;
; 13.493 ; emc_io:inst2|EX_IO_Output[0]  ; EX_IO_Output[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.035      ; 5.528      ;
; 13.559 ; emc_io:inst2|EX_Reset[0]      ; EX_Reset[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.052      ; 5.611      ;
; 13.572 ; emc_io:inst2|EX_IO_Output[3]  ; EX_IO_Output[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.036      ; 5.608      ;
; 13.842 ; emc_io:inst2|EX_IO_Output[7]  ; EX_IO_Output[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.039      ; 5.881      ;
; 13.909 ; emc_io:inst2|EX_IO_Output[15] ; EX_IO_Output[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.051      ; 5.960      ;
; 14.022 ; emc_io:inst2|EX_Enable[0]     ; EX_Enable[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.039      ; 6.061      ;
; 14.029 ; emc_io:inst2|EX_Enable[1]     ; EX_Enable[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.038      ; 6.067      ;
; 14.133 ; emc_io:inst2|EX_IO_Output[12] ; EX_IO_Output[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.050      ; 6.183      ;
; 14.245 ; emc_io:inst2|EX_Enable[2]     ; EX_Enable[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.050      ; 6.295      ;
; 14.287 ; emc_io:inst2|EX_Reset[1]      ; EX_Reset[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.034      ; 6.321      ;
; 14.685 ; emc_io:inst2|EX_IO_Output[13] ; EX_IO_Output[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.049      ; 6.734      ;
; 15.741 ; emc_io:inst2|EX_IO_Output[10] ; EX_IO_Output[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.050      ; 7.791      ;
+--------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.041      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.167      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.167      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.167      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.167      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.167      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.167      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.168      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.168      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.168      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.168      ;
; 95.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.168      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.165      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.165      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.165      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.165      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.165      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.165      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.165      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.166      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.166      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.166      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.166      ;
; 95.784 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.166      ;
; 95.785 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.140      ;
; 95.785 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.140      ;
; 95.785 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.140      ;
; 95.785 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.140      ;
; 95.785 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.140      ;
; 95.785 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.140      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.169      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.169      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.169      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.169      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.169      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.169      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.169      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.786 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.133      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.787 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.136      ;
; 95.790 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.790 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.148      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.168      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.168      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.168      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.168      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.168      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.168      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.158      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.158      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.158      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.158      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.158      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.158      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.158      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.158      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.158      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.141      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.154      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.154      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.154      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.154      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.154      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.154      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.154      ;
; 95.792 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.154      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.141      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.141      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.141      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.141      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.141      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.141      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.138      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.138      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.138      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.138      ;
; 95.793 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.138      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.950      ;
; 1.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.973      ;
; 1.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.973      ;
; 1.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.973      ;
; 1.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.973      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 1.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.203      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.299      ;
; 2.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.651      ;
; 3.589 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.909      ;
; 3.589 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.909      ;
; 3.589 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.909      ;
; 3.589 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.909      ;
; 3.589 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.909      ;
; 3.589 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.909      ;
; 3.589 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.909      ;
; 3.590 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.906      ;
; 3.590 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.906      ;
; 3.590 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.906      ;
; 3.590 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.906      ;
; 3.590 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.906      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.905      ;
; 3.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.896      ;
; 3.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.896      ;
; 3.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.896      ;
; 3.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.896      ;
; 3.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.896      ;
; 3.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.896      ;
; 3.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.896      ;
; 3.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.896      ;
; 3.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.896      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.883      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.883      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.883      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.883      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.883      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 3.883      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.877      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
; 3.594 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.890      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                              ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------+
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][10]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][4]      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][5]      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][6]      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][7]      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][0]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][10]    ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][1]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][2]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][3]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][4]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][5]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][6]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][7]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][8]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][9]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][0]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][10]    ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][1]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][2]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][3]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][4]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][5]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][6]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][7]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][8]     ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][9]     ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatand[1]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatast[0]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatast[1]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatast[2]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatast[3]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatast[4]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatast[5]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatast[6]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatast[7]   ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[12][14]    ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[12][15]    ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[13][15]    ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[14][14]    ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[14][15]    ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[15][14]    ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[15][15]    ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[20][7]     ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[21][8]     ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[29][10]    ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[29][8]     ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[4][8]      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[5][8]      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[6][8]      ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[7][8]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][10]    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][2]     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][3]     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][4]     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][5]     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][6]     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][7]     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][8]     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][9]     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[4][10]     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[4][2]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[4][3]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[4][4]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[4][5]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[4][8]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[4][9]      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|FPGAframeData[1] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|FPGAframeData[5] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|FPGAframeData[7] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatand[0]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatand[2]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatand[3]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatand[4]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatand[5]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatand[6]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameDatand[7]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameMode[0]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameMode[1]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameMode[2]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameMode[3]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameMode[4]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameMode[5]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameMode[6]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameMode[7]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][0]      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][1]      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][2]      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][3]      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][7]      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[12][1]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[12][3]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[13][1]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[13][3]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[14][11]    ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[14][1]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[14][3]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[15][1]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[15][3]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[16][0]     ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'crsclk50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; clock~input|o                                              ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; clock~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; clock~input|i                                              ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; clock~input|o                                              ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; crsclk50 ; Rise       ; clock                                                      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~portb_address_reg0                                                        ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.448 ; 49.683       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.449 ; 49.684       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.449 ; 49.684       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a25~portb_address_reg0                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a13~portb_address_reg0                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a23~portb_address_reg0                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a3~portb_address_reg0                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a1~portb_address_reg0                                                         ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a5~portb_address_reg0                                                         ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a7~portb_address_reg0                                                         ;
; 49.453 ; 49.688       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a11~portb_address_reg0                                                        ;
; 49.453 ; 49.688       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.453 ; 49.688       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.453 ; 49.688       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~portb_address_reg0                                                        ;
; 49.453 ; 49.688       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a27~portb_address_reg0                                                        ;
; 49.454 ; 49.689       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a9~portb_address_reg0                                                         ;
; 49.456 ; 49.691       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.456 ; 49.691       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a17~portb_address_reg0                                                        ;
; 49.459 ; 49.694       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~portb_address_reg0                                                        ;
; 49.514 ; 49.734       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                                                                  ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ;
; 49.572 ; 49.760       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.716 ; 49.936       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                         ;
; 49.716 ; 49.936       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                         ;
; 49.716 ; 49.936       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff   ;
; 49.716 ; 49.936       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ;
; 49.716 ; 49.936       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff   ;
; 49.716 ; 49.936       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                            ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                         ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                         ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ;
; 49.717 ; 49.937       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                             ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                          ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                            ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                          ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                         ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                         ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                          ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                          ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                          ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                          ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff   ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff   ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff   ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[14]                                                                                                                                                                                                                                                                                                                 ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[15]                                                                                                                                                                                                                                                                                                                 ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                            ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                         ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                          ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                       ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff   ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_Enable[2]                                                                                                                                                                                                                                                                                                                     ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[10]                                                                                                                                                                                                                                                                                                                 ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[11]                                                                                                                                                                                                                                                                                                                 ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[12]                                                                                                                                                                                                                                                                                                                 ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[13]                                                                                                                                                                                                                                                                                                                 ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[2]                                                                                                                                                                                                                                                                                                                  ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[4]                                                                                                                                                                                                                                                                                                                  ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[8]                                                                                                                                                                                                                                                                                                                  ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_Reset[0]                                                                                                                                                                                                                                                                                                                      ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_Reset[2]                                                                                                                                                                                                                                                                                                                      ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_Alarm[1]                                                                                                                                                                                                                                                                                                                       ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_Alarm[2]                                                                                                                                                                                                                                                                                                                       ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_Alarm[3]                                                                                                                                                                                                                                                                                                                       ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_IO_Input[11]                                                                                                                                                                                                                                                                                                                   ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_IO_Input[12]                                                                                                                                                                                                                                                                                                                   ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_IO_Input[13]                                                                                                                                                                                                                                                                                                                   ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_IO_Input[15]                                                                                                                                                                                                                                                                                                                   ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_IO_Input[2]                                                                                                                                                                                                                                                                                                                    ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_IO_Input[4]                                                                                                                                                                                                                                                                                                                    ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_IO_Input[7]                                                                                                                                                                                                                                                                                                                    ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_LimitPN[0]                                                                                                                                                                                                                                                                                                                     ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_LimitPN[3]                                                                                                                                                                                                                                                                                                                     ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|F_LimitPN[7]                                                                                                                                                                                                                                                                                                                     ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.473  ; 2.559  ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; 7.427  ; 7.443  ; Rise       ; altera_reserved_tck                              ;
; EX_Alarm[*]         ; crsclk50            ; 2.989  ; 2.919  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[0]        ; crsclk50            ; 2.950  ; 2.919  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[1]        ; crsclk50            ; 2.989  ; 2.905  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[2]        ; crsclk50            ; 2.881  ; 2.845  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[3]        ; crsclk50            ; 2.915  ; 2.886  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Home[*]          ; crsclk50            ; 2.879  ; 2.824  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[0]         ; crsclk50            ; 2.486  ; 2.463  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[1]         ; crsclk50            ; 2.879  ; 2.824  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[2]         ; crsclk50            ; 2.548  ; 2.515  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[3]         ; crsclk50            ; 2.803  ; 2.774  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Input[*]      ; crsclk50            ; 3.445  ; 3.340  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[0]     ; crsclk50            ; 3.039  ; 2.974  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[1]     ; crsclk50            ; 2.862  ; 2.767  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[2]     ; crsclk50            ; 3.445  ; 3.340  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[3]     ; crsclk50            ; 2.823  ; 2.715  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[4]     ; crsclk50            ; 3.205  ; 3.080  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[5]     ; crsclk50            ; 2.489  ; 2.380  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[6]     ; crsclk50            ; 2.591  ; 2.508  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[7]     ; crsclk50            ; 2.450  ; 2.367  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[8]     ; crsclk50            ; 2.843  ; 2.805  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[9]     ; crsclk50            ; 2.515  ; 2.396  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[10]    ; crsclk50            ; 2.586  ; 2.502  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[11]    ; crsclk50            ; 3.072  ; 2.963  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[12]    ; crsclk50            ; 2.644  ; 2.583  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[13]    ; crsclk50            ; 2.675  ; 2.607  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[14]    ; crsclk50            ; 3.040  ; 2.941  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[15]    ; crsclk50            ; 2.650  ; 2.602  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_LimitPN[*]       ; crsclk50            ; 3.355  ; 3.323  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[0]      ; crsclk50            ; 3.355  ; 3.323  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[1]      ; crsclk50            ; 2.564  ; 2.563  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[2]      ; crsclk50            ; 3.034  ; 3.014  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[3]      ; crsclk50            ; 2.985  ; 2.949  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[4]      ; crsclk50            ; 3.240  ; 3.085  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[5]      ; crsclk50            ; 2.965  ; 2.934  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[6]      ; crsclk50            ; 2.932  ; 2.827  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[7]      ; crsclk50            ; 2.854  ; 2.776  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Xabc[*]          ; crsclk50            ; 3.493  ; 3.427  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[0]         ; crsclk50            ; 3.142  ; 3.108  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[1]         ; crsclk50            ; 3.245  ; 3.289  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[2]         ; crsclk50            ; 3.493  ; 3.427  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_clk             ; crsclk50            ; 5.429  ; 5.680  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_mosi            ; crsclk50            ; 6.119  ; 6.289  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; 6.915  ; 7.087  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; 10.702 ; 10.682 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.404  ; 1.306  ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; -0.968 ; -1.083 ; Rise       ; altera_reserved_tck                              ;
; EX_Alarm[*]         ; crsclk50            ; -2.157 ; -2.112 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[0]        ; crsclk50            ; -2.219 ; -2.181 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[1]        ; crsclk50            ; -2.257 ; -2.168 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[2]        ; crsclk50            ; -2.157 ; -2.112 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[3]        ; crsclk50            ; -2.190 ; -2.152 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Home[*]          ; crsclk50            ; -1.777 ; -1.744 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[0]         ; crsclk50            ; -1.777 ; -1.744 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[1]         ; crsclk50            ; -2.151 ; -2.090 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[2]         ; crsclk50            ; -1.836 ; -1.794 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[3]         ; crsclk50            ; -2.081 ; -2.043 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Input[*]      ; crsclk50            ; -1.746 ; -1.655 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[0]     ; crsclk50            ; -2.308 ; -2.237 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[1]     ; crsclk50            ; -2.141 ; -2.040 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[2]     ; crsclk50            ; -2.698 ; -2.589 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[3]     ; crsclk50            ; -2.104 ; -1.989 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[4]     ; crsclk50            ; -2.471 ; -2.340 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[5]     ; crsclk50            ; -1.783 ; -1.667 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[6]     ; crsclk50            ; -1.878 ; -1.789 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[7]     ; crsclk50            ; -1.746 ; -1.655 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[8]     ; crsclk50            ; -2.120 ; -2.074 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[9]     ; crsclk50            ; -1.808 ; -1.683 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[10]    ; crsclk50            ; -1.873 ; -1.784 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[11]    ; crsclk50            ; -2.341 ; -2.228 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[12]    ; crsclk50            ; -1.931 ; -1.863 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[13]    ; crsclk50            ; -1.960 ; -1.886 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[14]    ; crsclk50            ; -2.309 ; -2.205 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[15]    ; crsclk50            ; -1.936 ; -1.881 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_LimitPN[*]       ; crsclk50            ; -1.851 ; -1.840 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[0]      ; crsclk50            ; -2.610 ; -2.570 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[1]      ; crsclk50            ; -1.851 ; -1.840 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[2]      ; crsclk50            ; -2.300 ; -2.272 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[3]      ; crsclk50            ; -2.255 ; -2.212 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[4]      ; crsclk50            ; -2.504 ; -2.344 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[5]      ; crsclk50            ; -2.234 ; -2.196 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[6]      ; crsclk50            ; -2.208 ; -2.097 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[7]      ; crsclk50            ; -2.135 ; -2.050 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Xabc[*]          ; crsclk50            ; -1.794 ; -1.730 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[0]         ; crsclk50            ; -1.794 ; -1.730 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[1]         ; crsclk50            ; -1.971 ; -2.015 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[2]         ; crsclk50            ; -1.908 ; -1.829 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_clk             ; crsclk50            ; -4.225 ; -4.464 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_mosi            ; crsclk50            ; -4.530 ; -4.728 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; -4.374 ; -4.563 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; -4.774 ; -5.024 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.197 ; 14.982 ; Fall       ; altera_reserved_tck                              ;
; EX_Enable[*]        ; crsclk50            ; 6.997  ; 6.836  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[0]       ; crsclk50            ; 6.983  ; 6.668  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[1]       ; crsclk50            ; 6.997  ; 6.676  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[2]       ; crsclk50            ; 6.878  ; 6.836  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[3]       ; crsclk50            ; 5.226  ; 5.078  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Output[*]     ; crsclk50            ; 8.607  ; 8.394  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[0]    ; crsclk50            ; 6.277  ; 6.118  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[1]    ; crsclk50            ; 5.307  ; 5.202  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[2]    ; crsclk50            ; 5.876  ; 5.699  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[3]    ; crsclk50            ; 6.434  ; 6.200  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[4]    ; crsclk50            ; 5.986  ; 5.800  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[5]    ; crsclk50            ; 5.454  ; 5.401  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[6]    ; crsclk50            ; 6.332  ; 6.090  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[7]    ; crsclk50            ; 6.710  ; 6.481  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[8]    ; crsclk50            ; 6.106  ; 5.998  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[9]    ; crsclk50            ; 6.098  ; 5.990  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[10]   ; crsclk50            ; 8.607  ; 8.394  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[11]   ; crsclk50            ; 6.255  ; 6.058  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[12]   ; crsclk50            ; 7.079  ; 6.783  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[13]   ; crsclk50            ; 7.511  ; 7.359  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[14]   ; crsclk50            ; 6.283  ; 6.105  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[15]   ; crsclk50            ; 6.824  ; 6.551  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Reset[*]         ; crsclk50            ; 6.881  ; 6.920  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[0]        ; crsclk50            ; 6.483  ; 6.185  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[1]        ; crsclk50            ; 6.881  ; 6.920  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[2]        ; crsclk50            ; 4.927  ; 4.826  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[3]        ; crsclk50            ; 4.994  ; 4.904  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.799 ; 12.583 ; Fall       ; altera_reserved_tck                              ;
; EX_Enable[*]        ; crsclk50            ; 4.639  ; 4.495  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[0]       ; crsclk50            ; 6.326  ; 6.022  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[1]       ; crsclk50            ; 6.340  ; 6.029  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[2]       ; crsclk50            ; 6.284  ; 6.245  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[3]       ; crsclk50            ; 4.639  ; 4.495  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Output[*]     ; crsclk50            ; 4.717  ; 4.614  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[0]    ; crsclk50            ; 5.648  ; 5.493  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[1]    ; crsclk50            ; 4.717  ; 4.614  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[2]    ; crsclk50            ; 5.263  ; 5.091  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[3]    ; crsclk50            ; 5.799  ; 5.572  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[4]    ; crsclk50            ; 5.370  ; 5.189  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[5]    ; crsclk50            ; 4.858  ; 4.805  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[6]    ; crsclk50            ; 5.701  ; 5.467  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[7]    ; crsclk50            ; 6.064  ; 5.842  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[8]    ; crsclk50            ; 5.484  ; 5.378  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[9]    ; crsclk50            ; 5.476  ; 5.370  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[10]   ; crsclk50            ; 7.944  ; 7.741  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[11]   ; crsclk50            ; 5.627  ; 5.437  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[12]   ; crsclk50            ; 6.418  ; 6.133  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[13]   ; crsclk50            ; 6.833  ; 6.685  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[14]   ; crsclk50            ; 5.653  ; 5.480  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[15]   ; crsclk50            ; 6.173  ; 5.909  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Reset[*]         ; crsclk50            ; 4.352  ; 4.253  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[0]        ; crsclk50            ; 5.846  ; 5.559  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[1]        ; crsclk50            ; 6.287  ; 6.326  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[2]        ; crsclk50            ; 4.352  ; 4.253  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[3]        ; crsclk50            ; 4.417  ; 4.328  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 77.08 MHz  ; 77.08 MHz       ; altera_reserved_tck                              ;      ;
; 122.84 MHz ; 122.84 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 132.63 MHz ; 132.63 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.859  ; 0.000         ;
; crsclk50                                         ; 3.968  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 6.736  ; 0.000         ;
; altera_reserved_tck                              ; 43.513 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.392  ; 0.000         ;
; altera_reserved_tck                              ; 0.401  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401  ; 0.000         ;
; crsclk50                                         ; 11.910 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.444 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.494 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 4.715  ; 0.000         ;
; crsclk50                                         ; 9.943  ; 0.000         ;
; altera_reserved_tck                              ; 49.300 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 49.716 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.859 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 8.060      ;
; 1.871 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 8.048      ;
; 1.890 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.043      ;
; 1.938 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.995      ;
; 1.988 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.945      ;
; 2.020 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.913      ;
; 2.159 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.774      ;
; 2.173 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 7.746      ;
; 2.268 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 7.651      ;
; 2.316 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.617      ;
; 2.323 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.620      ;
; 2.367 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.566      ;
; 2.455 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.478      ;
; 2.502 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.439      ;
; 2.572 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.371      ;
; 2.579 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.364      ;
; 2.580 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.363      ;
; 2.582 ; emc_fpga_mcu:inst3|rdRam[3][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.346      ;
; 2.599 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.334      ;
; 2.633 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.308      ;
; 2.650 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.283      ;
; 2.665 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 7.262      ;
; 2.683 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 7.246      ;
; 2.743 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.200      ;
; 2.768 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 7.165      ;
; 2.812 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.131      ;
; 2.831 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.112      ;
; 2.866 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 7.087      ;
; 2.868 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.075      ;
; 2.876 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.067      ;
; 2.882 ; emc_fpga_mcu:inst3|rdRam[1][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.046      ;
; 2.927 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 7.016      ;
; 2.970 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 6.981      ;
; 2.973 ; emc_fpga_mcu:inst3|frameMode[2]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.970      ;
; 2.982 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.970      ;
; 3.046 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.895      ;
; 3.151 ; emc_fpga_mcu:inst3|rdRam[18][10]   ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.791      ;
; 3.174 ; emc_fpga_mcu:inst3|rdRam[13][14]   ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.739      ;
; 3.196 ; emc_fpga_mcu:inst3|rdRam[5][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.717      ;
; 3.224 ; emc_fpga_mcu:inst3|rdRam[4][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.689      ;
; 3.236 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 6.717      ;
; 3.246 ; emc_fpga_mcu:inst3|rdRam[6][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.667      ;
; 3.255 ; emc_fpga_mcu:inst3|rdRam[31][0]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 6.674      ;
; 3.280 ; emc_fpga_mcu:inst3|rdRam[2][15]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 6.654      ;
; 3.283 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 6.636      ;
; 3.314 ; emc_fpga_mcu:inst3|rdRam[1][5]     ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.627      ;
; 3.316 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.627      ;
; 3.345 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 6.584      ;
; 3.348 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 6.596      ;
; 3.355 ; emc_fpga_mcu:inst3|rdRam[2][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.558      ;
; 3.367 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.576      ;
; 3.367 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 6.577      ;
; 3.382 ; emc_fpga_mcu:inst3|rdRam[0][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.531      ;
; 3.421 ; emc_fpga_mcu:inst3|frameMode[2]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 6.532      ;
; 3.432 ; emc_fpga_mcu:inst3|rdRam[16][10]   ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.510      ;
; 3.443 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 6.484      ;
; 3.453 ; emc_fpga_mcu:inst3|rdRam[1][7]     ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.488      ;
; 3.483 ; emc_fpga_mcu:inst3|rdRam[0][7]     ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.458      ;
; 3.485 ; emc_fpga_mcu:inst3|rdRam[18][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 6.453      ;
; 3.493 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.450      ;
; 3.516 ; emc_fpga_mcu:inst3|rdRam[1][10]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 6.428      ;
; 3.526 ; emc_fpga_mcu:inst3|rdRam[4][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.387      ;
; 3.536 ; emc_fpga_mcu:inst3|rdRam[2][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 6.392      ;
; 3.549 ; emc_fpga_mcu:inst3|rdRam[18][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.392      ;
; 3.561 ; emc_fpga_mcu:inst3|rdRam[0][15]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 6.373      ;
; 3.565 ; emc_fpga_mcu:inst3|rdRam[0][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 6.363      ;
; 3.594 ; emc_fpga_mcu:inst3|rdRam[1][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.319      ;
; 3.596 ; emc_fpga_mcu:inst3|rdRam[0][5]     ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.345      ;
; 3.602 ; emc_fpga_mcu:inst3|rdRam[2][3]     ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.352      ;
; 3.621 ; emc_fpga_mcu:inst3|rdRam[17][5]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.320      ;
; 3.624 ; emc_fpga_mcu:inst3|rdRam[0][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.289      ;
; 3.626 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 6.293      ;
; 3.638 ; emc_fpga_mcu:inst3|rdRam[14][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 6.306      ;
; 3.654 ; emc_fpga_mcu:inst3|frameMode[2]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 6.289      ;
; 3.656 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 6.263      ;
; 3.667 ; emc_fpga_mcu:inst3|rdRam[21][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.285      ;
; 3.670 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 6.281      ;
; 3.671 ; emc_fpga_mcu:inst3|rdRam[2][5]     ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 6.270      ;
; 3.680 ; emc_fpga_mcu:inst3|rdRam[19][13]   ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 6.253      ;
; 3.696 ; emc_fpga_mcu:inst3|rdRam[3][15]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 6.238      ;
; 3.706 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.248      ;
; 3.721 ; emc_fpga_mcu:inst3|rdRam[18][13]   ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 6.212      ;
; 3.726 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 6.203      ;
; 3.736 ; emc_fpga_mcu:inst3|rdRam[5][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.177      ;
; 3.749 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 6.204      ;
; 3.751 ; emc_fpga_mcu:inst3|rdRam[1][11]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.194      ;
; 3.757 ; emc_fpga_mcu:inst3|rdRam[21][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 6.171      ;
; 3.763 ; emc_fpga_mcu:inst3|rdRam[1][2]     ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.189      ;
; 3.785 ; emc_fpga_mcu:inst3|rdRam[20][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 6.143      ;
; 3.789 ; emc_fpga_mcu:inst3|rdRam[2][1]     ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.148      ;
; 3.792 ; emc_fpga_mcu:inst3|rdRam[0][2]     ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.160      ;
; 3.793 ; emc_fpga_mcu:inst3|rdRam[14][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.149      ;
; 3.804 ; emc_fpga_mcu:inst3|rdRam[1][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 6.109      ;
; 3.806 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 6.148      ;
; 3.810 ; emc_fpga_mcu:inst3|frameMode[6]    ; emc_fpga_mcu:inst3|wrRam[2][5]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.151      ;
; 3.810 ; emc_fpga_mcu:inst3|frameMode[6]    ; emc_fpga_mcu:inst3|wrRam[2][6]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.151      ;
; 3.810 ; emc_fpga_mcu:inst3|frameMode[6]    ; emc_fpga_mcu:inst3|wrRam[2][7]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.151      ;
; 3.810 ; emc_fpga_mcu:inst3|frameMode[6]    ; emc_fpga_mcu:inst3|wrRam[2][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.151      ;
; 3.810 ; emc_fpga_mcu:inst3|frameMode[6]    ; emc_fpga_mcu:inst3|wrRam[2][13]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.151      ;
; 3.810 ; emc_fpga_mcu:inst3|frameMode[6]    ; emc_fpga_mcu:inst3|wrRam[2][14]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 6.151      ;
+-------+------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'crsclk50'                                                                                                                             ;
+-------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 3.968 ; emc_io:inst2|EX_IO_Output[10] ; EX_IO_Output[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.456     ; 7.576      ;
; 4.876 ; emc_io:inst2|EX_IO_Output[13] ; EX_IO_Output[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.457     ; 6.667      ;
; 5.306 ; emc_io:inst2|EX_IO_Output[12] ; EX_IO_Output[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.456     ; 6.238      ;
; 5.373 ; emc_io:inst2|EX_Enable[1]     ; EX_Enable[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.469     ; 6.158      ;
; 5.396 ; emc_io:inst2|EX_Enable[0]     ; EX_Enable[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.468     ; 6.136      ;
; 5.556 ; emc_io:inst2|EX_IO_Output[15] ; EX_IO_Output[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.456     ; 5.988      ;
; 5.644 ; emc_io:inst2|EX_Reset[1]      ; EX_Reset[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.470     ; 5.886      ;
; 5.669 ; emc_io:inst2|EX_Enable[2]     ; EX_Enable[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.456     ; 5.875      ;
; 5.679 ; emc_io:inst2|EX_IO_Output[7]  ; EX_IO_Output[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.468     ; 5.853      ;
; 5.869 ; emc_io:inst2|EX_Reset[0]      ; EX_Reset[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.454     ; 5.677      ;
; 5.949 ; emc_io:inst2|EX_IO_Output[3]  ; EX_IO_Output[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.469     ; 5.582      ;
; 6.045 ; emc_io:inst2|EX_IO_Output[6]  ; EX_IO_Output[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.469     ; 5.486      ;
; 6.061 ; emc_io:inst2|EX_IO_Output[14] ; EX_IO_Output[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.456     ; 5.483      ;
; 6.101 ; emc_io:inst2|EX_IO_Output[0]  ; EX_IO_Output[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.470     ; 5.429      ;
; 6.104 ; emc_io:inst2|EX_IO_Output[11] ; EX_IO_Output[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.457     ; 5.439      ;
; 6.256 ; emc_io:inst2|EX_IO_Output[8]  ; EX_IO_Output[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.457     ; 5.287      ;
; 6.274 ; emc_io:inst2|EX_IO_Output[9]  ; EX_IO_Output[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.469     ; 5.257      ;
; 6.368 ; emc_io:inst2|EX_IO_Output[4]  ; EX_IO_Output[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.454     ; 5.178      ;
; 6.462 ; emc_io:inst2|EX_IO_Output[2]  ; EX_IO_Output[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.456     ; 5.082      ;
; 6.892 ; emc_io:inst2|EX_IO_Output[5]  ; EX_IO_Output[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.469     ; 4.639      ;
; 7.032 ; emc_io:inst2|EX_IO_Output[1]  ; EX_IO_Output[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.470     ; 4.498      ;
; 7.114 ; emc_io:inst2|EX_Enable[3]     ; EX_Enable[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.468     ; 4.418      ;
; 7.339 ; emc_io:inst2|EX_Reset[3]      ; EX_Reset[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.470     ; 4.191      ;
; 7.407 ; emc_io:inst2|EX_Reset[2]      ; EX_Reset[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.456     ; 4.137      ;
+-------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.736  ; emc_fpga_mcu:inst3|F_IO_RSEN[4]                                                                                                         ; emc_io:inst2|EX_Reset[0]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.081      ;
; 6.931  ; emc_fpga_mcu:inst3|F_IO_RSEN[1]                                                                                                         ; emc_io:inst2|EX_Enable[1]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 2.899      ;
; 6.934  ; emc_fpga_mcu:inst3|F_IO_RSEN[6]                                                                                                         ; emc_io:inst2|EX_Reset[2]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 2.895      ;
; 7.089  ; emc_fpga_mcu:inst3|F_IO_RSEN[3]                                                                                                         ; emc_io:inst2|EX_Enable[3]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 2.741      ;
; 7.199  ; emc_fpga_mcu:inst3|F_IO_RSEN[7]                                                                                                         ; emc_io:inst2|EX_Reset[3]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 2.632      ;
; 7.282  ; emc_fpga_mcu:inst3|F_IO_RSEN[0]                                                                                                         ; emc_io:inst2|EX_Enable[0]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 2.548      ;
; 7.359  ; emc_fpga_mcu:inst3|F_IO_RSEN[5]                                                                                                         ; emc_io:inst2|EX_Reset[1]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 2.473      ;
; 7.439  ; emc_fpga_mcu:inst3|F_IO_RSEN[2]                                                                                                         ; emc_io:inst2|EX_Enable[2]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.204     ; 2.379      ;
; 7.627  ; emc_fpga_mcu:inst3|wrRam[14][0]                                                                                                         ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[22]                                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 2.203      ;
; 7.829  ; emc_fpga_mcu:inst3|F_IO_Output[8]                                                                                                       ; emc_io:inst2|EX_IO_Output[8]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 2.027      ;
; 7.833  ; emc_fpga_mcu:inst3|F_IO_Output[11]                                                                                                      ; emc_io:inst2|EX_IO_Output[11]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 2.020      ;
; 7.939  ; emc_fpga_mcu:inst3|F_IO_Output[14]                                                                                                      ; emc_io:inst2|EX_IO_Output[14]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 1.916      ;
; 7.951  ; emc_fpga_mcu:inst3|F_IO_Output[13]                                                                                                      ; emc_io:inst2|EX_IO_Output[13]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 1.905      ;
; 7.981  ; emc_fpga_mcu:inst3|F_IO_Output[9]                                                                                                       ; emc_io:inst2|EX_IO_Output[9]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 1.887      ;
; 8.008  ; emc_fpga_mcu:inst3|F_IO_Output[10]                                                                                                      ; emc_io:inst2|EX_IO_Output[10]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 1.847      ;
; 8.022  ; emc_fpga_mcu:inst3|F_IO_Output[12]                                                                                                      ; emc_io:inst2|EX_IO_Output[12]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 1.833      ;
; 8.040  ; emc_fpga_mcu:inst3|F_IO_Output[15]                                                                                                      ; emc_io:inst2|EX_IO_Output[15]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 1.815      ;
; 8.115  ; emc_fpga_mcu:inst3|F_IO_Output[4]                                                                                                       ; emc_io:inst2|EX_IO_Output[4]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.174     ; 1.733      ;
; 8.169  ; emc_fpga_mcu:inst3|wrRam[14][0]                                                                                                         ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[22]                                                                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 1.691      ;
; 8.211  ; emc_fpga_mcu:inst3|F_IO_Output[5]                                                                                                       ; emc_io:inst2|EX_IO_Output[5]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 1.651      ;
; 8.234  ; emc_fpga_mcu:inst3|F_IO_Output[2]                                                                                                       ; emc_io:inst2|EX_IO_Output[2]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 1.615      ;
; 8.251  ; emc_fpga_mcu:inst3|F_IO_Output[6]                                                                                                       ; emc_io:inst2|EX_IO_Output[6]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.610      ;
; 8.412  ; emc_fpga_mcu:inst3|F_IO_Output[3]                                                                                                       ; emc_io:inst2|EX_IO_Output[3]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 1.450      ;
; 8.568  ; emc_fpga_mcu:inst3|F_IO_Output[1]                                                                                                       ; emc_io:inst2|EX_IO_Output[1]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 1.294      ;
; 8.583  ; emc_fpga_mcu:inst3|F_IO_Output[0]                                                                                                       ; emc_io:inst2|EX_IO_Output[0]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 1.279      ;
; 8.598  ; emc_fpga_mcu:inst3|F_IO_Output[7]                                                                                                       ; emc_io:inst2|EX_IO_Output[7]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.263      ;
; 8.785  ; EX_Xabc[2]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[2]                                                                                                                                       ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 3.322      ;
; 8.830  ; EX_IO_Input[2]                                                                                                                          ; emc_io:inst2|F_IO_Input[2]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 3.274      ;
; 8.891  ; EX_LimitPN[0]                                                                                                                           ; emc_io:inst2|F_LimitPN[0]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 3.212      ;
; 9.014  ; EX_LimitPN[4]                                                                                                                           ; emc_io:inst2|F_LimitPN[4]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 3.104      ;
; 9.054  ; EX_IO_Input[4]                                                                                                                          ; emc_io:inst2|F_IO_Input[4]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.084      ; 3.052      ;
; 9.089  ; EX_Xabc[1]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[1]                                                                                                                                    ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 3.043      ;
; 9.128  ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[23]                                                                                                                                   ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 2.975      ;
; 9.179  ; EX_IO_Input[11]                                                                                                                         ; emc_io:inst2|F_IO_Input[11]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 2.925      ;
; 9.217  ; EX_IO_Input[14]                                                                                                                         ; emc_io:inst2|F_IO_Input[14]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.901      ;
; 9.219  ; EX_IO_Input[0]                                                                                                                          ; emc_io:inst2|F_IO_Input[0]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.899      ;
; 9.220  ; EX_LimitPN[2]                                                                                                                           ; emc_io:inst2|F_LimitPN[2]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.898      ;
; 9.241  ; EX_Alarm[1]                                                                                                                             ; emc_io:inst2|F_Alarm[1]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.084      ; 2.865      ;
; 9.256  ; EX_LimitPN[3]                                                                                                                           ; emc_io:inst2|F_LimitPN[3]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 2.847      ;
; 9.280  ; EX_LimitPN[5]                                                                                                                           ; emc_io:inst2|F_LimitPN[5]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.838      ;
; 9.302  ; EX_Alarm[0]                                                                                                                             ; emc_io:inst2|F_Alarm[0]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.816      ;
; 9.319  ; EX_LimitPN[6]                                                                                                                           ; emc_io:inst2|F_LimitPN[6]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.799      ;
; 9.331  ; EX_Alarm[3]                                                                                                                             ; emc_io:inst2|F_Alarm[3]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 2.772      ;
; 9.365  ; EX_Home[1]                                                                                                                              ; emc_io:inst2|F_Home[1]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.753      ;
; 9.365  ; EX_IO_Input[1]                                                                                                                          ; emc_io:inst2|F_IO_Input[1]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.094      ; 2.751      ;
; 9.368  ; EX_Alarm[2]                                                                                                                             ; emc_io:inst2|F_Alarm[2]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 2.736      ;
; 9.371  ; EX_LimitPN[7]                                                                                                                           ; emc_io:inst2|F_LimitPN[7]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 2.732      ;
; 9.413  ; EX_IO_Input[8]                                                                                                                          ; emc_io:inst2|F_IO_Input[8]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.705      ;
; 9.422  ; EX_IO_Input[3]                                                                                                                          ; emc_io:inst2|F_IO_Input[3]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.696      ;
; 9.430  ; EX_Home[3]                                                                                                                              ; emc_io:inst2|F_Home[3]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.688      ;
; 9.505  ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[0]                                                                                                                                    ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.628      ;
; 9.560  ; EX_IO_Input[13]                                                                                                                         ; emc_io:inst2|F_IO_Input[13]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 2.544      ;
; 9.587  ; EX_IO_Input[15]                                                                                                                         ; emc_io:inst2|F_IO_Input[15]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 2.516      ;
; 9.592  ; EX_IO_Input[12]                                                                                                                         ; emc_io:inst2|F_IO_Input[12]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 2.511      ;
; 9.607  ; EX_Xabc[1]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[1]                                                                                                                                       ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 2.535      ;
; 9.625  ; EX_IO_Input[6]                                                                                                                          ; emc_io:inst2|F_IO_Input[6]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.493      ;
; 9.627  ; EX_IO_Input[10]                                                                                                                         ; emc_io:inst2|F_IO_Input[10]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.095      ; 2.490      ;
; 9.645  ; EX_Xabc[2]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[2]                                                                                                                                    ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.487      ;
; 9.670  ; EX_LimitPN[1]                                                                                                                           ; emc_io:inst2|F_LimitPN[1]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.448      ;
; 9.690  ; EX_Home[2]                                                                                                                              ; emc_io:inst2|F_Home[2]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.095      ; 2.427      ;
; 9.712  ; EX_IO_Input[9]                                                                                                                          ; emc_io:inst2|F_IO_Input[9]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.095      ; 2.405      ;
; 9.737  ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[0]                                                                                                                                       ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 2.405      ;
; 9.737  ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[23]                                                                                                                                      ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.120      ; 2.405      ;
; 9.744  ; EX_Home[0]                                                                                                                              ; emc_io:inst2|F_Home[0]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.095      ; 2.373      ;
; 9.745  ; EX_IO_Input[5]                                                                                                                          ; emc_io:inst2|F_IO_Input[5]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.096      ; 2.373      ;
; 9.780  ; EX_IO_Input[7]                                                                                                                          ; emc_io:inst2|F_IO_Input[7]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.084      ; 2.326      ;
; 92.460 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 7.493      ;
; 92.460 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 7.493      ;
; 92.460 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 7.493      ;
; 92.460 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 7.493      ;
; 92.460 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 7.493      ;
; 92.460 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 7.493      ;
; 92.460 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 7.493      ;
; 92.460 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 7.493      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 92.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 7.109      ;
; 93.037 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.916      ;
; 93.037 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.916      ;
; 93.037 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.916      ;
; 93.037 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.916      ;
; 93.037 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.916      ;
; 93.037 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.916      ;
; 93.037 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.916      ;
; 93.037 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.916      ;
; 93.083 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.870      ;
; 93.083 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.870      ;
; 93.083 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.870      ;
; 93.083 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.870      ;
; 93.083 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.870      ;
; 93.083 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.870      ;
; 93.083 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 6.870      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 6.819      ;
; 43.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 6.680      ;
; 43.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 6.423      ;
; 44.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 6.011      ;
; 44.459 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 5.898      ;
; 44.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 5.704      ;
; 44.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 5.617      ;
; 44.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 5.477      ;
; 44.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 5.422      ;
; 45.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 5.251      ;
; 45.142 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.332      ; 5.212      ;
; 45.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 4.933      ;
; 45.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 4.935      ;
; 45.648 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 4.708      ;
; 46.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 4.248      ;
; 46.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 3.723      ;
; 46.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 3.491      ;
; 46.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 3.392      ;
; 47.071 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 3.285      ;
; 47.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 3.124      ;
; 47.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.831      ;
; 47.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 2.612      ;
; 47.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.385      ;
; 49.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 0.815      ;
; 93.670 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a9~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.378     ; 5.974      ;
; 93.673 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.344     ; 6.005      ;
; 93.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.121      ;
; 93.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.086      ;
; 93.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.086      ;
; 93.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.086      ;
; 93.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.074      ;
; 93.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.054      ;
; 93.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.054      ;
; 93.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.987      ;
; 93.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.987      ;
; 94.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.943      ;
; 94.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.943      ;
; 94.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.943      ;
; 94.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.943      ;
; 94.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.943      ;
; 94.008 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.645      ;
; 94.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.924      ;
; 94.012 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a25~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.353     ; 5.657      ;
; 94.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.912      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.845      ;
; 94.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.810      ;
; 94.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.810      ;
; 94.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.810      ;
; 94.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.798      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.791      ;
; 94.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.790      ;
; 94.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.790      ;
; 94.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.763      ;
; 94.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.775      ;
; 94.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.775      ;
; 94.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.775      ;
; 94.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.775      ;
; 94.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.775      ;
; 94.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.775      ;
; 94.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.775      ;
; 94.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a17~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.358     ; 5.491      ;
; 94.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.751      ;
; 94.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.751      ;
; 94.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.751      ;
; 94.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.751      ;
; 94.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.751      ;
; 94.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.738      ;
; 94.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.737      ;
; 94.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.721      ;
; 94.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.716      ;
; 94.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.714      ;
; 94.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.714      ;
; 94.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.713      ;
; 94.227 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a11~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.344     ; 5.451      ;
; 94.262 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.357     ; 5.403      ;
; 94.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.667      ;
; 94.276 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a5~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 5.376      ;
; 94.305 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a1~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 5.347      ;
; 94.324 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.368     ; 5.330      ;
; 94.359 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a20~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.357     ; 5.306      ;
; 94.363 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a14~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.374     ; 5.285      ;
; 94.414 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 5.249      ;
; 94.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.515      ;
; 94.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.514      ;
; 94.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.514      ;
; 94.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.487      ;
; 94.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.462      ;
; 94.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.461      ;
; 94.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.465      ;
; 94.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.473      ;
; 94.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.473      ;
; 94.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.473      ;
; 94.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.473      ;
; 94.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.473      ;
; 94.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.473      ;
; 94.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.473      ;
; 94.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.449      ;
; 94.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.449      ;
; 94.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.449      ;
; 94.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.449      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.392 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.053      ;
; 0.396 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.054      ;
; 0.401 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.075      ;
; 0.431 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.085      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.088      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.097      ;
; 0.448 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.097      ;
; 0.448 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.719      ;
; 0.454 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.109      ;
; 0.455 ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.107      ;
; 0.456 ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.458 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.107      ;
; 0.459 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.112      ;
; 0.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.111      ;
; 0.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.111      ;
; 0.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.124      ;
; 0.468 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.715      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.725      ;
; 0.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.730      ;
; 0.468 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.749      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; emc_fpga_mcu:inst3|sysDelay[0]      ; emc_fpga_mcu:inst3|sysDelay[0]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; emc_fpga_mcu:inst3|frameGotted.11   ; emc_fpga_mcu:inst3|frameGotted.11   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; emc_fpga_mcu:inst3|frameGotted.00   ; emc_fpga_mcu:inst3|frameGotted.00   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; emc_fpga_mcu:inst3|frameGotted.01   ; emc_fpga_mcu:inst3|frameGotted.01   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; emc_fpga_mcu:inst3|axisArrived[3]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; emc_fpga_mcu:inst3|readyFlag        ; emc_fpga_mcu:inst3|readyFlag        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|sysDelay[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; emc_fpga_mcu:inst3|syncStateM[1]    ; emc_fpga_mcu:inst3|syncStateM[1]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|syncStateM[0]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; emc_fpga_mcu:inst3|frameGotted.10   ; emc_fpga_mcu:inst3|frameGotted.10   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; emc_fpga_mcu:inst3|FPGAframeData[6] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; emc_fpga_mcu:inst3|FPGAframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; ecode:inst4|ECDclk                  ; ecode:inst4|ECDclk                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.469 ; emc_fpga_mcu:inst3|wrRam[23][3]     ; emc_fpga_mcu:inst3|F_IO_RSEN[3]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; emc_fpga_mcu:inst3|wrRam[23][2]     ; emc_fpga_mcu:inst3|F_IO_RSEN[2]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; emc_fpga_mcu:inst3|wrRam[23][5]     ; emc_fpga_mcu:inst3|F_IO_RSEN[5]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; emc_fpga_mcu:inst3|wrRam[23][1]     ; emc_fpga_mcu:inst3|F_IO_RSEN[1]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; emc_fpga_mcu:inst3|wrRam[23][0]     ; emc_fpga_mcu:inst3|F_IO_RSEN[0]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; emc_fpga_mcu:inst3|wrRam[22][14]    ; emc_fpga_mcu:inst3|F_IO_Output[14]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; emc_fpga_mcu:inst3|wrRam[22][6]     ; emc_fpga_mcu:inst3|F_IO_Output[6]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; emc_fpga_mcu:inst3|wrRam[22][3]     ; emc_fpga_mcu:inst3|F_IO_Output[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; emc_fpga_mcu:inst3|wrRam[22][2]     ; emc_fpga_mcu:inst3|F_IO_Output[2]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; emc_fpga_mcu:inst3|wrRam[23][4]     ; emc_fpga_mcu:inst3|F_IO_RSEN[4]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; emc_fpga_mcu:inst3|wrRam[22][10]    ; emc_fpga_mcu:inst3|F_IO_Output[10]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; emc_fpga_mcu:inst3|wrRam[22][1]     ; emc_fpga_mcu:inst3|F_IO_Output[1]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; emc_fpga_mcu:inst3|wrRam[22][11]    ; emc_fpga_mcu:inst3|F_IO_Output[11]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; emc_fpga_mcu:inst3|wrRam[22][9]     ; emc_fpga_mcu:inst3|F_IO_Output[9]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; emc_fpga_mcu:inst3|wrRam[22][8]     ; emc_fpga_mcu:inst3|F_IO_Output[8]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; emc_fpga_mcu:inst3|wrRam[22][7]     ; emc_fpga_mcu:inst3|F_IO_Output[7]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; emc_fpga_mcu:inst3|wrRam[22][12]    ; emc_fpga_mcu:inst3|F_IO_Output[12]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; emc_fpga_mcu:inst3|wrRam[22][13]    ; emc_fpga_mcu:inst3|F_IO_Output[13]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.741      ;
; 0.491 ; emc_fpga_mcu:inst3|MCUframeData2[3] ; emc_fpga_mcu:inst3|MCUframeData[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.759      ;
; 0.497 ; emc_fpga_mcu:inst3|clkCnt2[7]       ; emc_fpga_mcu:inst3|clkCnt1[7]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.764      ;
; 0.500 ; emc_fpga_mcu:inst3|clkCnt2[1]       ; emc_fpga_mcu:inst3|clkCnt1[1]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.767      ;
; 0.501 ; emc_fpga_mcu:inst3|MCUframeData2[6] ; emc_fpga_mcu:inst3|MCUframeData[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.768      ;
; 0.502 ; emc_fpga_mcu:inst3|MCUframeData2[1] ; emc_fpga_mcu:inst3|MCUframeData1[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.769      ;
; 0.575 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|sysDelay[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.842      ;
; 0.623 ; emc_fpga_mcu:inst3|wrRam[23][6]     ; emc_fpga_mcu:inst3|F_IO_RSEN[6]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.880      ;
; 0.634 ; emc_fpga_mcu:inst3|MCUframeData2[7] ; emc_fpga_mcu:inst3|MCUframeData1[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.901      ;
; 0.643 ; emc_fpga_mcu:inst3|clkCnt2[5]       ; emc_fpga_mcu:inst3|clkCnt1[5]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.910      ;
; 0.645 ; emc_fpga_mcu:inst3|clkCnt2[7]       ; emc_fpga_mcu:inst3|spiCnt[7]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; emc_fpga_mcu:inst3|wrRam[22][4]     ; emc_fpga_mcu:inst3|F_IO_Output[4]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; emc_fpga_mcu:inst3|wrRam[22][0]     ; emc_fpga_mcu:inst3|F_IO_Output[0]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; emc_fpga_mcu:inst3|wrRam[23][7]     ; emc_fpga_mcu:inst3|F_IO_RSEN[7]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; emc_fpga_mcu:inst3|wrRam[22][15]    ; emc_fpga_mcu:inst3|F_IO_Output[15]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.648 ; emc_fpga_mcu:inst3|wrRam[22][5]     ; emc_fpga_mcu:inst3|F_IO_Output[5]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.660 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|syncStateM[0]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.927      ;
; 0.675 ; emc_fpga_mcu:inst3|clkCnt2[6]       ; emc_fpga_mcu:inst3|clkCnt1[6]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.942      ;
; 0.676 ; emc_fpga_mcu:inst3|clkCnt2[4]       ; emc_fpga_mcu:inst3|clkCnt1[4]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.943      ;
; 0.676 ; emc_fpga_mcu:inst3|clkCnt2[3]       ; emc_fpga_mcu:inst3|clkCnt1[3]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.943      ;
; 0.676 ; emc_fpga_mcu:inst3|MCUframeData2[4] ; emc_fpga_mcu:inst3|MCUframeData1[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.943      ;
; 0.680 ; emc_fpga_mcu:inst3|MCUframeData2[0] ; emc_fpga_mcu:inst3|MCUframeData1[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.947      ;
; 0.697 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[5]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.792 ; emc_fpga_mcu:inst3|syncStateM[1]    ; emc_fpga_mcu:inst3|sysDelay[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.059      ;
; 0.795 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|syncStateM[1]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.062      ;
; 0.844 ; emc_fpga_mcu:inst3|clkCnt2[2]       ; emc_fpga_mcu:inst3|spiCnt[2]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.115      ;
; 0.857 ; emc_fpga_mcu:inst3|MCUframeData2[6] ; emc_fpga_mcu:inst3|MCUframeData1[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.124      ;
; 0.869 ; emc_fpga_mcu:inst3|clkCnt2[0]       ; emc_fpga_mcu:inst3|clkCnt1[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.136      ;
; 0.869 ; emc_fpga_mcu:inst3|MCUframeData2[5] ; emc_fpga_mcu:inst3|MCUframeData[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.136      ;
; 0.870 ; emc_fpga_mcu:inst3|MCUframeData2[5] ; emc_fpga_mcu:inst3|MCUframeData1[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.137      ;
; 0.877 ; emc_fpga_mcu:inst3|clkCnt2[2]       ; emc_fpga_mcu:inst3|clkCnt1[2]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.144      ;
; 0.896 ; emc_fpga_mcu:inst3|clkCnt2[6]       ; emc_fpga_mcu:inst3|spiCnt[6]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.163      ;
; 0.928 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[7]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.196      ;
; 0.929 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[6]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.197      ;
; 0.929 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[3]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.197      ;
; 0.933 ; emc_fpga_mcu:inst3|syncStateM[1]    ; emc_fpga_mcu:inst3|syncStateM[0]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.200      ;
; 0.939 ; emc_io:inst2|F_Alarm[1]             ; emc_fpga_mcu:inst3|rdRam[29][4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 1.301      ;
; 0.939 ; emc_fpga_mcu:inst3|axisArrived[0]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.207      ;
; 0.950 ; emc_fpga_mcu:inst3|MCUframeData2[2] ; emc_fpga_mcu:inst3|MCUframeData1[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.217      ;
; 0.994 ; emc_fpga_mcu:inst3|MCUframeData[3]  ; emc_fpga_mcu:inst3|frameDatast[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.252      ;
; 1.027 ; emc_fpga_mcu:inst3|frameDatand[1]   ; emc_fpga_mcu:inst3|wrRam[4][1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.299      ;
; 1.042 ; emc_fpga_mcu:inst3|MCUframeData[3]  ; emc_fpga_mcu:inst3|frameDatand[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.300      ;
; 1.046 ; emc_fpga_mcu:inst3|clkCnt2[5]       ; emc_fpga_mcu:inst3|spiCnt[5]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; emc_fpga_mcu:inst3|frameGotted.00   ; emc_fpga_mcu:inst3|frameGotted.01   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.315      ;
; 1.047 ; emc_fpga_mcu:inst3|MCUframeData[3]  ; emc_fpga_mcu:inst3|frameMode[3]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.305      ;
; 1.052 ; emc_fpga_mcu:inst3|clkCnt2[4]       ; emc_fpga_mcu:inst3|spiCnt[4]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.319      ;
; 1.059 ; emc_fpga_mcu:inst3|MCUframeData[1]  ; emc_fpga_mcu:inst3|frameDatand[1]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.318      ;
; 1.068 ; emc_fpga_mcu:inst3|MCUframeData2[7] ; emc_fpga_mcu:inst3|MCUframeData[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.335      ;
; 1.081 ; emc_fpga_mcu:inst3|clkCnt2[1]       ; emc_fpga_mcu:inst3|spiCnt[1]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.352      ;
; 1.082 ; emc_fpga_mcu:inst3|rdRam[30][11]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.350      ;
; 1.084 ; emc_fpga_mcu:inst3|axisArrived[2]   ; emc_fpga_mcu:inst3|axisArrived[2]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.352      ;
; 1.088 ; emc_fpga_mcu:inst3|axisArrived[0]   ; emc_fpga_mcu:inst3|axisArrived[0]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.356      ;
; 1.092 ; emc_fpga_mcu:inst3|axisArrived[1]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.360      ;
; 1.093 ; emc_fpga_mcu:inst3|axisArrived[2]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.361      ;
; 1.104 ; emc_fpga_mcu:inst3|axisArrived[3]   ; emc_fpga_mcu:inst3|readyFlag        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.372      ;
; 1.118 ; emc_fpga_mcu:inst3|frameDatast[4]   ; emc_fpga_mcu:inst3|wrRam[3][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.397      ;
; 1.131 ; emc_io:inst2|F_IO_Input[4]          ; emc_fpga_mcu:inst3|rdRam[30][4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 1.493      ;
; 1.132 ; emc_fpga_mcu:inst3|frameDatast[0]   ; emc_fpga_mcu:inst3|wrRam[4][8]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.408      ;
; 1.132 ; emc_fpga_mcu:inst3|frameDatast[0]   ; emc_fpga_mcu:inst3|wrRam[13][8]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.408      ;
; 1.137 ; emc_fpga_mcu:inst3|frameDatast[1]   ; emc_fpga_mcu:inst3|wrRam[13][9]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.413      ;
; 1.139 ; emc_fpga_mcu:inst3|frameDatast[1]   ; emc_fpga_mcu:inst3|wrRam[4][9]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.415      ;
; 1.151 ; emc_fpga_mcu:inst3|frameDatast[4]   ; emc_fpga_mcu:inst3|wrRam[2][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.430      ;
; 1.151 ; emc_fpga_mcu:inst3|frameDatast[4]   ; emc_fpga_mcu:inst3|wrRam[4][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.430      ;
; 1.155 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|sysDelay[0]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.432      ;
; 1.164 ; emc_fpga_mcu:inst3|MCUframeData[2]  ; emc_fpga_mcu:inst3|frameMode[2]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.422      ;
; 1.177 ; emc_io:inst2|F_IO_Input[10]         ; emc_fpga_mcu:inst3|rdRam[30][10]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 1.549      ;
; 1.193 ; emc_fpga_mcu:inst3|frameDatast[2]   ; emc_fpga_mcu:inst3|wrRam[12][10]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.466      ;
; 1.193 ; emc_fpga_mcu:inst3|frameDatast[2]   ; emc_fpga_mcu:inst3|wrRam[5][10]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.466      ;
; 1.197 ; emc_fpga_mcu:inst3|frameDatand[4]   ; emc_fpga_mcu:inst3|wrRam[7][4]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.481      ;
; 1.202 ; emc_io:inst2|F_Home[1]              ; emc_fpga_mcu:inst3|rdRam[29][5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 1.561      ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'crsclk50'                                                                                                                               ;
+--------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 11.910 ; emc_io:inst2|EX_Reset[2]      ; EX_Reset[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.082     ; 3.828      ;
; 11.970 ; emc_io:inst2|EX_Reset[3]      ; EX_Reset[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.095     ; 3.875      ;
; 12.128 ; emc_io:inst2|EX_Enable[3]     ; EX_Enable[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.094     ; 4.034      ;
; 12.227 ; emc_io:inst2|EX_IO_Output[1]  ; EX_IO_Output[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.095     ; 4.132      ;
; 12.402 ; emc_io:inst2|EX_IO_Output[5]  ; EX_IO_Output[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.095     ; 4.307      ;
; 12.648 ; emc_io:inst2|EX_IO_Output[2]  ; EX_IO_Output[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.082     ; 4.566      ;
; 12.744 ; emc_io:inst2|EX_IO_Output[4]  ; EX_IO_Output[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.081     ; 4.663      ;
; 12.909 ; emc_io:inst2|EX_IO_Output[9]  ; EX_IO_Output[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.095     ; 4.814      ;
; 12.912 ; emc_io:inst2|EX_IO_Output[8]  ; EX_IO_Output[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.083     ; 4.829      ;
; 12.955 ; emc_io:inst2|EX_IO_Output[11] ; EX_IO_Output[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.083     ; 4.872      ;
; 12.999 ; emc_io:inst2|EX_IO_Output[14] ; EX_IO_Output[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.082     ; 4.917      ;
; 13.002 ; emc_io:inst2|EX_IO_Output[6]  ; EX_IO_Output[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.094     ; 4.908      ;
; 13.023 ; emc_io:inst2|EX_IO_Output[0]  ; EX_IO_Output[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.095     ; 4.928      ;
; 13.073 ; emc_io:inst2|EX_Reset[0]      ; EX_Reset[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.081     ; 4.992      ;
; 13.096 ; emc_io:inst2|EX_IO_Output[3]  ; EX_IO_Output[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.095     ; 5.001      ;
; 13.339 ; emc_io:inst2|EX_IO_Output[7]  ; EX_IO_Output[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.094     ; 5.245      ;
; 13.393 ; emc_io:inst2|EX_IO_Output[15] ; EX_IO_Output[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.082     ; 5.311      ;
; 13.492 ; emc_io:inst2|EX_Enable[0]     ; EX_Enable[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.094     ; 5.398      ;
; 13.499 ; emc_io:inst2|EX_Enable[1]     ; EX_Enable[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.094     ; 5.405      ;
; 13.600 ; emc_io:inst2|EX_IO_Output[12] ; EX_IO_Output[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.082     ; 5.518      ;
; 13.631 ; emc_io:inst2|EX_Enable[2]     ; EX_Enable[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.082     ; 5.549      ;
; 13.690 ; emc_io:inst2|EX_Reset[1]      ; EX_Reset[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.096     ; 5.594      ;
; 14.071 ; emc_io:inst2|EX_IO_Output[13] ; EX_IO_Output[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.083     ; 5.988      ;
; 14.974 ; emc_io:inst2|EX_IO_Output[10] ; EX_IO_Output[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; -0.082     ; 6.892      ;
+--------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 1.896      ;
; 96.090 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.864      ;
; 96.090 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.864      ;
; 96.090 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.864      ;
; 96.090 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.864      ;
; 96.090 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.864      ;
; 96.091 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.863      ;
; 96.091 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.863      ;
; 96.091 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.863      ;
; 96.091 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.863      ;
; 96.091 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.863      ;
; 96.091 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.863      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.858      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.858      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.858      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.858      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.858      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.858      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.858      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.865      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.865      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.865      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.865      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.865      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.865      ;
; 96.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.865      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.859      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.859      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.859      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.859      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.859      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.836      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.836      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.836      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.836      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.836      ;
; 96.103 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.836      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.833      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.105 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.829      ;
; 96.106 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.846      ;
; 96.106 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.846      ;
; 96.106 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.846      ;
; 96.106 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.846      ;
; 96.106 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.846      ;
; 96.106 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.846      ;
; 96.106 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.846      ;
; 96.106 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.846      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.863      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.863      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.863      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.863      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.863      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.863      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.846      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.846      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.846      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.846      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.846      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.846      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.846      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.846      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.845      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.845      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.845      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.845      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.845      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.845      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.845      ;
; 96.107 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.845      ;
; 96.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.852      ;
; 96.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.852      ;
; 96.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.852      ;
; 96.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.852      ;
; 96.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.852      ;
; 96.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.852      ;
; 96.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.852      ;
; 96.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.852      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.767      ;
; 1.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.783      ;
; 1.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.783      ;
; 1.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.783      ;
; 1.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.783      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.975      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.069      ;
; 2.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.379      ;
; 3.218 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.513      ;
; 3.218 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.513      ;
; 3.218 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.513      ;
; 3.218 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.513      ;
; 3.218 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.513      ;
; 3.218 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.513      ;
; 3.218 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.513      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.508      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.508      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.508      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.508      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.508      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.508      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.508      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.510      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.510      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.510      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.510      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.510      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.481      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.486      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.511      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.511      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.511      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.511      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.511      ;
; 3.222 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.511      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.489      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.489      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.489      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.489      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.489      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.489      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.484      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.484      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.484      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.484      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.484      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.484      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.501      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.501      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.501      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.501      ;
; 3.223 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.501      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------+
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][10]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][4]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][5]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][6]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][7]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][0]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][10] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][1]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][2]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][3]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][4]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][5]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][6]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][7]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][8]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[17][9]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_RSEN[6]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][0]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][1]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[16][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[16][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[17][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[17][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[18][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[18][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[19][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[19][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[1][0]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[1][1]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[20][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[20][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[21][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[21][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[28][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[28][2]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[29][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[29][2]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[2][0]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[2][1]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[30][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[30][2]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[3][0]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[3][1]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[4][5]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[4][7]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[5][5]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[5][7]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[6][5]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[6][7]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[7][5]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[7][7]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][0]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][11]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][12]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][13]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][14]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][15]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][1]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][2]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][3]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][8]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[0][9]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][11] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][12] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][13] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][14] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][15] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[13][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[14][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[14][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[14][2]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[14][3]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[14][6]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[15][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[15][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[15][2]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[15][3]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][10] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][2]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][3]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][4]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][5]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][6]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][7]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][8]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[16][9]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][10] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][1]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][2]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][3]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][4]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][5]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][6]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][7]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][8]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|wrRam[18][9]  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'crsclk50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; clock~input|o                                              ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; clock~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; clock~input|i                                              ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; clock~input|o                                              ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; crsclk50 ; Rise       ; clock                                                      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a25~portb_address_reg0                                                        ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a1~portb_address_reg0                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a13~portb_address_reg0                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a23~portb_address_reg0                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a5~portb_address_reg0                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a7~portb_address_reg0                                                         ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a11~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a17~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a27~portb_address_reg0                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a3~portb_address_reg0                                                         ;
; 49.305 ; 49.535       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.306 ; 49.536       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~portb_address_reg0                                                        ;
; 49.306 ; 49.536       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a9~portb_address_reg0                                                         ;
; 49.396 ; 49.612       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4] ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ;
; 49.438 ; 49.622       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ;
; 49.439 ; 49.623       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                          ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                         ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                         ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                          ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                          ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff   ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff   ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                            ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                         ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                         ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                         ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                          ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                          ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                          ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff   ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                            ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                            ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                            ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                            ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                             ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                       ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff   ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[14]                                                                                                                                                                                                                                                                                                                 ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; emc_io:inst2|EX_IO_Output[15]                                                                                                                                                                                                                                                                                                                 ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                            ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                            ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                            ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                            ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                         ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                          ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                          ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                          ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.542 ; 2.563 ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; 7.302 ; 7.293 ; Rise       ; altera_reserved_tck                              ;
; EX_Alarm[*]         ; crsclk50            ; 2.759 ; 2.516 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[0]        ; crsclk50            ; 2.698 ; 2.516 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[1]        ; crsclk50            ; 2.759 ; 2.502 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[2]        ; crsclk50            ; 2.632 ; 2.449 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[3]        ; crsclk50            ; 2.669 ; 2.484 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Home[*]          ; crsclk50            ; 2.635 ; 2.427 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[0]         ; crsclk50            ; 2.256 ; 2.110 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[1]         ; crsclk50            ; 2.635 ; 2.427 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[2]         ; crsclk50            ; 2.310 ; 2.153 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[3]         ; crsclk50            ; 2.570 ; 2.383 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Input[*]      ; crsclk50            ; 3.170 ; 2.906 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[0]     ; crsclk50            ; 2.781 ; 2.572 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[1]     ; crsclk50            ; 2.635 ; 2.372 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[2]     ; crsclk50            ; 3.170 ; 2.906 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[3]     ; crsclk50            ; 2.578 ; 2.334 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[4]     ; crsclk50            ; 2.946 ; 2.661 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[5]     ; crsclk50            ; 2.255 ; 2.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[6]     ; crsclk50            ; 2.375 ; 2.143 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[7]     ; crsclk50            ; 2.220 ; 2.019 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[8]     ; crsclk50            ; 2.587 ; 2.418 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[9]     ; crsclk50            ; 2.288 ; 2.051 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[10]    ; crsclk50            ; 2.373 ; 2.140 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[11]    ; crsclk50            ; 2.821 ; 2.559 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[12]    ; crsclk50            ; 2.408 ; 2.219 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[13]    ; crsclk50            ; 2.440 ; 2.239 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[14]    ; crsclk50            ; 2.783 ; 2.540 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[15]    ; crsclk50            ; 2.413 ; 2.237 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_LimitPN[*]       ; crsclk50            ; 3.109 ; 2.875 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[0]      ; crsclk50            ; 3.109 ; 2.875 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[1]      ; crsclk50            ; 2.330 ; 2.202 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[2]      ; crsclk50            ; 2.780 ; 2.610 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[3]      ; crsclk50            ; 2.744 ; 2.545 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[4]      ; crsclk50            ; 2.986 ; 2.671 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[5]      ; crsclk50            ; 2.720 ; 2.533 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[6]      ; crsclk50            ; 2.681 ; 2.435 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[7]      ; crsclk50            ; 2.629 ; 2.382 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Xabc[*]          ; crsclk50            ; 3.215 ; 2.980 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[0]         ; crsclk50            ; 2.872 ; 2.703 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[1]         ; crsclk50            ; 2.911 ; 2.846 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[2]         ; crsclk50            ; 3.215 ; 2.980 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_clk             ; crsclk50            ; 4.794 ; 4.879 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_mosi            ; crsclk50            ; 5.465 ; 5.432 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; 6.249 ; 6.145 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; 9.859 ; 9.375 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.171  ; 1.030  ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; -1.127 ; -1.303 ; Rise       ; altera_reserved_tck                              ;
; EX_Alarm[*]         ; crsclk50            ; -1.982 ; -1.800 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[0]        ; crsclk50            ; -2.041 ; -1.862 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[1]        ; crsclk50            ; -2.100 ; -1.849 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[2]        ; crsclk50            ; -1.982 ; -1.800 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[3]        ; crsclk50            ; -2.018 ; -1.834 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Home[*]          ; crsclk50            ; -1.621 ; -1.473 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[0]         ; crsclk50            ; -1.621 ; -1.473 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[1]         ; crsclk50            ; -1.981 ; -1.776 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[2]         ; crsclk50            ; -1.672 ; -1.514 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[3]         ; crsclk50            ; -1.923 ; -1.736 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Input[*]      ; crsclk50            ; -1.589 ; -1.387 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[0]     ; crsclk50            ; -2.123 ; -1.915 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[1]     ; crsclk50            ; -1.986 ; -1.725 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[2]     ; crsclk50            ; -2.498 ; -2.238 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[3]     ; crsclk50            ; -1.932 ; -1.689 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[4]     ; crsclk50            ; -2.286 ; -2.003 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[5]     ; crsclk50            ; -1.622 ; -1.397 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[6]     ; crsclk50            ; -1.733 ; -1.503 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[7]     ; crsclk50            ; -1.589 ; -1.387 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[8]     ; crsclk50            ; -1.938 ; -1.769 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[9]     ; crsclk50            ; -1.654 ; -1.417 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[10]    ; crsclk50            ; -1.731 ; -1.501 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[11]    ; crsclk50            ; -2.162 ; -1.904 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[12]    ; crsclk50            ; -1.766 ; -1.578 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[13]    ; crsclk50            ; -1.798 ; -1.597 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[14]    ; crsclk50            ; -2.126 ; -1.885 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[15]    ; crsclk50            ; -1.771 ; -1.595 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_LimitPN[*]       ; crsclk50            ; -1.692 ; -1.562 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[0]      ; crsclk50            ; -2.438 ; -2.208 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[1]      ; crsclk50            ; -1.692 ; -1.562 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[2]      ; crsclk50            ; -2.121 ; -1.952 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[3]      ; crsclk50            ; -2.086 ; -1.891 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[4]      ; crsclk50            ; -2.324 ; -2.013 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[5]      ; crsclk50            ; -2.063 ; -1.879 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[6]      ; crsclk50            ; -2.032 ; -1.786 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[7]      ; crsclk50            ; -1.982 ; -1.736 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Xabc[*]          ; crsclk50            ; -1.628 ; -1.453 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[0]         ; crsclk50            ; -1.628 ; -1.453 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[1]         ; crsclk50            ; -1.753 ; -1.687 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[2]         ; crsclk50            ; -1.733 ; -1.559 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_clk             ; crsclk50            ; -3.696 ; -3.803 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_mosi            ; crsclk50            ; -4.019 ; -4.031 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; -3.856 ; -3.883 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; -4.229 ; -4.291 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.246 ; 13.925 ; Fall       ; altera_reserved_tck                              ;
; EX_Enable[*]        ; crsclk50            ; 6.627  ; 6.175  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[0]       ; crsclk50            ; 6.604  ; 6.085  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[1]       ; crsclk50            ; 6.627  ; 6.093  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[2]       ; crsclk50            ; 6.331  ; 6.175  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[3]       ; crsclk50            ; 4.886  ; 4.664  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Output[*]     ; crsclk50            ; 8.032  ; 7.573  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[0]    ; crsclk50            ; 5.899  ; 5.597  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[1]    ; crsclk50            ; 4.968  ; 4.767  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[2]    ; crsclk50            ; 5.538  ; 5.206  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[3]    ; crsclk50            ; 6.051  ; 5.672  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[4]    ; crsclk50            ; 5.632  ; 5.305  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[5]    ; crsclk50            ; 5.108  ; 4.948  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[6]    ; crsclk50            ; 5.955  ; 5.575  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[7]    ; crsclk50            ; 6.321  ; 5.925  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[8]    ; crsclk50            ; 5.744  ; 5.481  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[9]    ; crsclk50            ; 5.726  ; 5.477  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[10]   ; crsclk50            ; 8.032  ; 7.573  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[11]   ; crsclk50            ; 5.896  ; 5.526  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[12]   ; crsclk50            ; 6.694  ; 6.198  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[13]   ; crsclk50            ; 7.124  ; 6.688  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[14]   ; crsclk50            ; 5.939  ; 5.571  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[15]   ; crsclk50            ; 6.444  ; 5.982  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Reset[*]         ; crsclk50            ; 6.356  ; 6.235  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[0]        ; crsclk50            ; 6.131  ; 5.648  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[1]        ; crsclk50            ; 6.356  ; 6.235  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[2]        ; crsclk50            ; 4.593  ; 4.437  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[3]        ; crsclk50            ; 4.661  ; 4.500  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.901 ; 11.575 ; Fall       ; altera_reserved_tck                              ;
; EX_Enable[*]        ; crsclk50            ; 4.343  ; 4.128  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[0]       ; crsclk50            ; 5.993  ; 5.492  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[1]       ; crsclk50            ; 6.013  ; 5.499  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[2]       ; crsclk50            ; 5.781  ; 5.631  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[3]       ; crsclk50            ; 4.343  ; 4.128  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Output[*]     ; crsclk50            ; 4.421  ; 4.227  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[0]    ; crsclk50            ; 5.315  ; 5.023  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[1]    ; crsclk50            ; 4.421  ; 4.227  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[2]    ; crsclk50            ; 4.968  ; 4.648  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[3]    ; crsclk50            ; 5.462  ; 5.096  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[4]    ; crsclk50            ; 5.060  ; 4.744  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[5]    ; crsclk50            ; 4.556  ; 4.402  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[6]    ; crsclk50            ; 5.368  ; 5.002  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[7]    ; crsclk50            ; 5.720  ; 5.339  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[8]    ; crsclk50            ; 5.166  ; 4.912  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[9]    ; crsclk50            ; 5.150  ; 4.909  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[10]   ; crsclk50            ; 7.414  ; 6.974  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[11]   ; crsclk50            ; 5.312  ; 4.955  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[12]   ; crsclk50            ; 6.078  ; 5.600  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[13]   ; crsclk50            ; 6.491  ; 6.071  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[14]   ; crsclk50            ; 5.354  ; 4.999  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[15]   ; crsclk50            ; 5.839  ; 5.393  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Reset[*]         ; crsclk50            ; 4.061  ; 3.910  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[0]        ; crsclk50            ; 5.538  ; 5.073  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[1]        ; crsclk50            ; 5.805  ; 5.690  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[2]        ; crsclk50            ; 4.061  ; 3.910  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[3]        ; crsclk50            ; 4.126  ; 3.970  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 6.076  ; 0.000         ;
; crsclk50                                         ; 7.653  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 8.433  ; 0.000         ;
; altera_reserved_tck                              ; 47.087 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.139 ; 0.000         ;
; altera_reserved_tck                              ; 0.186 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; crsclk50                                         ; 9.961 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.385 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.696 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 4.796  ; 0.000         ;
; crsclk50                                         ; 9.594  ; 0.000         ;
; altera_reserved_tck                              ; 49.449 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 49.733 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.076 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.873      ;
; 6.103 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.846      ;
; 6.255 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.694      ;
; 6.264 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.694      ;
; 6.273 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.685      ;
; 6.275 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.674      ;
; 6.324 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.634      ;
; 6.392 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.566      ;
; 6.394 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.564      ;
; 6.403 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.558      ;
; 6.413 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.550      ;
; 6.422 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.540      ;
; 6.431 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.527      ;
; 6.449 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.509      ;
; 6.469 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.484      ;
; 6.470 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.488      ;
; 6.516 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.436      ;
; 6.544 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.417      ;
; 6.555 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.403      ;
; 6.562 ; emc_fpga_mcu:inst3|rdRam[3][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.393      ;
; 6.568 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.394      ;
; 6.569 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.393      ;
; 6.586 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.372      ;
; 6.610 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.348      ;
; 6.612 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.355      ;
; 6.619 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.344      ;
; 6.623 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.340      ;
; 6.653 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.310      ;
; 6.672 ; emc_fpga_mcu:inst3|rdRam[13][14]   ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.273      ;
; 6.678 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.288      ;
; 6.678 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.285      ;
; 6.687 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.276      ;
; 6.695 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.267      ;
; 6.701 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.248      ;
; 6.722 ; emc_fpga_mcu:inst3|rdRam[1][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.233      ;
; 6.733 ; emc_fpga_mcu:inst3|rdRam[5][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.213      ;
; 6.735 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.232      ;
; 6.743 ; emc_fpga_mcu:inst3|rdRam[6][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.203      ;
; 6.748 ; emc_fpga_mcu:inst3|rdRam[31][0]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.206      ;
; 6.756 ; emc_fpga_mcu:inst3|rdRam[4][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.190      ;
; 6.790 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.163      ;
; 6.793 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.168      ;
; 6.813 ; emc_fpga_mcu:inst3|rdRam[18][10]   ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.149      ;
; 6.814 ; emc_fpga_mcu:inst3|rdRam[2][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.132      ;
; 6.824 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.143      ;
; 6.835 ; emc_fpga_mcu:inst3|rdRam[0][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.111      ;
; 6.853 ; emc_fpga_mcu:inst3|frameMode[2]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.109      ;
; 6.872 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.077      ;
; 6.880 ; emc_fpga_mcu:inst3|rdRam[2][15]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.079      ;
; 6.888 ; emc_fpga_mcu:inst3|rdRam[4][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.058      ;
; 6.892 ; emc_fpga_mcu:inst3|MCUframeData[0] ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.072      ;
; 6.902 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.050      ;
; 6.906 ; emc_fpga_mcu:inst3|rdRam[1][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.040      ;
; 6.908 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.041      ;
; 6.916 ; emc_fpga_mcu:inst3|frameMode[2]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.051      ;
; 6.920 ; emc_fpga_mcu:inst3|MCUframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.043      ;
; 6.927 ; emc_fpga_mcu:inst3|rdRam[1][5]     ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.034      ;
; 6.931 ; emc_fpga_mcu:inst3|rdRam[0][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.015      ;
; 6.937 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.027      ;
; 6.939 ; emc_fpga_mcu:inst3|frameMode[1]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.027      ;
; 6.947 ; emc_fpga_mcu:inst3|rdRam[18][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.013      ;
; 6.950 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.017      ;
; 6.960 ; emc_fpga_mcu:inst3|rdRam[16][10]   ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.002      ;
; 6.975 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.988      ;
; 6.985 ; emc_fpga_mcu:inst3|frameMode[0]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.968      ;
; 7.005 ; emc_fpga_mcu:inst3|rdRam[1][7]     ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.956      ;
; 7.005 ; emc_fpga_mcu:inst3|rdRam[21][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.962      ;
; 7.007 ; emc_fpga_mcu:inst3|rdRam[5][12]    ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.939      ;
; 7.014 ; emc_fpga_mcu:inst3|spiCnt[3]       ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.939      ;
; 7.014 ; emc_fpga_mcu:inst3|MCUframeData[3] ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.953      ;
; 7.020 ; emc_fpga_mcu:inst3|rdRam[18][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.948      ;
; 7.020 ; emc_fpga_mcu:inst3|rdRam[0][15]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.939      ;
; 7.025 ; emc_fpga_mcu:inst3|rdRam[2][3]     ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.943      ;
; 7.030 ; emc_fpga_mcu:inst3|rdRam[0][7]     ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.931      ;
; 7.032 ; emc_fpga_mcu:inst3|rdRam[3][15]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 2.927      ;
; 7.033 ; emc_fpga_mcu:inst3|rdRam[1][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.913      ;
; 7.037 ; emc_fpga_mcu:inst3|rdRam[2][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.918      ;
; 7.047 ; emc_fpga_mcu:inst3|rdRam[1][10]    ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.917      ;
; 7.048 ; emc_fpga_mcu:inst3|rdRam[14][8]    ; emc_fpga_mcu:inst3|FPGAframeData[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.916      ;
; 7.050 ; emc_fpga_mcu:inst3|rdRam[2][5]     ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.911      ;
; 7.058 ; emc_fpga_mcu:inst3|rdRam[6][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.888      ;
; 7.061 ; emc_fpga_mcu:inst3|rdRam[0][13]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.894      ;
; 7.061 ; emc_fpga_mcu:inst3|rdRam[13][12]   ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.897      ;
; 7.061 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.901      ;
; 7.062 ; emc_fpga_mcu:inst3|rdRam[1][2]     ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.905      ;
; 7.063 ; emc_fpga_mcu:inst3|rdRam[19][13]   ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.895      ;
; 7.065 ; emc_fpga_mcu:inst3|frameMode[4]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.903      ;
; 7.068 ; emc_fpga_mcu:inst3|rdRam[2][2]     ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.899      ;
; 7.070 ; emc_fpga_mcu:inst3|spiCnt[3]       ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.892      ;
; 7.072 ; emc_fpga_mcu:inst3|rdRam[0][5]     ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.889      ;
; 7.076 ; emc_fpga_mcu:inst3|rdRam[1][11]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 2.889      ;
; 7.081 ; emc_fpga_mcu:inst3|rdRam[7][14]    ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.865      ;
; 7.083 ; emc_fpga_mcu:inst3|MCUframeData[2] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.866      ;
; 7.083 ; emc_fpga_mcu:inst3|rdRam[18][13]   ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.875      ;
; 7.087 ; emc_fpga_mcu:inst3|rdRam[0][2]     ; emc_fpga_mcu:inst3|FPGAframeData[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.880      ;
; 7.091 ; emc_fpga_mcu:inst3|rdRam[17][5]    ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.870      ;
; 7.100 ; emc_fpga_mcu:inst3|rdRam[14][15]   ; emc_fpga_mcu:inst3|FPGAframeData[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.862      ;
; 7.103 ; emc_fpga_mcu:inst3|spiCnt[3]       ; emc_fpga_mcu:inst3|FPGAframeData[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.859      ;
; 7.105 ; emc_fpga_mcu:inst3|MCUframeData[1] ; emc_fpga_mcu:inst3|FPGAframeData[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.853      ;
; 7.108 ; emc_fpga_mcu:inst3|rdRam[17][12]   ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.850      ;
+-------+------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'crsclk50'                                                                                                                             ;
+-------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 7.653 ; emc_io:inst2|EX_IO_Output[10] ; EX_IO_Output[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.057     ; 4.290      ;
; 8.407 ; emc_io:inst2|EX_IO_Output[13] ; EX_IO_Output[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.058     ; 3.535      ;
; 8.447 ; emc_io:inst2|EX_Reset[1]      ; EX_Reset[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.066     ; 3.487      ;
; 8.464 ; emc_io:inst2|EX_Enable[2]     ; EX_Enable[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.057     ; 3.479      ;
; 8.677 ; emc_io:inst2|EX_IO_Output[12] ; EX_IO_Output[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.057     ; 3.266      ;
; 8.745 ; emc_io:inst2|EX_Enable[1]     ; EX_Enable[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.064     ; 3.191      ;
; 8.746 ; emc_io:inst2|EX_Enable[0]     ; EX_Enable[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.063     ; 3.191      ;
; 8.758 ; emc_io:inst2|EX_IO_Output[15] ; EX_IO_Output[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.055     ; 3.187      ;
; 8.826 ; emc_io:inst2|EX_IO_Output[7]  ; EX_IO_Output[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.063     ; 3.111      ;
; 8.975 ; emc_io:inst2|EX_IO_Output[3]  ; EX_IO_Output[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.064     ; 2.961      ;
; 9.003 ; emc_io:inst2|EX_Reset[0]      ; EX_Reset[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.054     ; 2.943      ;
; 9.007 ; emc_io:inst2|EX_IO_Output[0]  ; EX_IO_Output[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.065     ; 2.928      ;
; 9.039 ; emc_io:inst2|EX_IO_Output[6]  ; EX_IO_Output[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.064     ; 2.897      ;
; 9.059 ; emc_io:inst2|EX_IO_Output[14] ; EX_IO_Output[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.055     ; 2.886      ;
; 9.082 ; emc_io:inst2|EX_IO_Output[11] ; EX_IO_Output[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.058     ; 2.860      ;
; 9.097 ; emc_io:inst2|EX_IO_Output[9]  ; EX_IO_Output[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.065     ; 2.838      ;
; 9.112 ; emc_io:inst2|EX_IO_Output[8]  ; EX_IO_Output[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.058     ; 2.830      ;
; 9.201 ; emc_io:inst2|EX_IO_Output[4]  ; EX_IO_Output[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.054     ; 2.745      ;
; 9.273 ; emc_io:inst2|EX_IO_Output[2]  ; EX_IO_Output[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.057     ; 2.670      ;
; 9.413 ; emc_io:inst2|EX_IO_Output[5]  ; EX_IO_Output[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.065     ; 2.522      ;
; 9.509 ; emc_io:inst2|EX_IO_Output[1]  ; EX_IO_Output[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.065     ; 2.426      ;
; 9.572 ; emc_io:inst2|EX_Enable[3]     ; EX_Enable[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.063     ; 2.365      ;
; 9.668 ; emc_io:inst2|EX_Reset[3]      ; EX_Reset[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.065     ; 2.267      ;
; 9.699 ; emc_io:inst2|EX_Reset[2]      ; EX_Reset[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 20.000       ; -0.057     ; 2.244      ;
+-------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 8.433  ; emc_fpga_mcu:inst3|F_IO_RSEN[4]                                                                                                         ; emc_io:inst2|EX_Reset[0]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 1.459      ;
; 8.553  ; emc_fpga_mcu:inst3|F_IO_RSEN[6]                                                                                                         ; emc_io:inst2|EX_Reset[2]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 1.348      ;
; 8.571  ; emc_fpga_mcu:inst3|F_IO_RSEN[1]                                                                                                         ; emc_io:inst2|EX_Enable[1]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 1.330      ;
; 8.641  ; emc_fpga_mcu:inst3|F_IO_RSEN[3]                                                                                                         ; emc_io:inst2|EX_Enable[3]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 1.260      ;
; 8.687  ; emc_fpga_mcu:inst3|F_IO_RSEN[7]                                                                                                         ; emc_io:inst2|EX_Reset[3]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 1.216      ;
; 8.742  ; emc_fpga_mcu:inst3|F_IO_RSEN[0]                                                                                                         ; emc_io:inst2|EX_Enable[0]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 1.159      ;
; 8.745  ; emc_fpga_mcu:inst3|F_IO_RSEN[2]                                                                                                         ; emc_io:inst2|EX_Enable[2]                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 1.150      ;
; 8.749  ; emc_fpga_mcu:inst3|F_IO_RSEN[5]                                                                                                         ; emc_io:inst2|EX_Reset[1]                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 1.154      ;
; 8.882  ; emc_fpga_mcu:inst3|wrRam[14][0]                                                                                                         ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[22]                                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 1.018      ;
; 8.997  ; emc_fpga_mcu:inst3|F_IO_Output[8]                                                                                                       ; emc_io:inst2|EX_IO_Output[8]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 0.925      ;
; 9.002  ; emc_fpga_mcu:inst3|F_IO_Output[11]                                                                                                      ; emc_io:inst2|EX_IO_Output[11]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.919      ;
; 9.031  ; emc_fpga_mcu:inst3|F_IO_Output[12]                                                                                                      ; emc_io:inst2|EX_IO_Output[12]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.890      ;
; 9.051  ; emc_fpga_mcu:inst3|F_IO_Output[14]                                                                                                      ; emc_io:inst2|EX_IO_Output[14]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.868      ;
; 9.062  ; emc_fpga_mcu:inst3|F_IO_Output[13]                                                                                                      ; emc_io:inst2|EX_IO_Output[13]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 0.860      ;
; 9.068  ; emc_fpga_mcu:inst3|F_IO_Output[9]                                                                                                       ; emc_io:inst2|EX_IO_Output[9]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 0.860      ;
; 9.076  ; emc_fpga_mcu:inst3|F_IO_Output[10]                                                                                                      ; emc_io:inst2|EX_IO_Output[10]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.845      ;
; 9.077  ; emc_fpga_mcu:inst3|F_IO_Output[15]                                                                                                      ; emc_io:inst2|EX_IO_Output[15]                                                                                                                                                           ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.842      ;
; 9.107  ; emc_fpga_mcu:inst3|F_IO_Output[4]                                                                                                       ; emc_io:inst2|EX_IO_Output[4]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 0.806      ;
; 9.127  ; emc_fpga_mcu:inst3|wrRam[14][0]                                                                                                         ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[22]                                                                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.794      ;
; 9.168  ; emc_fpga_mcu:inst3|F_IO_Output[2]                                                                                                       ; emc_io:inst2|EX_IO_Output[2]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 0.748      ;
; 9.175  ; emc_fpga_mcu:inst3|F_IO_Output[5]                                                                                                       ; emc_io:inst2|EX_IO_Output[5]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 0.748      ;
; 9.190  ; emc_fpga_mcu:inst3|F_IO_Output[6]                                                                                                       ; emc_io:inst2|EX_IO_Output[6]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 0.732      ;
; 9.294  ; emc_fpga_mcu:inst3|F_IO_Output[3]                                                                                                       ; emc_io:inst2|EX_IO_Output[3]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 0.629      ;
; 9.347  ; emc_fpga_mcu:inst3|F_IO_Output[1]                                                                                                       ; emc_io:inst2|EX_IO_Output[1]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 0.577      ;
; 9.349  ; emc_fpga_mcu:inst3|F_IO_Output[0]                                                                                                       ; emc_io:inst2|EX_IO_Output[0]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 0.575      ;
; 9.360  ; emc_fpga_mcu:inst3|F_IO_Output[7]                                                                                                       ; emc_io:inst2|EX_IO_Output[7]                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 0.562      ;
; 9.890  ; EX_Xabc[2]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[2]                                                                                                                                       ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 1.971      ;
; 9.936  ; EX_IO_Input[2]                                                                                                                          ; emc_io:inst2|F_IO_Input[2]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 1.923      ;
; 9.943  ; EX_LimitPN[0]                                                                                                                           ; emc_io:inst2|F_LimitPN[0]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 1.913      ;
; 10.032 ; EX_Xabc[1]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[1]                                                                                                                                    ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 1.844      ;
; 10.042 ; EX_LimitPN[4]                                                                                                                           ; emc_io:inst2|F_LimitPN[4]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.825      ;
; 10.048 ; EX_IO_Input[4]                                                                                                                          ; emc_io:inst2|F_IO_Input[4]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 1.812      ;
; 10.088 ; EX_LimitPN[2]                                                                                                                           ; emc_io:inst2|F_LimitPN[2]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.779      ;
; 10.094 ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[23]                                                                                                                                   ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 1.762      ;
; 10.130 ; EX_IO_Input[0]                                                                                                                          ; emc_io:inst2|F_IO_Input[0]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 1.738      ;
; 10.131 ; EX_LimitPN[5]                                                                                                                           ; emc_io:inst2|F_LimitPN[5]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.736      ;
; 10.137 ; EX_IO_Input[11]                                                                                                                         ; emc_io:inst2|F_IO_Input[11]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 1.722      ;
; 10.140 ; EX_LimitPN[3]                                                                                                                           ; emc_io:inst2|F_LimitPN[3]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.718      ;
; 10.144 ; EX_Alarm[3]                                                                                                                             ; emc_io:inst2|F_Alarm[3]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.714      ;
; 10.148 ; EX_IO_Input[14]                                                                                                                         ; emc_io:inst2|F_IO_Input[14]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.719      ;
; 10.148 ; EX_Alarm[0]                                                                                                                             ; emc_io:inst2|F_Alarm[0]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.719      ;
; 10.161 ; EX_Alarm[1]                                                                                                                             ; emc_io:inst2|F_Alarm[1]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 1.699      ;
; 10.174 ; EX_Alarm[2]                                                                                                                             ; emc_io:inst2|F_Alarm[2]                                                                                                                                                                 ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 1.685      ;
; 10.181 ; EX_LimitPN[6]                                                                                                                           ; emc_io:inst2|F_LimitPN[6]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.686      ;
; 10.202 ; EX_Home[3]                                                                                                                              ; emc_io:inst2|F_Home[3]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.665      ;
; 10.218 ; EX_Home[1]                                                                                                                              ; emc_io:inst2|F_Home[1]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.649      ;
; 10.221 ; EX_LimitPN[7]                                                                                                                           ; emc_io:inst2|F_LimitPN[7]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.637      ;
; 10.222 ; EX_IO_Input[8]                                                                                                                          ; emc_io:inst2|F_IO_Input[8]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.645      ;
; 10.230 ; EX_IO_Input[1]                                                                                                                          ; emc_io:inst2|F_IO_Input[1]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 1.635      ;
; 10.236 ; EX_IO_Input[3]                                                                                                                          ; emc_io:inst2|F_IO_Input[3]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.631      ;
; 10.264 ; EX_Xabc[1]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[1]                                                                                                                                       ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 1.616      ;
; 10.289 ; EX_LimitPN[1]                                                                                                                           ; emc_io:inst2|F_LimitPN[1]                                                                                                                                                               ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.578      ;
; 10.303 ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[0]                                                                                                                                    ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.574      ;
; 10.321 ; EX_IO_Input[13]                                                                                                                         ; emc_io:inst2|F_IO_Input[13]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 1.538      ;
; 10.324 ; EX_IO_Input[15]                                                                                                                         ; emc_io:inst2|F_IO_Input[15]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.534      ;
; 10.325 ; EX_Home[2]                                                                                                                              ; emc_io:inst2|F_Home[2]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.542      ;
; 10.332 ; EX_IO_Input[12]                                                                                                                         ; emc_io:inst2|F_IO_Input[12]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.526      ;
; 10.351 ; EX_Home[0]                                                                                                                              ; emc_io:inst2|F_Home[0]                                                                                                                                                                  ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 1.515      ;
; 10.377 ; EX_IO_Input[6]                                                                                                                          ; emc_io:inst2|F_IO_Input[6]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 1.491      ;
; 10.378 ; EX_IO_Input[10]                                                                                                                         ; emc_io:inst2|F_IO_Input[10]                                                                                                                                                             ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.489      ;
; 10.393 ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[0]                                                                                                                                       ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 1.487      ;
; 10.393 ; EX_Xabc[0]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[23]                                                                                                                                      ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 1.487      ;
; 10.399 ; EX_Xabc[2]                                                                                                                              ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[2]                                                                                                                                    ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 1.477      ;
; 10.411 ; EX_IO_Input[9]                                                                                                                          ; emc_io:inst2|F_IO_Input[9]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 1.455      ;
; 10.423 ; EX_IO_Input[5]                                                                                                                          ; emc_io:inst2|F_IO_Input[5]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.444      ;
; 10.428 ; EX_IO_Input[7]                                                                                                                          ; emc_io:inst2|F_IO_Input[7]                                                                                                                                                              ; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 1.432      ;
; 96.420 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.554      ;
; 96.420 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.554      ;
; 96.420 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.554      ;
; 96.420 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.554      ;
; 96.420 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.554      ;
; 96.420 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.554      ;
; 96.420 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.554      ;
; 96.420 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.554      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.585 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 3.393      ;
; 96.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.296      ;
; 96.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.296      ;
; 96.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.296      ;
; 96.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.296      ;
; 96.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.296      ;
; 96.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.296      ;
; 96.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.296      ;
; 96.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.296      ;
; 96.695 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.279      ;
; 96.695 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.279      ;
; 96.695 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.279      ;
; 96.695 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.279      ;
; 96.695 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.279      ;
; 96.695 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.279      ;
; 96.695 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 3.279      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.196      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.180      ;
; 47.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.086      ;
; 47.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 2.842      ;
; 47.522 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.778      ;
; 47.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.681      ;
; 47.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.676      ;
; 47.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.541      ;
; 47.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.524      ;
; 47.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.465      ;
; 47.869 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.427      ;
; 48.001 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 2.298      ;
; 48.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.257      ;
; 48.104 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 2.195      ;
; 48.287 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.013      ;
; 48.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.896      ;
; 48.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.766      ;
; 48.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.680      ;
; 48.771 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 1.529      ;
; 48.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.477      ;
; 48.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.300      ;
; 49.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.199      ;
; 49.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.109      ;
; 49.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 0.369      ;
; 97.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.912      ;
; 97.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.912      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.894      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.883      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.883      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.883      ;
; 97.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.882      ;
; 97.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.885      ;
; 97.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.885      ;
; 97.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.860      ;
; 97.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.860      ;
; 97.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.860      ;
; 97.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.860      ;
; 97.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.860      ;
; 97.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.804      ;
; 97.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.793      ;
; 97.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.793      ;
; 97.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.793      ;
; 97.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.792      ;
; 97.209 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a9~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.200     ; 2.598      ;
; 97.216 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 2.608      ;
; 97.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.732      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.726      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.726      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.726      ;
; 97.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.724      ;
; 97.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.720      ;
; 97.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.720      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.729      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.729      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.729      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.729      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.729      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.729      ;
; 97.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.729      ;
; 97.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.718      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.708      ;
; 97.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.707      ;
; 97.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.707      ;
; 97.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.707      ;
; 97.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.707      ;
; 97.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.707      ;
; 97.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.701      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.700      ;
; 97.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.698      ;
; 97.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.681      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.636      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.636      ;
; 97.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.636      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.634      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.640      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.640      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.640      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.640      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.640      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.640      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.640      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.630      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.630      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.628      ;
; 97.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.622      ;
; 97.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.618      ;
; 97.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.618      ;
; 97.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.618      ;
; 97.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.618      ;
; 97.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.618      ;
; 97.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.618      ;
; 97.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.623      ;
; 97.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.623      ;
; 97.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.611      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.610      ;
; 97.354 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~portb_address_reg0              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.457      ;
; 97.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.608      ;
; 97.363 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a25~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 2.456      ;
; 97.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.591      ;
; 97.387 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a17~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.190     ; 2.430      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.139 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.472      ;
; 0.153 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.161 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.161 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.480      ;
; 0.163 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.168 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.501      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.172 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.179 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.508      ;
; 0.181 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.504      ;
; 0.183 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.511      ;
; 0.185 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.513      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.518      ;
; 0.190 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.515      ;
; 0.191 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.520      ;
; 0.192 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; emc_fpga_mcu:inst3|sysDelay[0]      ; emc_fpga_mcu:inst3|sysDelay[0]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; emc_fpga_mcu:inst3|axisArrived[3]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; emc_fpga_mcu:inst3|readyFlag        ; emc_fpga_mcu:inst3|readyFlag        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|sysDelay[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; emc_fpga_mcu:inst3|syncStateM[1]    ; emc_fpga_mcu:inst3|syncStateM[1]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|syncStateM[0]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; emc_fpga_mcu:inst3|frameGotted.10   ; emc_fpga_mcu:inst3|frameGotted.10   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; emc_fpga_mcu:inst3|frameGotted.11   ; emc_fpga_mcu:inst3|frameGotted.11   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; emc_fpga_mcu:inst3|frameGotted.00   ; emc_fpga_mcu:inst3|frameGotted.00   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; emc_fpga_mcu:inst3|frameGotted.01   ; emc_fpga_mcu:inst3|frameGotted.01   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; emc_fpga_mcu:inst3|FPGAframeData[6] ; emc_fpga_mcu:inst3|FPGAframeData[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; emc_fpga_mcu:inst3|FPGAframeData[4] ; emc_fpga_mcu:inst3|FPGAframeData[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ecode:inst4|ECDclk                  ; ecode:inst4|ECDclk                  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; emc_fpga_mcu:inst3|wrRam[23][3]     ; emc_fpga_mcu:inst3|F_IO_RSEN[3]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; emc_fpga_mcu:inst3|wrRam[23][2]     ; emc_fpga_mcu:inst3|F_IO_RSEN[2]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; emc_fpga_mcu:inst3|wrRam[23][1]     ; emc_fpga_mcu:inst3|F_IO_RSEN[1]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; emc_fpga_mcu:inst3|wrRam[23][0]     ; emc_fpga_mcu:inst3|F_IO_RSEN[0]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; emc_fpga_mcu:inst3|wrRam[23][5]     ; emc_fpga_mcu:inst3|F_IO_RSEN[5]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; emc_fpga_mcu:inst3|wrRam[23][4]     ; emc_fpga_mcu:inst3|F_IO_RSEN[4]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; emc_fpga_mcu:inst3|wrRam[22][14]    ; emc_fpga_mcu:inst3|F_IO_Output[14]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; emc_fpga_mcu:inst3|wrRam[22][6]     ; emc_fpga_mcu:inst3|F_IO_Output[6]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; emc_fpga_mcu:inst3|wrRam[22][3]     ; emc_fpga_mcu:inst3|F_IO_Output[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; emc_fpga_mcu:inst3|wrRam[22][2]     ; emc_fpga_mcu:inst3|F_IO_Output[2]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; emc_fpga_mcu:inst3|wrRam[22][1]     ; emc_fpga_mcu:inst3|F_IO_Output[1]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; emc_fpga_mcu:inst3|wrRam[22][10]    ; emc_fpga_mcu:inst3|F_IO_Output[10]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; emc_fpga_mcu:inst3|wrRam[22][8]     ; emc_fpga_mcu:inst3|F_IO_Output[8]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; emc_fpga_mcu:inst3|wrRam[22][12]    ; emc_fpga_mcu:inst3|F_IO_Output[12]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; emc_fpga_mcu:inst3|wrRam[22][11]    ; emc_fpga_mcu:inst3|F_IO_Output[11]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; emc_fpga_mcu:inst3|wrRam[22][9]     ; emc_fpga_mcu:inst3|F_IO_Output[9]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; emc_fpga_mcu:inst3|wrRam[22][7]     ; emc_fpga_mcu:inst3|F_IO_Output[7]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; emc_fpga_mcu:inst3|wrRam[22][13]    ; emc_fpga_mcu:inst3|F_IO_Output[13]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.205 ; emc_fpga_mcu:inst3|MCUframeData2[3] ; emc_fpga_mcu:inst3|MCUframeData[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; emc_fpga_mcu:inst3|clkCnt2[7]       ; emc_fpga_mcu:inst3|clkCnt1[7]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; emc_fpga_mcu:inst3|clkCnt2[1]       ; emc_fpga_mcu:inst3|clkCnt1[1]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; emc_fpga_mcu:inst3|MCUframeData2[6] ; emc_fpga_mcu:inst3|MCUframeData[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; emc_fpga_mcu:inst3|MCUframeData2[1] ; emc_fpga_mcu:inst3|MCUframeData1[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.332      ;
; 0.248 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|sysDelay[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.368      ;
; 0.266 ; emc_fpga_mcu:inst3|wrRam[23][7]     ; emc_fpga_mcu:inst3|F_IO_RSEN[7]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; emc_fpga_mcu:inst3|wrRam[22][15]    ; emc_fpga_mcu:inst3|F_IO_Output[15]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; emc_fpga_mcu:inst3|wrRam[22][4]     ; emc_fpga_mcu:inst3|F_IO_Output[4]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; emc_fpga_mcu:inst3|wrRam[22][0]     ; emc_fpga_mcu:inst3|F_IO_Output[0]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; emc_fpga_mcu:inst3|wrRam[23][6]     ; emc_fpga_mcu:inst3|F_IO_RSEN[6]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.382      ;
; 0.270 ; emc_fpga_mcu:inst3|wrRam[22][5]     ; emc_fpga_mcu:inst3|F_IO_Output[5]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; emc_fpga_mcu:inst3|MCUframeData2[7] ; emc_fpga_mcu:inst3|MCUframeData1[7] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.274 ; emc_fpga_mcu:inst3|clkCnt2[5]       ; emc_fpga_mcu:inst3|clkCnt1[5]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|syncStateM[0]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; emc_fpga_mcu:inst3|clkCnt2[7]       ; emc_fpga_mcu:inst3|spiCnt[7]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.396      ;
; 0.283 ; emc_fpga_mcu:inst3|clkCnt2[4]       ; emc_fpga_mcu:inst3|clkCnt1[4]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; emc_fpga_mcu:inst3|clkCnt2[3]       ; emc_fpga_mcu:inst3|clkCnt1[3]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; emc_fpga_mcu:inst3|clkCnt2[6]       ; emc_fpga_mcu:inst3|clkCnt1[6]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; emc_fpga_mcu:inst3|MCUframeData2[4] ; emc_fpga_mcu:inst3|MCUframeData1[4] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.287 ; emc_fpga_mcu:inst3|MCUframeData2[0] ; emc_fpga_mcu:inst3|MCUframeData1[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.407      ;
; 0.297 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[5]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.343 ; emc_fpga_mcu:inst3|MCUframeData2[6] ; emc_fpga_mcu:inst3|MCUframeData1[6] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.463      ;
; 0.351 ; emc_fpga_mcu:inst3|clkCnt2[0]       ; emc_fpga_mcu:inst3|clkCnt1[0]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.471      ;
; 0.352 ; emc_fpga_mcu:inst3|MCUframeData2[5] ; emc_fpga_mcu:inst3|MCUframeData[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.472      ;
; 0.352 ; emc_fpga_mcu:inst3|syncStateM[1]    ; emc_fpga_mcu:inst3|sysDelay[1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.472      ;
; 0.354 ; emc_fpga_mcu:inst3|MCUframeData2[5] ; emc_fpga_mcu:inst3|MCUframeData1[5] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.474      ;
; 0.354 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|syncStateM[1]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.474      ;
; 0.357 ; emc_fpga_mcu:inst3|clkCnt2[2]       ; emc_fpga_mcu:inst3|clkCnt1[2]       ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.477      ;
; 0.362 ; emc_fpga_mcu:inst3|clkCnt2[6]       ; emc_fpga_mcu:inst3|spiCnt[6]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.481      ;
; 0.385 ; emc_fpga_mcu:inst3|clkCnt2[2]       ; emc_fpga_mcu:inst3|spiCnt[2]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.508      ;
; 0.400 ; emc_fpga_mcu:inst3|syncStateM[1]    ; emc_fpga_mcu:inst3|syncStateM[0]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.520      ;
; 0.400 ; emc_fpga_mcu:inst3|MCUframeData2[2] ; emc_fpga_mcu:inst3|MCUframeData1[2] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.520      ;
; 0.401 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[7]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.523      ;
; 0.401 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[6]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.523      ;
; 0.401 ; emc_fpga_mcu:inst3|syncStateM[0]    ; emc_fpga_mcu:inst3|frameMode[3]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.523      ;
; 0.428 ; emc_io:inst2|F_Alarm[1]             ; emc_fpga_mcu:inst3|rdRam[29][4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.598      ;
; 0.428 ; emc_fpga_mcu:inst3|axisArrived[0]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.549      ;
; 0.436 ; emc_fpga_mcu:inst3|frameDatand[1]   ; emc_fpga_mcu:inst3|wrRam[4][1]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.558      ;
; 0.443 ; emc_fpga_mcu:inst3|clkCnt2[5]       ; emc_fpga_mcu:inst3|spiCnt[5]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.562      ;
; 0.447 ; emc_fpga_mcu:inst3|clkCnt2[4]       ; emc_fpga_mcu:inst3|spiCnt[4]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; emc_fpga_mcu:inst3|MCUframeData2[7] ; emc_fpga_mcu:inst3|MCUframeData[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.567      ;
; 0.450 ; emc_fpga_mcu:inst3|MCUframeData[3]  ; emc_fpga_mcu:inst3|frameDatast[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.567      ;
; 0.460 ; emc_fpga_mcu:inst3|clkCnt2[1]       ; emc_fpga_mcu:inst3|spiCnt[1]        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.583      ;
; 0.463 ; emc_fpga_mcu:inst3|axisArrived[2]   ; emc_fpga_mcu:inst3|axisArrived[2]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.468 ; emc_fpga_mcu:inst3|MCUframeData[3]  ; emc_fpga_mcu:inst3|frameDatand[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.585      ;
; 0.469 ; emc_fpga_mcu:inst3|axisArrived[0]   ; emc_fpga_mcu:inst3|axisArrived[0]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.472 ; emc_fpga_mcu:inst3|MCUframeData[3]  ; emc_fpga_mcu:inst3|frameMode[3]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.589      ;
; 0.474 ; emc_fpga_mcu:inst3|axisArrived[3]   ; emc_fpga_mcu:inst3|readyFlag        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.595      ;
; 0.477 ; emc_fpga_mcu:inst3|MCUframeData[1]  ; emc_fpga_mcu:inst3|frameDatand[1]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.594      ;
; 0.488 ; emc_fpga_mcu:inst3|frameGotted.00   ; emc_fpga_mcu:inst3|frameGotted.01   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.608      ;
; 0.489 ; emc_fpga_mcu:inst3|rdRam[30][11]    ; emc_fpga_mcu:inst3|FPGAframeData[3] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.610      ;
; 0.491 ; emc_io:inst2|F_IO_Input[4]          ; emc_fpga_mcu:inst3|rdRam[30][4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.661      ;
; 0.496 ; emc_fpga_mcu:inst3|axisArrived[1]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.617      ;
; 0.499 ; emc_fpga_mcu:inst3|axisArrived[2]   ; emc_fpga_mcu:inst3|axisArrived[3]   ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.620      ;
; 0.507 ; emc_io:inst2|F_IO_Input[10]         ; emc_fpga_mcu:inst3|rdRam[30][10]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.682      ;
; 0.511 ; emc_fpga_mcu:inst3|frameDatast[4]   ; emc_fpga_mcu:inst3|wrRam[3][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.642      ;
; 0.514 ; emc_io:inst2|F_IO_Input[15]         ; emc_fpga_mcu:inst3|rdRam[30][15]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.695      ;
; 0.517 ; emc_fpga_mcu:inst3|frameDatast[0]   ; emc_fpga_mcu:inst3|wrRam[4][8]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.647      ;
; 0.517 ; emc_fpga_mcu:inst3|frameDatast[0]   ; emc_fpga_mcu:inst3|wrRam[13][8]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.647      ;
; 0.519 ; emc_fpga_mcu:inst3|MCUframeData[2]  ; emc_fpga_mcu:inst3|frameMode[2]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.636      ;
; 0.519 ; emc_fpga_mcu:inst3|frameDatast[1]   ; emc_fpga_mcu:inst3|wrRam[13][9]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.649      ;
; 0.521 ; emc_io:inst2|F_Home[1]              ; emc_fpga_mcu:inst3|rdRam[29][5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.689      ;
; 0.521 ; emc_fpga_mcu:inst3|frameDatast[1]   ; emc_fpga_mcu:inst3|wrRam[4][9]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.651      ;
; 0.521 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|sysDelay[0]      ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.652      ;
; 0.524 ; emc_fpga_mcu:inst3|sysDelay[1]      ; emc_fpga_mcu:inst3|syncStateM[1]    ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; emc_fpga_mcu:inst3|frameDatast[4]   ; emc_fpga_mcu:inst3|wrRam[2][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.656      ;
; 0.525 ; emc_fpga_mcu:inst3|frameDatast[4]   ; emc_fpga_mcu:inst3|wrRam[4][12]     ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.656      ;
; 0.525 ; emc_fpga_mcu:inst3|axisArrived[0]   ; emc_fpga_mcu:inst3|readyFlag        ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.646      ;
+-------+-------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'crsclk50'                                                                                                                               ;
+--------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node          ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 9.961  ; emc_io:inst2|EX_Reset[2]      ; EX_Reset[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.148      ; 2.109      ;
; 9.986  ; emc_io:inst2|EX_Reset[3]      ; EX_Reset[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.140      ; 2.126      ;
; 10.076 ; emc_io:inst2|EX_Enable[3]     ; EX_Enable[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.142      ; 2.218      ;
; 10.115 ; emc_io:inst2|EX_IO_Output[1]  ; EX_IO_Output[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.140      ; 2.255      ;
; 10.186 ; emc_io:inst2|EX_IO_Output[5]  ; EX_IO_Output[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.141      ; 2.327      ;
; 10.318 ; emc_io:inst2|EX_IO_Output[2]  ; EX_IO_Output[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.148      ; 2.466      ;
; 10.377 ; emc_io:inst2|EX_IO_Output[4]  ; EX_IO_Output[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.151      ; 2.528      ;
; 10.441 ; emc_io:inst2|EX_IO_Output[8]  ; EX_IO_Output[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.147      ; 2.588      ;
; 10.457 ; emc_io:inst2|EX_IO_Output[9]  ; EX_IO_Output[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.141      ; 2.598      ;
; 10.476 ; emc_io:inst2|EX_IO_Output[11] ; EX_IO_Output[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.147      ; 2.623      ;
; 10.495 ; emc_io:inst2|EX_IO_Output[14] ; EX_IO_Output[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.150      ; 2.645      ;
; 10.529 ; emc_io:inst2|EX_IO_Output[6]  ; EX_IO_Output[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.142      ; 2.671      ;
; 10.536 ; emc_io:inst2|EX_IO_Output[0]  ; EX_IO_Output[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.140      ; 2.676      ;
; 10.561 ; emc_io:inst2|EX_Reset[0]      ; EX_Reset[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.151      ; 2.712      ;
; 10.579 ; emc_io:inst2|EX_IO_Output[3]  ; EX_IO_Output[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.141      ; 2.720      ;
; 10.711 ; emc_io:inst2|EX_IO_Output[7]  ; EX_IO_Output[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.142      ; 2.853      ;
; 10.764 ; emc_io:inst2|EX_IO_Output[15] ; EX_IO_Output[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.150      ; 2.914      ;
; 10.770 ; emc_io:inst2|EX_Enable[0]     ; EX_Enable[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.142      ; 2.912      ;
; 10.774 ; emc_io:inst2|EX_Enable[1]     ; EX_Enable[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.142      ; 2.916      ;
; 10.825 ; emc_io:inst2|EX_IO_Output[12] ; EX_IO_Output[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.148      ; 2.973      ;
; 11.032 ; emc_io:inst2|EX_IO_Output[13] ; EX_IO_Output[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.147      ; 3.179      ;
; 11.100 ; emc_io:inst2|EX_Enable[2]     ; EX_Enable[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.148      ; 3.248      ;
; 11.105 ; emc_io:inst2|EX_Reset[1]      ; EX_Reset[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.140      ; 3.245      ;
; 11.786 ; emc_io:inst2|EX_IO_Output[10] ; EX_IO_Output[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50    ; 0.000        ; 0.148      ; 3.934      ;
+--------+-------------------------------+------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 0.904      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.921      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.921      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.921      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.921      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.921      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.921      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.922      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.922      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.922      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.922      ;
; 98.054 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.922      ;
; 98.059 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.920      ;
; 98.059 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.920      ;
; 98.059 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.920      ;
; 98.059 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.920      ;
; 98.059 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.920      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.902      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.918      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.918      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.918      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.918      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.918      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.918      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.918      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.905      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.905      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.905      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.905      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.905      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.905      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.923      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.923      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.923      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.923      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.923      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.923      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.923      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.899      ;
; 98.063 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.914      ;
; 98.063 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.914      ;
; 98.063 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.914      ;
; 98.063 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.914      ;
; 98.063 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.914      ;
; 98.063 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.914      ;
; 98.063 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.914      ;
; 98.063 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.914      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.920      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.920      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.920      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.920      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.920      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.920      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.910      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.910      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.910      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.900      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.900      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.900      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.910      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.910      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.910      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.910      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.910      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
; 98.064 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.905      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.823      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.835      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.835      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.835      ;
; 0.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.835      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.925      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.979      ;
; 1.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.131      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.728      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.728      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.728      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.728      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.728      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.728      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.728      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.733      ;
; 1.592 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.733      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.712      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.730      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.715      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.709      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.730      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.730      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.730      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.730      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.730      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.730      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.720      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.720      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.720      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.720      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.720      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.720      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.720      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.720      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.720      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.723      ;
; 1.596 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.723      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                  ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                              ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-------------------------------------+
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_Output[0]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_Output[11]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_Output[1]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_Output[2]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_Output[3]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_Output[4]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_Output[5]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_Output[6]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_Output[7]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_RSEN[0]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_RSEN[1]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_RSEN[2]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_RSEN[3]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_RSEN[4]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_RSEN[5]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|F_IO_RSEN[7]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|MCUframeData2[3] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|MCUframeData[0]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|MCUframeData[1]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|MCUframeData[2]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|MCUframeData[3]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|MCUframeData[4]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|clkCnt1[4]       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|clkCnt1[5]       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|clkCnt1[6]       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|clkCnt1[7]       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|clkCnt2[4]       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|clkCnt2[5]       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|clkCnt2[6]       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|clkCnt2[7]       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameGotted.00   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameGotted.01   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameGotted.10   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|frameGotted.11   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|ramReadCache     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][12]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][13]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][14]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][8]      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[0][9]      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[12][0]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[12][12]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[12][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[12][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[13][0]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[13][12]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[13][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[13][14]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[13][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[14][0]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[14][12]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[14][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[14][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[15][0]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[15][12]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[15][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[15][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[16][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[16][15]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[16][8]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[16][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[17][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[17][15]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[17][8]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[17][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[18][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[18][15]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[18][8]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[18][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[19][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[19][15]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[19][8]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[19][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[1][12]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[1][13]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[1][14]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[1][8]      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[1][9]      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[20][10]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[20][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[20][15]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[20][8]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[20][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[21][10]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[21][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[21][15]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[21][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[29][12]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[29][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[29][14]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[29][15]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[29][9]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[2][12]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[2][13]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[2][14]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[2][8]      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[2][9]      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[30][12]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[30][13]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; emc_fpga_mcu:inst3|rdRam[30][14]    ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'crsclk50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; clock~input|o                                              ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; clock~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; crsclk50 ; Rise       ; clock~input|i                                              ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; clock~input|o                                              ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; crsclk50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; crsclk50 ; Rise       ; clock                                                      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a10~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a11~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a12~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a13~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a14~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a1~portb_address_reg0                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a20~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a22~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a23~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a24~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a25~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a26~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a27~portb_address_reg0                                                                       ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~portb_address_reg0                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a3~portb_address_reg0                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a4~portb_address_reg0                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a5~portb_address_reg0                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~portb_address_reg0                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a7~portb_address_reg0                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~portb_address_reg0                                                                        ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a17~portb_address_reg0                                                                       ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a18~portb_address_reg0                                                                       ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~portb_address_reg0                                                                       ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a9~portb_address_reg0                                                                        ;
; 49.467 ; 49.683       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                               ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                               ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[0] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[1] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[2] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[3] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[4] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[0]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[1]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[2]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[3]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated|counter_reg_bit[4]                ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                             ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a11~porta_address_reg0 ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a11~porta_we_reg       ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_address_reg0 ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_we_reg       ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a25~porta_address_reg0 ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a25~porta_we_reg       ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~porta_we_reg        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a0~porta_we_reg        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a10~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a12~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a13~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a13~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a14~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a14~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a17~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a17~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a18~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a1~porta_address_reg0  ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a1~porta_we_reg        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a20~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a22~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a22~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a23~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a23~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a24~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a26~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a27~porta_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a27~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~porta_address_reg0  ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~porta_we_reg        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a3~porta_we_reg        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a4~porta_we_reg        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a5~porta_address_reg0  ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a5~porta_we_reg        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~porta_address_reg0  ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~porta_we_reg        ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a7~porta_we_reg        ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~porta_we_reg       ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a9~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a9~porta_we_reg        ;
; 49.738 ; 49.968       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.738 ; 49.968       ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[0]                                                                                                                                                                           ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[10]                                                                                                                                                                          ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[11]                                                                                                                                                                          ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[16]                                                                                                                                                                          ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[17]                                                                                                                                                                          ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[1]                                                                                                                                                                           ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[23]                                                                                                                                                                          ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[26]                                                                                                                                                                          ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[7]                                                                                                                                                                           ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_data_in_reg[8]                                                                                                                                                                           ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[11]                                                                                                                                                                       ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[20]                                                                                                                                                                       ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[21]                                                                                                                                                                       ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[22]                                                                                                                                                                       ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[23]                                                                                                                                                                       ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|acq_trigger_in_reg[24]                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.795 ; 1.198 ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; 2.891 ; 3.308 ; Rise       ; altera_reserved_tck                              ;
; EX_Alarm[*]         ; crsclk50            ; 1.358 ; 1.856 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[0]        ; crsclk50            ; 1.358 ; 1.852 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[1]        ; crsclk50            ; 1.342 ; 1.839 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[2]        ; crsclk50            ; 1.326 ; 1.826 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[3]        ; crsclk50            ; 1.352 ; 1.856 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Home[*]          ; crsclk50            ; 1.305 ; 1.798 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[0]         ; crsclk50            ; 1.174 ; 1.649 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[1]         ; crsclk50            ; 1.305 ; 1.782 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[2]         ; crsclk50            ; 1.199 ; 1.675 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[3]         ; crsclk50            ; 1.303 ; 1.798 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Input[*]      ; crsclk50            ; 1.565 ; 2.064 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[0]     ; crsclk50            ; 1.383 ; 1.870 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[1]     ; crsclk50            ; 1.286 ; 1.770 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[2]     ; crsclk50            ; 1.565 ; 2.064 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[3]     ; crsclk50            ; 1.298 ; 1.764 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[4]     ; crsclk50            ; 1.469 ; 1.952 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[5]     ; crsclk50            ; 1.134 ; 1.577 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[6]     ; crsclk50            ; 1.168 ; 1.623 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[7]     ; crsclk50            ; 1.127 ; 1.572 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[8]     ; crsclk50            ; 1.288 ; 1.778 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[9]     ; crsclk50            ; 1.145 ; 1.589 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[10]    ; crsclk50            ; 1.167 ; 1.622 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[11]    ; crsclk50            ; 1.375 ; 1.863 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[12]    ; crsclk50            ; 1.208 ; 1.668 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[13]    ; crsclk50            ; 1.214 ; 1.679 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[14]    ; crsclk50            ; 1.370 ; 1.852 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[15]    ; crsclk50            ; 1.213 ; 1.676 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_LimitPN[*]       ; crsclk50            ; 1.528 ; 2.057 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[0]      ; crsclk50            ; 1.528 ; 2.057 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[1]      ; crsclk50            ; 1.214 ; 1.711 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[2]      ; crsclk50            ; 1.401 ; 1.912 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[3]      ; crsclk50            ; 1.366 ; 1.860 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[4]      ; crsclk50            ; 1.467 ; 1.958 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[5]      ; crsclk50            ; 1.359 ; 1.869 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[6]      ; crsclk50            ; 1.341 ; 1.819 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[7]      ; crsclk50            ; 1.298 ; 1.779 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Xabc[*]          ; crsclk50            ; 1.586 ; 2.110 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[0]         ; crsclk50            ; 1.420 ; 1.906 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[1]         ; crsclk50            ; 1.477 ; 1.968 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[2]         ; crsclk50            ; 1.586 ; 2.110 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_clk             ; crsclk50            ; 2.601 ; 3.225 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_mosi            ; crsclk50            ; 2.888 ; 3.537 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; 3.246 ; 3.968 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; 4.771 ; 5.660 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.869  ; 0.553  ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; -0.153 ; -0.451 ; Rise       ; altera_reserved_tck                              ;
; EX_Alarm[*]         ; crsclk50            ; -1.001 ; -1.489 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[0]        ; crsclk50            ; -1.032 ; -1.513 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[1]        ; crsclk50            ; -1.016 ; -1.501 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[2]        ; crsclk50            ; -1.001 ; -1.489 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[3]        ; crsclk50            ; -1.025 ; -1.518 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Home[*]          ; crsclk50            ; -0.855 ; -1.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[0]         ; crsclk50            ; -0.855 ; -1.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[1]         ; crsclk50            ; -0.981 ; -1.447 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[2]         ; crsclk50            ; -0.878 ; -1.344 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[3]         ; crsclk50            ; -0.978 ; -1.462 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Input[*]      ; crsclk50            ; -0.810 ; -1.247 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[0]     ; crsclk50            ; -1.056 ; -1.533 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[1]     ; crsclk50            ; -0.961 ; -1.436 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[2]     ; crsclk50            ; -1.231 ; -1.719 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[3]     ; crsclk50            ; -0.974 ; -1.431 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[4]     ; crsclk50            ; -1.138 ; -1.612 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[5]     ; crsclk50            ; -0.816 ; -1.251 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[6]     ; crsclk50            ; -0.849 ; -1.296 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[7]     ; crsclk50            ; -0.810 ; -1.247 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[8]     ; crsclk50            ; -0.964 ; -1.444 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[9]     ; crsclk50            ; -0.827 ; -1.263 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[10]    ; crsclk50            ; -0.848 ; -1.295 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[11]    ; crsclk50            ; -1.048 ; -1.526 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[12]    ; crsclk50            ; -0.888 ; -1.339 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[13]    ; crsclk50            ; -0.893 ; -1.349 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[14]    ; crsclk50            ; -1.043 ; -1.516 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[15]    ; crsclk50            ; -0.892 ; -1.347 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_LimitPN[*]       ; crsclk50            ; -0.892 ; -1.378 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[0]      ; crsclk50            ; -1.195 ; -1.711 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[1]      ; crsclk50            ; -0.892 ; -1.378 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[2]      ; crsclk50            ; -1.073 ; -1.571 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[3]      ; crsclk50            ; -1.040 ; -1.521 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[4]      ; crsclk50            ; -1.135 ; -1.616 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[5]      ; crsclk50            ; -1.032 ; -1.530 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[6]      ; crsclk50            ; -1.015 ; -1.484 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[7]      ; crsclk50            ; -0.974 ; -1.446 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Xabc[*]          ; crsclk50            ; -0.824 ; -1.279 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[0]         ; crsclk50            ; -0.824 ; -1.279 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[1]         ; crsclk50            ; -0.930 ; -1.401 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[2]         ; crsclk50            ; -0.850 ; -1.284 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_clk             ; crsclk50            ; -2.041 ; -2.637 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_mosi            ; crsclk50            ; -2.150 ; -2.757 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; -2.142 ; -2.751 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; -2.316 ; -2.958 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.903 ; 7.300 ; Fall       ; altera_reserved_tck                              ;
; EX_Enable[*]        ; crsclk50            ; 3.377 ; 3.536 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[0]       ; crsclk50            ; 3.071 ; 3.254 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[1]       ; crsclk50            ; 3.077 ; 3.255 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[2]       ; crsclk50            ; 3.377 ; 3.536 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[3]       ; crsclk50            ; 2.349 ; 2.428 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Output[*]     ; crsclk50            ; 4.091 ; 4.347 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[0]    ; crsclk50            ; 2.828 ; 2.993 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[1]    ; crsclk50            ; 2.389 ; 2.491 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[2]    ; crsclk50            ; 2.601 ; 2.727 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[3]    ; crsclk50            ; 2.872 ; 3.025 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[4]    ; crsclk50            ; 2.663 ; 2.799 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[5]    ; crsclk50            ; 2.464 ; 2.587 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[6]    ; crsclk50            ; 2.822 ; 2.961 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[7]    ; crsclk50            ; 3.010 ; 3.174 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[8]    ; crsclk50            ; 2.730 ; 2.888 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[9]    ; crsclk50            ; 2.746 ; 2.903 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[10]   ; crsclk50            ; 4.091 ; 4.347 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[11]   ; crsclk50            ; 2.765 ; 2.918 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[12]   ; crsclk50            ; 3.130 ; 3.323 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[13]   ; crsclk50            ; 3.345 ; 3.593 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[14]   ; crsclk50            ; 2.785 ; 2.941 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[15]   ; crsclk50            ; 3.066 ; 3.242 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Reset[*]         ; crsclk50            ; 3.383 ; 3.553 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[0]        ; crsclk50            ; 2.854 ; 2.997 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[1]        ; crsclk50            ; 3.383 ; 3.553 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[2]        ; crsclk50            ; 2.229 ; 2.301 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[3]        ; crsclk50            ; 2.255 ; 2.332 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.703 ; 6.105 ; Fall       ; altera_reserved_tck                              ;
; EX_Enable[*]        ; crsclk50            ; 2.076 ; 2.152 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[0]       ; crsclk50            ; 2.770 ; 2.945 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[1]       ; crsclk50            ; 2.774 ; 2.945 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[2]       ; crsclk50            ; 3.100 ; 3.255 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[3]       ; crsclk50            ; 2.076 ; 2.152 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Output[*]     ; crsclk50            ; 2.115 ; 2.213 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[0]    ; crsclk50            ; 2.536 ; 2.695 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[1]    ; crsclk50            ; 2.115 ; 2.213 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[2]    ; crsclk50            ; 2.318 ; 2.439 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[3]    ; crsclk50            ; 2.579 ; 2.725 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[4]    ; crsclk50            ; 2.377 ; 2.508 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[5]    ; crsclk50            ; 2.186 ; 2.304 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[6]    ; crsclk50            ; 2.529 ; 2.663 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[7]    ; crsclk50            ; 2.711 ; 2.869 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[8]    ; crsclk50            ; 2.441 ; 2.594 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[9]    ; crsclk50            ; 2.457 ; 2.607 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[10]   ; crsclk50            ; 3.786 ; 4.034 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[11]   ; crsclk50            ; 2.476 ; 2.623 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[12]   ; crsclk50            ; 2.825 ; 3.011 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[13]   ; crsclk50            ; 3.032 ; 3.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[14]   ; crsclk50            ; 2.495 ; 2.644 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[15]   ; crsclk50            ; 2.764 ; 2.933 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Reset[*]         ; crsclk50            ; 1.961 ; 2.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[0]        ; crsclk50            ; 2.561 ; 2.698 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[1]        ; crsclk50            ; 3.105 ; 3.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[2]        ; crsclk50            ; 1.961 ; 2.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[3]        ; crsclk50            ; 1.986 ; 2.060 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 1.405  ; 0.139 ; 48.167   ; 0.696   ; 4.715               ;
;  altera_reserved_tck                              ; 42.939 ; 0.186 ; 48.167   ; 0.696   ; 49.300              ;
;  crsclk50                                         ; 3.393  ; 9.961 ; N/A      ; N/A     ; 9.594               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 6.580  ; 0.139 ; N/A      ; N/A     ; 49.716              ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 1.405  ; 0.186 ; N/A      ; N/A     ; 4.715               ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  crsclk50                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.542  ; 2.563  ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; 7.427  ; 7.443  ; Rise       ; altera_reserved_tck                              ;
; EX_Alarm[*]         ; crsclk50            ; 2.989  ; 2.919  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[0]        ; crsclk50            ; 2.950  ; 2.919  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[1]        ; crsclk50            ; 2.989  ; 2.905  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[2]        ; crsclk50            ; 2.881  ; 2.845  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[3]        ; crsclk50            ; 2.915  ; 2.886  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Home[*]          ; crsclk50            ; 2.879  ; 2.824  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[0]         ; crsclk50            ; 2.486  ; 2.463  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[1]         ; crsclk50            ; 2.879  ; 2.824  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[2]         ; crsclk50            ; 2.548  ; 2.515  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[3]         ; crsclk50            ; 2.803  ; 2.774  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Input[*]      ; crsclk50            ; 3.445  ; 3.340  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[0]     ; crsclk50            ; 3.039  ; 2.974  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[1]     ; crsclk50            ; 2.862  ; 2.767  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[2]     ; crsclk50            ; 3.445  ; 3.340  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[3]     ; crsclk50            ; 2.823  ; 2.715  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[4]     ; crsclk50            ; 3.205  ; 3.080  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[5]     ; crsclk50            ; 2.489  ; 2.380  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[6]     ; crsclk50            ; 2.591  ; 2.508  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[7]     ; crsclk50            ; 2.450  ; 2.367  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[8]     ; crsclk50            ; 2.843  ; 2.805  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[9]     ; crsclk50            ; 2.515  ; 2.396  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[10]    ; crsclk50            ; 2.586  ; 2.502  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[11]    ; crsclk50            ; 3.072  ; 2.963  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[12]    ; crsclk50            ; 2.644  ; 2.583  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[13]    ; crsclk50            ; 2.675  ; 2.607  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[14]    ; crsclk50            ; 3.040  ; 2.941  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[15]    ; crsclk50            ; 2.650  ; 2.602  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_LimitPN[*]       ; crsclk50            ; 3.355  ; 3.323  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[0]      ; crsclk50            ; 3.355  ; 3.323  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[1]      ; crsclk50            ; 2.564  ; 2.563  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[2]      ; crsclk50            ; 3.034  ; 3.014  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[3]      ; crsclk50            ; 2.985  ; 2.949  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[4]      ; crsclk50            ; 3.240  ; 3.085  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[5]      ; crsclk50            ; 2.965  ; 2.934  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[6]      ; crsclk50            ; 2.932  ; 2.827  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[7]      ; crsclk50            ; 2.854  ; 2.776  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Xabc[*]          ; crsclk50            ; 3.493  ; 3.427  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[0]         ; crsclk50            ; 3.142  ; 3.108  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[1]         ; crsclk50            ; 3.245  ; 3.289  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[2]         ; crsclk50            ; 3.493  ; 3.427  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_clk             ; crsclk50            ; 5.429  ; 5.680  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_mosi            ; crsclk50            ; 6.119  ; 6.289  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; 6.915  ; 7.087  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; 10.702 ; 10.682 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.404  ; 1.306  ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; -0.153 ; -0.451 ; Rise       ; altera_reserved_tck                              ;
; EX_Alarm[*]         ; crsclk50            ; -1.001 ; -1.489 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[0]        ; crsclk50            ; -1.032 ; -1.513 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[1]        ; crsclk50            ; -1.016 ; -1.501 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[2]        ; crsclk50            ; -1.001 ; -1.489 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Alarm[3]        ; crsclk50            ; -1.025 ; -1.518 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Home[*]          ; crsclk50            ; -0.855 ; -1.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[0]         ; crsclk50            ; -0.855 ; -1.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[1]         ; crsclk50            ; -0.981 ; -1.447 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[2]         ; crsclk50            ; -0.878 ; -1.344 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Home[3]         ; crsclk50            ; -0.978 ; -1.462 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Input[*]      ; crsclk50            ; -0.810 ; -1.247 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[0]     ; crsclk50            ; -1.056 ; -1.533 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[1]     ; crsclk50            ; -0.961 ; -1.436 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[2]     ; crsclk50            ; -1.231 ; -1.719 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[3]     ; crsclk50            ; -0.974 ; -1.431 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[4]     ; crsclk50            ; -1.138 ; -1.612 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[5]     ; crsclk50            ; -0.816 ; -1.251 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[6]     ; crsclk50            ; -0.849 ; -1.296 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[7]     ; crsclk50            ; -0.810 ; -1.247 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[8]     ; crsclk50            ; -0.964 ; -1.444 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[9]     ; crsclk50            ; -0.827 ; -1.263 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[10]    ; crsclk50            ; -0.848 ; -1.295 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[11]    ; crsclk50            ; -1.048 ; -1.526 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[12]    ; crsclk50            ; -0.888 ; -1.339 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[13]    ; crsclk50            ; -0.893 ; -1.349 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[14]    ; crsclk50            ; -1.043 ; -1.516 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Input[15]    ; crsclk50            ; -0.892 ; -1.347 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_LimitPN[*]       ; crsclk50            ; -0.892 ; -1.378 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[0]      ; crsclk50            ; -1.195 ; -1.711 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[1]      ; crsclk50            ; -0.892 ; -1.378 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[2]      ; crsclk50            ; -1.073 ; -1.571 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[3]      ; crsclk50            ; -1.040 ; -1.521 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[4]      ; crsclk50            ; -1.135 ; -1.616 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[5]      ; crsclk50            ; -1.032 ; -1.530 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[6]      ; crsclk50            ; -1.015 ; -1.484 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_LimitPN[7]      ; crsclk50            ; -0.974 ; -1.446 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Xabc[*]          ; crsclk50            ; -0.824 ; -1.279 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[0]         ; crsclk50            ; -0.824 ; -1.279 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[1]         ; crsclk50            ; -0.930 ; -1.401 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Xabc[2]         ; crsclk50            ; -0.850 ; -1.284 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_clk             ; crsclk50            ; -2.041 ; -2.637 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_mosi            ; crsclk50            ; -2.150 ; -2.757 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; -2.142 ; -2.751 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; spi_ncs             ; crsclk50            ; -2.316 ; -2.958 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.197 ; 14.982 ; Fall       ; altera_reserved_tck                              ;
; EX_Enable[*]        ; crsclk50            ; 6.997  ; 6.836  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[0]       ; crsclk50            ; 6.983  ; 6.668  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[1]       ; crsclk50            ; 6.997  ; 6.676  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[2]       ; crsclk50            ; 6.878  ; 6.836  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[3]       ; crsclk50            ; 5.226  ; 5.078  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Output[*]     ; crsclk50            ; 8.607  ; 8.394  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[0]    ; crsclk50            ; 6.277  ; 6.118  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[1]    ; crsclk50            ; 5.307  ; 5.202  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[2]    ; crsclk50            ; 5.876  ; 5.699  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[3]    ; crsclk50            ; 6.434  ; 6.200  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[4]    ; crsclk50            ; 5.986  ; 5.800  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[5]    ; crsclk50            ; 5.454  ; 5.401  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[6]    ; crsclk50            ; 6.332  ; 6.090  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[7]    ; crsclk50            ; 6.710  ; 6.481  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[8]    ; crsclk50            ; 6.106  ; 5.998  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[9]    ; crsclk50            ; 6.098  ; 5.990  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[10]   ; crsclk50            ; 8.607  ; 8.394  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[11]   ; crsclk50            ; 6.255  ; 6.058  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[12]   ; crsclk50            ; 7.079  ; 6.783  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[13]   ; crsclk50            ; 7.511  ; 7.359  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[14]   ; crsclk50            ; 6.283  ; 6.105  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[15]   ; crsclk50            ; 6.824  ; 6.551  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Reset[*]         ; crsclk50            ; 6.881  ; 6.920  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[0]        ; crsclk50            ; 6.483  ; 6.185  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[1]        ; crsclk50            ; 6.881  ; 6.920  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[2]        ; crsclk50            ; 4.927  ; 4.826  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[3]        ; crsclk50            ; 4.994  ; 4.904  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.703 ; 6.105 ; Fall       ; altera_reserved_tck                              ;
; EX_Enable[*]        ; crsclk50            ; 2.076 ; 2.152 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[0]       ; crsclk50            ; 2.770 ; 2.945 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[1]       ; crsclk50            ; 2.774 ; 2.945 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[2]       ; crsclk50            ; 3.100 ; 3.255 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Enable[3]       ; crsclk50            ; 2.076 ; 2.152 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_IO_Output[*]     ; crsclk50            ; 2.115 ; 2.213 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[0]    ; crsclk50            ; 2.536 ; 2.695 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[1]    ; crsclk50            ; 2.115 ; 2.213 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[2]    ; crsclk50            ; 2.318 ; 2.439 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[3]    ; crsclk50            ; 2.579 ; 2.725 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[4]    ; crsclk50            ; 2.377 ; 2.508 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[5]    ; crsclk50            ; 2.186 ; 2.304 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[6]    ; crsclk50            ; 2.529 ; 2.663 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[7]    ; crsclk50            ; 2.711 ; 2.869 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[8]    ; crsclk50            ; 2.441 ; 2.594 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[9]    ; crsclk50            ; 2.457 ; 2.607 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[10]   ; crsclk50            ; 3.786 ; 4.034 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[11]   ; crsclk50            ; 2.476 ; 2.623 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[12]   ; crsclk50            ; 2.825 ; 3.011 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[13]   ; crsclk50            ; 3.032 ; 3.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[14]   ; crsclk50            ; 2.495 ; 2.644 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_IO_Output[15]   ; crsclk50            ; 2.764 ; 2.933 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; EX_Reset[*]         ; crsclk50            ; 1.961 ; 2.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[0]        ; crsclk50            ; 2.561 ; 2.698 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[1]        ; crsclk50            ; 3.105 ; 3.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[2]        ; crsclk50            ; 1.961 ; 2.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  EX_Reset[3]        ; crsclk50            ; 1.986 ; 2.060 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; spi_miso            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; XPlsIO              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; XDirIO              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; YPlsIO              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; YDirIO              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APlsIO              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADirIO              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BPlsIO              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BDirIO              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_Enable[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_Enable[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_Enable[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_Enable[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO_Output[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_Reset[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_Reset[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_Reset[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_Reset[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; EX_Xabc[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_clk             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_ncs             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sync_clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Xabc[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Xabc[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Home[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Home[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_LimitPN[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_LimitPN[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_LimitPN[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_LimitPN[5]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Alarm[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Alarm[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Home[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Home[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_LimitPN[6]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_LimitPN[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_LimitPN[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_LimitPN[7]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Alarm[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Alarm[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO_Input[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_mosi            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_AM               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_BM               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Yabc[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Babc[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Aabc[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Yabc[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Yabc[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Aabc[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Aabc[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Babc[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_Babc[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_miso            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; XPlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; XDirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; YPlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; YDirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00219 V          ; 0.152 V                              ; 0.003 V                              ; 6.67e-10 s                  ; 6.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00219 V         ; 0.152 V                             ; 0.003 V                             ; 6.67e-10 s                 ; 6.81e-10 s                 ; Yes                       ; Yes                       ;
; APlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ADirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; BPlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; BDirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; EX_Enable[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_Enable[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; EX_Enable[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_Enable[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_Reset[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_Reset[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; EX_Reset[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; EX_Reset[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_miso            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; XPlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; XDirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; YPlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; YDirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00434 V          ; 0.122 V                              ; 0.024 V                              ; 8.36e-10 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00434 V         ; 0.122 V                             ; 0.024 V                             ; 8.36e-10 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; APlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ADirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BPlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BDirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; EX_Enable[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_Enable[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; EX_Enable[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_Enable[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; EX_IO_Output[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_Reset[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_Reset[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EX_Reset[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; EX_Reset[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_miso            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; XPlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; XDirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; YPlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; YDirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.7 V               ; -0.0164 V           ; 0.203 V                              ; 0.045 V                              ; 4.66e-10 s                  ; 4.98e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.7 V              ; -0.0164 V          ; 0.203 V                             ; 0.045 V                             ; 4.66e-10 s                 ; 4.98e-10 s                 ; No                        ; Yes                       ;
; APlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BPlsIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; BDirIO              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; EX_Enable[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_Enable[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; EX_Enable[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_Enable[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; EX_IO_Output[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO_Output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_Reset[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_Reset[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_Reset[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; EX_Reset[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 3175       ; 0        ; 64       ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                              ; false path ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50                                         ; 24         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40         ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 4437       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 26         ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 32         ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 4603       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 3175       ; 0        ; 64       ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                              ; false path ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; crsclk50                                         ; 24         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                              ; inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; crsclk50                                         ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40         ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 4437       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 26         ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 32         ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 4603       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                   ;
+---------------------+--------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                              ; 227        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                    ;
+---------------------+--------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                              ; 227        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 352   ; 352  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Dec 26 20:59:01 2018
Info: Command: quartus_sta emc -c emc
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'emc.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: ecode:inst4|ECDclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sync_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: emc_fpga_mcu:inst3|readyFlag was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to crsclk50 (Rise) (setup and hold)
    Critical Warning (332169): From crsclk50 (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.405
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.405         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.393         0.000 crsclk50 
    Info (332119):     6.580         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.939         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.406
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.406         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452         0.000 altera_reserved_tck 
    Info (332119):     0.453         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.253         0.000 crsclk50 
Info (332146): Worst-case recovery slack is 48.167
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.167         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.650
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.650         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.715         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934         0.000 crsclk50 
    Info (332119):    49.447         0.000 altera_reserved_tck 
    Info (332119):    49.716         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ecode:inst4|ECDclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sync_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: emc_fpga_mcu:inst3|readyFlag was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to crsclk50 (Rise) (setup and hold)
    Critical Warning (332169): From crsclk50 (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.859
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.859         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.968         0.000 crsclk50 
    Info (332119):     6.736         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.513         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.392
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.392         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401         0.000 altera_reserved_tck 
    Info (332119):     0.401         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.910         0.000 crsclk50 
Info (332146): Worst-case recovery slack is 48.444
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.444         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.494         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.715         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943         0.000 crsclk50 
    Info (332119):    49.300         0.000 altera_reserved_tck 
    Info (332119):    49.716         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ecode:inst4|ECDclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: spi_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sync_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: emc_fpga_mcu:inst3|readyFlag was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to crsclk50 (Rise) (setup and hold)
    Critical Warning (332169): From crsclk50 (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From inst|altpll_component|auto_generated|pll1|clk[1] (Rise) to inst|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.076         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.653         0.000 crsclk50 
    Info (332119):     8.433         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.087         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.139
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.139         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 altera_reserved_tck 
    Info (332119):     0.186         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.961         0.000 crsclk50 
Info (332146): Worst-case recovery slack is 49.385
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.385         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.696
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.696         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.796
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.796         0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.594         0.000 crsclk50 
    Info (332119):    49.449         0.000 altera_reserved_tck 
    Info (332119):    49.733         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4676 megabytes
    Info: Processing ended: Wed Dec 26 20:59:10 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


