// Seed: 1306239339
module module_0 #(
    parameter id_5 = 32'd26,
    parameter id_6 = 32'd66
) (
    output tri0 id_0,
    input  wor  id_1,
    input  wand id_2
    , _id_5,
    input  tri0 id_3
);
  wire _id_6;
  wire id_7 = -1;
  wire [id_5 : id_6] id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd49
) (
    output tri id_0,
    input tri id_1,
    input supply0 _id_2,
    output wor id_3,
    output tri0 id_4
);
  assign id_4 = id_1;
  logic id_6;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
  wire id_7;
  logic [-1 : id_2] id_8[id_2 : 1];
endmodule
