Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Thu Dec 19 17:34:06 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.338        0.000                      0                25706        0.027        0.000                      0                25706        3.750        0.000                       0                  8998  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.338        0.000                      0                25706        0.027        0.000                      0                25706        3.750        0.000                       0                  8998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 3.002ns (37.873%)  route 4.925ns (62.127%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[3])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[3]
                         net (fo=1, routed)           0.780     8.458    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[3]
    SLICE_X20Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_70/O
                         net (fo=1, routed)           0.924     9.506    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_4
    SLICE_X27Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_12/O
                         net (fo=8, routed)           1.343    10.973    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[3]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.622    12.801    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.310    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 3.002ns (37.979%)  route 4.902ns (62.021%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[6])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[6]
                         net (fo=1, routed)           0.981     8.659    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[6]
    SLICE_X20Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_56/O
                         net (fo=1, routed)           0.782     9.565    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_13
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.689 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_9/O
                         net (fo=8, routed)           1.262    10.950    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[6]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.622    12.801    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.310    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 3.002ns (38.087%)  route 4.880ns (61.913%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[8])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[8]
                         net (fo=1, routed)           0.919     8.597    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[8]
    SLICE_X20Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.721 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_46/O
                         net (fo=1, routed)           0.825     9.546    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_21
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.670 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.258    10.928    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[8]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.622    12.801    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.310    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 3.002ns (38.887%)  route 4.718ns (61.113%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[6])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[6]
                         net (fo=1, routed)           0.981     8.659    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[6]
    SLICE_X20Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_56/O
                         net (fo=1, routed)           0.782     9.565    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_13
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.689 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_9/O
                         net (fo=8, routed)           1.077    10.766    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[6]
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.533    12.712    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    12.941    
                         clock uncertainty           -0.154    12.787    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.221    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 3.002ns (38.886%)  route 4.718ns (61.114%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[13])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[13]
                         net (fo=1, routed)           0.933     8.610    design_1_i/network_0/inst/grp_padding2d_fix16_fu_297/input_r_address0[1]
    SLICE_X20Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.734 f  design_1_i/network_0/inst/grp_padding2d_fix16_fu_297/ram_reg_0_i_25__0/O
                         net (fo=1, routed)           0.598     9.333    design_1_i/network_0/inst/grp_padding2d_fix16_fu_297/ram_reg_0_i_25__0_n_4
    SLICE_X22Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.457 r  design_1_i/network_0/inst/grp_padding2d_fix16_fu_297/ram_reg_0_i_2/O
                         net (fo=8, routed)           1.309    10.766    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[13]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.538    12.717    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.226    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.002ns (38.933%)  route 4.709ns (61.067%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[8])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[8]
                         net (fo=1, routed)           0.919     8.597    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[8]
    SLICE_X20Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.721 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_46/O
                         net (fo=1, routed)           0.825     9.546    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_21
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.670 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.087    10.757    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[8]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.538    12.717    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    12.946    
                         clock uncertainty           -0.154    12.792    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.226    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 3.002ns (38.657%)  route 4.764ns (61.343%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[5])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[5]
                         net (fo=1, routed)           0.775     8.453    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[5]
    SLICE_X20Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.577 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_61/O
                         net (fo=1, routed)           0.770     9.347    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_9
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.471 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.341    10.812    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[5]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.622    12.801    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.310    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 3.002ns (38.797%)  route 4.736ns (61.203%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[6])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[6]
                         net (fo=1, routed)           0.981     8.659    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[6]
    SLICE_X20Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.783 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_56/O
                         net (fo=1, routed)           0.782     9.565    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_13
    SLICE_X25Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.689 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_9/O
                         net (fo=8, routed)           1.095    10.784    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[6]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.611    12.790    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.299    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.727ns  (logic 3.002ns (38.852%)  route 4.725ns (61.148%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[8])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[8]
                         net (fo=1, routed)           0.919     8.597    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[8]
    SLICE_X20Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.721 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_46/O
                         net (fo=1, routed)           0.825     9.546    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_21
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.670 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.103    10.773    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[8]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.611    12.790    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.299    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 3.002ns (38.919%)  route 4.711ns (61.081%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X15Y13         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181_reg[0]/Q
                         net (fo=12, routed)          0.667     4.169    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/out_w_reg_181[0]
    SLICE_X16Y13         LUT2 (Prop_lut2_I0_O)        0.150     4.319 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.469     4.789    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X16Y13         LUT6 (Prop_lut6_I2_O)        0.328     5.117 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.741     5.858    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[3])
                                                      1.820     7.678 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[3]
                         net (fo=1, routed)           0.780     8.458    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[3]
    SLICE_X20Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_70/O
                         net (fo=1, routed)           0.924     9.506    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_4
    SLICE_X27Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_12/O
                         net (fo=8, routed)           1.130    10.759    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[3]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        1.611    12.790    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.299    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1135]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1135]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.246ns (61.200%)  route 0.156ns (38.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.591     0.927    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X30Y49         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1135]/Q
                         net (fo=1, routed)           0.156     1.230    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg_n_0_[1135]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.328 r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1135]_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1135]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.845     1.211    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X30Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1135]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.121     1.302    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1135]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.406%)  route 0.214ns (56.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.589     0.924    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X8Y31          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1114]/Q
                         net (fo=1, routed)           0.214     1.302    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[55]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.892     1.258    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.283     0.975    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.296     1.271    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.178%)  route 0.216ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.589     0.924    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X8Y31          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.216     1.304    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.892     1.258    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.283     0.975    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.296     1.271    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.763%)  route 0.194ns (54.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.591     0.927    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X30Y47         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1075]/Q
                         net (fo=2, routed)           0.194     1.285    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/Q[17]
    SLICE_X29Y53         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.844     1.210    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X29Y53         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.071     1.251    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.524%)  route 0.189ns (53.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.557     0.893    design_1_i/axi_dma_out/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X46Y52         FDRE                                         r  design_1_i/axi_dma_out/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_dma_out/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/Q
                         net (fo=2, routed)           0.189     1.245    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[12]
    SLICE_X50Y52         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.821     1.187    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y52         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.059     1.211    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.750%)  route 0.233ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.557     0.893    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y51         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]/Q
                         net (fo=1, routed)           0.233     1.266    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[28]
    SLICE_X49Y47         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.830     1.196    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y47         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.066     1.232    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.564     0.900    design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y45         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.096    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X34Y45         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.830     1.196    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X34Y45         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.595     0.931    design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y41         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X10Y41         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.864     1.230    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X10Y41         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X10Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.699%)  route 0.243ns (63.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.552     0.888    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y53         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]/Q
                         net (fo=1, routed)           0.243     1.272    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[16]
    SLICE_X53Y46         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.825     1.191    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X53Y46         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X53Y46         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.662%)  route 0.215ns (60.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.562     0.898    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y47         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/Q
                         net (fo=1, routed)           0.215     1.253    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[27]
    SLICE_X50Y44         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8999, routed)        0.825     1.191    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y44         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.052     1.208    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y9    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_435/network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y4    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y3    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_443/network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y1    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_384/network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y5    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y8    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y2    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_394/network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y5    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_363/tmp1_reg_570_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y1   design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_384/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y46   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y41  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y41  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y30  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK



