{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632904587357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632904587365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 10:36:27 2021 " "Processing started: Wed Sep 29 10:36:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632904587365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904587365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904587365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632904587843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632904587843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nec_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/nec_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nec_receiver-bvh " "Found design unit 1: nec_receiver-bvh" {  } { { "src/nec_receiver.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597204 ""} { "Info" "ISGN_ENTITY_NAME" "1 nec_receiver " "Found entity 1: nec_receiver" {  } { { "src/nec_receiver.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hex_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7_seg-behavior " "Found design unit 1: hex_to_7_seg-behavior" {  } { { "src/hex_to_7_seg.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hex_to_7_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597208 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7_seg " "Found entity 1: hex_to_7_seg" {  } { { "src/hex_to_7_seg.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hex_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/full_ir_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/full_ir_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_ir_receiver-behav " "Found design unit 1: full_ir_receiver-behav" {  } { { "src/full_ir_receiver.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597212 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_ir_receiver " "Found entity 1: full_ir_receiver" {  } { { "src/full_ir_receiver.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmplt2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cmplt2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complement_2-archi_complement_2 " "Found design unit 1: complement_2-archi_complement_2" {  } { { "src/cmplt2.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597216 ""} { "Info" "ISGN_ENTITY_NAME" "1 complement_2 " "Found entity 1: complement_2" {  } { { "src/cmplt2.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmplt1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cmplt1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complement_1-archi_complement_1 " "Found design unit 1: complement_1-archi_complement_1" {  } { { "src/cmplt1.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597221 ""} { "Info" "ISGN_ENTITY_NAME" "1 complement_1 " "Found entity 1: complement_1" {  } { { "src/cmplt1.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test_cla_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/test_cla_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA-behaviorCLA " "Found design unit 1: CLA-behaviorCLA" {  } { { "src/Test_CLA_state.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597225 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "src/Test_CLA_state.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/Test_CLA_state.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-Behavioral " "Found design unit 1: buzzer-Behavioral" {  } { { "src/buzzer.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/buzzer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597229 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "src/buzzer.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/buzzer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sep_diz_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sep_diz_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separateur_diz_unit-archi_sep_diz_unit " "Found design unit 1: separateur_diz_unit-archi_sep_diz_unit" {  } { { "src/sep_diz_unit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597233 ""} { "Info" "ISGN_ENTITY_NAME" "1 separateur_diz_unit " "Found entity 1: separateur_diz_unit" {  } { { "src/sep_diz_unit.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/sep_diz_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597233 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/preCLA.vhd " "Can't analyze file -- file src/preCLA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1632904597237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multi_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/multi_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4bits-archi_multi4bits " "Found design unit 1: multi4bits-archi_multi4bits" {  } { { "src/multi_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597240 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi4bits " "Found entity 1: multi4bits" {  } { { "src/multi_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/multi_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdmi_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_de10-archi_hdmi_de10 " "Found design unit 1: hdmi_de10-archi_hdmi_de10" {  } { { "src/hdmi_de10.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597245 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_de10 " "Found entity 1: hdmi_de10" {  } { { "src/hdmi_de10.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_img-behavioral " "Found design unit 1: result_img-behavioral" {  } { { "src/hdmi.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597249 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_img " "Found entity 1: result_img" {  } { { "src/hdmi.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlmulti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/controlmulti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlMulti-archi_errorMulti " "Found design unit 1: ErorControlMulti-archi_errorMulti" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597253 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlMulti " "Found entity 1: ErorControlMulti" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/controladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlAdd-archi_errorAdd " "Found design unit 1: ErorControlAdd-archi_errorAdd" {  } { { "src/controlAdd.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597257 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlAdd " "Found entity 1: ErorControlAdd" {  } { { "src/controlAdd.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/choix_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/choix_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choix_display-archi_choix_display " "Found design unit 1: choix_display-archi_choix_display" {  } { { "src/choix_afficheur.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/choix_afficheur.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597262 ""} { "Info" "ISGN_ENTITY_NAME" "1 choix_display " "Found entity 1: choix_display" {  } { { "src/choix_afficheur.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/choix_afficheur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/calculette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator4bits-behavioral " "Found design unit 1: calculator4bits-behavioral" {  } { { "src/calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597268 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator4bits " "Found entity 1: calculator4bits" {  } { { "src/calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/add_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4bits-archi_add4bits " "Found design unit 1: add4bits-archi_add4bits" {  } { { "src/add_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597273 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4bits " "Found entity 1: add4bits" {  } { { "src/add_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/7segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/7segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-archi_seg7 " "Found design unit 1: seg7-archi_seg7" {  } { { "src/7segments.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/7segments.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597278 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "src/7segments.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/7segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597278 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/cmplt1.vhd " "Can't analyze file -- file output_files/cmplt1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1632904597281 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/cmplt2.vhd " "Can't analyze file -- file output_files/cmplt2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1632904597284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_entity-behavioral " "Found design unit 1: top_entity-behavioral" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597289 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_entity " "Found entity 1: top_entity" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632904597289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_entity " "Elaborating entity \"top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632904597521 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TempHEX01 top_entity.vhd(44) " "VHDL Signal Declaration warning at top_entity.vhd(44): used implicit default value for signal \"TempHEX01\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/top_entity.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632904597523 "|top_entity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TempHEX01 top_entity.vhd(106) " "VHDL Process Statement warning at top_entity.vhd(106): signal \"TempHEX01\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597524 "|top_entity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TempHEX11 top_entity.vhd(107) " "VHDL Process Statement warning at top_entity.vhd(107): signal \"TempHEX11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597525 "|top_entity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TempHEX21 top_entity.vhd(108) " "VHDL Process Statement warning at top_entity.vhd(108): signal \"TempHEX21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597525 "|top_entity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TempHEX31 top_entity.vhd(109) " "VHDL Process Statement warning at top_entity.vhd(109): signal \"TempHEX31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597525 "|top_entity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TempHEX41 top_entity.vhd(110) " "VHDL Process Statement warning at top_entity.vhd(110): signal \"TempHEX41\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597525 "|top_entity"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TempHEX51 top_entity.vhd(111) " "VHDL Process Statement warning at top_entity.vhd(111): signal \"TempHEX51\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/top_entity.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597525 "|top_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_ir_receiver full_ir_receiver:IR " "Elaborating entity \"full_ir_receiver\" for hierarchy \"full_ir_receiver:IR\"" {  } { { "src/top_entity.vhd" "IR" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nec_receiver full_ir_receiver:IR\|nec_receiver:irRec " "Elaborating entity \"nec_receiver\" for hierarchy \"full_ir_receiver:IR\|nec_receiver:irRec\"" {  } { { "src/full_ir_receiver.vhd" "irRec" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp nec_receiver.vhd(55) " "Verilog HDL or VHDL warning at nec_receiver.vhd(55): object \"temp\" assigned a value but never read" {  } { { "src/nec_receiver.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632904597563 "|full_ir_receiver|nec_receiver:irRec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LG_reg nec_receiver.vhd(66) " "Verilog HDL or VHDL warning at nec_receiver.vhd(66): object \"LG_reg\" assigned a value but never read" {  } { { "src/nec_receiver.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/nec_receiver.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632904597563 "|full_ir_receiver|nec_receiver:irRec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 full_ir_receiver:IR\|seg7:hex00 " "Elaborating entity \"seg7\" for hierarchy \"full_ir_receiver:IR\|seg7:hex00\"" {  } { { "src/full_ir_receiver.vhd" "hex00" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator4bits calculator4bits:calculette " "Elaborating entity \"calculator4bits\" for hierarchy \"calculator4bits:calculette\"" {  } { { "src/top_entity.vhd" "calculette" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597582 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "mode calculette.vhd(261) " "VHDL warning at calculette.vhd(261): sensitivity list already contains mode" {  } { { "src/calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 261 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597585 "|top_entity|calculator4bits:calculette"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "mode calculette.vhd(272) " "VHDL warning at calculette.vhd(272): sensitivity list already contains mode" {  } { { "src/calculette.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 272 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597585 "|top_entity|calculator4bits:calculette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add4bits calculator4bits:calculette\|add4bits:add0 A:archi_add4bits " "Elaborating entity \"add4bits\" using architecture \"A:archi_add4bits\" for hierarchy \"calculator4bits:calculette\|add4bits:add0\"" {  } { { "src/calculette.vhd" "add0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597600 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ResTemp add_4bits.vhd(32) " "VHDL Process Statement warning at add_4bits.vhd(32): signal \"ResTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/add_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597600 "|top_entity|calculator4bits:calculette|add4bits:add0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ResTemp add_4bits.vhd(41) " "VHDL Process Statement warning at add_4bits.vhd(41): signal \"ResTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/add_4bits.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/add_4bits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597600 "|top_entity|calculator4bits:calculette|add4bits:add0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErorControlAdd calculator4bits:calculette\|ErorControlAdd:controlAdd " "Elaborating entity \"ErorControlAdd\" for hierarchy \"calculator4bits:calculette\|ErorControlAdd:controlAdd\"" {  } { { "src/calculette.vhd" "controlAdd" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597602 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErorSigne controlAdd.vhd(18) " "VHDL Process Statement warning at controlAdd.vhd(18): signal \"ErorSigne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/controlAdd.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597603 "|top_entity|calculator4bits:calculette|ErorControlAdd:controlAdd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErorOverFlow controlAdd.vhd(18) " "VHDL Process Statement warning at controlAdd.vhd(18): signal \"ErorOverFlow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/controlAdd.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597603 "|top_entity|calculator4bits:calculette|ErorControlAdd:controlAdd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErorOverFlow controlAdd.vhd(20) " "VHDL Process Statement warning at controlAdd.vhd(20): signal \"ErorOverFlow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/controlAdd.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597603 "|top_entity|calculator4bits:calculette|ErorControlAdd:controlAdd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ErorSigne controlAdd.vhd(13) " "VHDL Process Statement warning at controlAdd.vhd(13): inferring latch(es) for signal or variable \"ErorSigne\", which holds its previous value in one or more paths through the process" {  } { { "src/controlAdd.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1632904597603 "|top_entity|calculator4bits:calculette|ErorControlAdd:controlAdd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ErorSigne controlAdd.vhd(13) " "Inferred latch for \"ErorSigne\" at controlAdd.vhd(13)" {  } { { "src/controlAdd.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlAdd.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597604 "|top_entity|calculator4bits:calculette|ErorControlAdd:controlAdd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi4bits calculator4bits:calculette\|multi4bits:multi0 " "Elaborating entity \"multi4bits\" for hierarchy \"calculator4bits:calculette\|multi4bits:multi0\"" {  } { { "src/calculette.vhd" "multi0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErorControlMulti calculator4bits:calculette\|ErorControlMulti:controlMulti " "Elaborating entity \"ErorControlMulti\" for hierarchy \"calculator4bits:calculette\|ErorControlMulti:controlMulti\"" {  } { { "src/calculette.vhd" "controlMulti" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597608 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErorOverFlow controlMulti.vhd(23) " "VHDL Process Statement warning at controlMulti.vhd(23): signal \"ErorOverFlow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597609 "|top_entity|calculator4bits:calculette|ErorControlMulti:controlMulti"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ResSigne controlMulti.vhd(31) " "VHDL Process Statement warning at controlMulti.vhd(31): signal \"ResSigne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597609 "|top_entity|calculator4bits:calculette|ErorControlMulti:controlMulti"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErorSigne controlMulti.vhd(32) " "VHDL Process Statement warning at controlMulti.vhd(32): signal \"ErorSigne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597609 "|top_entity|calculator4bits:calculette|ErorControlMulti:controlMulti"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErorOverFlow controlMulti.vhd(32) " "VHDL Process Statement warning at controlMulti.vhd(32): signal \"ErorOverFlow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632904597609 "|top_entity|calculator4bits:calculette|ErorControlMulti:controlMulti"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ErorSigne controlMulti.vhd(18) " "VHDL Process Statement warning at controlMulti.vhd(18): inferring latch(es) for signal or variable \"ErorSigne\", which holds its previous value in one or more paths through the process" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1632904597610 "|top_entity|calculator4bits:calculette|ErorControlMulti:controlMulti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ErorSigne controlMulti.vhd(18) " "Inferred latch for \"ErorSigne\" at controlMulti.vhd(18)" {  } { { "src/controlMulti.vhd" "" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/controlMulti.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597610 "|top_entity|calculator4bits:calculette|ErorControlMulti:controlMulti"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_2 calculator4bits:calculette\|complement_2:cmplt2A0 " "Elaborating entity \"complement_2\" for hierarchy \"calculator4bits:calculette\|complement_2:cmplt2A0\"" {  } { { "src/calculette.vhd" "cmplt2A0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_1 calculator4bits:calculette\|complement_2:cmplt2A0\|complement_1:cmplt1 " "Elaborating entity \"complement_1\" for hierarchy \"calculator4bits:calculette\|complement_2:cmplt2A0\|complement_1:cmplt1\"" {  } { { "src/cmplt2.vhd" "cmplt1" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/cmplt2.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA calculator4bits:calculette\|CLA:CLA0 " "Elaborating entity \"CLA\" for hierarchy \"calculator4bits:calculette\|CLA:CLA0\"" {  } { { "src/calculette.vhd" "CLA0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choix_display calculator4bits:calculette\|choix_display:choix_d0 " "Elaborating entity \"choix_display\" for hierarchy \"calculator4bits:calculette\|choix_display:choix_d0\"" {  } { { "src/calculette.vhd" "choix_d0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separateur_diz_unit calculator4bits:calculette\|separateur_diz_unit:sepA " "Elaborating entity \"separateur_diz_unit\" for hierarchy \"calculator4bits:calculette\|separateur_diz_unit:sepA\"" {  } { { "src/calculette.vhd" "sepA" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_de10 calculator4bits:calculette\|hdmi_de10:hdmi_out0 " "Elaborating entity \"hdmi_de10\" for hierarchy \"calculator4bits:calculette\|hdmi_de10:hdmi_out0\"" {  } { { "src/calculette.vhd" "hdmi_out0" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "result_img calculator4bits:calculette\|hdmi_de10:hdmi_out0\|result_img:res_img A:behavioral " "Elaborating entity \"result_img\" using architecture \"A:behavioral\" for hierarchy \"calculator4bits:calculette\|hdmi_de10:hdmi_out0\|result_img:res_img\"" {  } { { "src/hdmi_de10.vhd" "res_img" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/hdmi_de10.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632904597699 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "TempHEX00\[6\] HEX0\[6\] " "Net \"TempHEX00\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_ir_receiver:IR\|HEX0\[6\] " "Net is fed by \"full_ir_receiver:IR\|HEX0\[6\]\"" {  } { { "src/full_ir_receiver.vhd" "HEX0\[6\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597778 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "calculator4bits:calculette\|HEX0\[6\] " "Net is fed by \"calculator4bits:calculette\|HEX0\[6\]\"" {  } { { "src/calculette.vhd" "HEX0\[6\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597778 ""}  } { { "src/top_entity.vhd" "TempHEX00\[6\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 43 -1 0 } } { "src/top_entity.vhd" "HEX0\[6\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632904597778 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "TempHEX00\[5\] HEX0\[5\] " "Net \"TempHEX00\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_ir_receiver:IR\|HEX0\[5\] " "Net is fed by \"full_ir_receiver:IR\|HEX0\[5\]\"" {  } { { "src/full_ir_receiver.vhd" "HEX0\[5\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "calculator4bits:calculette\|HEX0\[5\] " "Net is fed by \"calculator4bits:calculette\|HEX0\[5\]\"" {  } { { "src/calculette.vhd" "HEX0\[5\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""}  } { { "src/top_entity.vhd" "TempHEX00\[5\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 43 -1 0 } } { "src/top_entity.vhd" "HEX0\[5\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632904597779 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "TempHEX00\[4\] HEX0\[4\] " "Net \"TempHEX00\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_ir_receiver:IR\|HEX0\[4\] " "Net is fed by \"full_ir_receiver:IR\|HEX0\[4\]\"" {  } { { "src/full_ir_receiver.vhd" "HEX0\[4\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "calculator4bits:calculette\|HEX0\[4\] " "Net is fed by \"calculator4bits:calculette\|HEX0\[4\]\"" {  } { { "src/calculette.vhd" "HEX0\[4\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""}  } { { "src/top_entity.vhd" "TempHEX00\[4\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 43 -1 0 } } { "src/top_entity.vhd" "HEX0\[4\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632904597779 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "TempHEX00\[3\] HEX0\[3\] " "Net \"TempHEX00\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_ir_receiver:IR\|HEX0\[3\] " "Net is fed by \"full_ir_receiver:IR\|HEX0\[3\]\"" {  } { { "src/full_ir_receiver.vhd" "HEX0\[3\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "calculator4bits:calculette\|HEX0\[3\] " "Net is fed by \"calculator4bits:calculette\|HEX0\[3\]\"" {  } { { "src/calculette.vhd" "HEX0\[3\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""}  } { { "src/top_entity.vhd" "TempHEX00\[3\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 43 -1 0 } } { "src/top_entity.vhd" "HEX0\[3\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632904597779 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "TempHEX00\[2\] HEX0\[2\] " "Net \"TempHEX00\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_ir_receiver:IR\|HEX0\[2\] " "Net is fed by \"full_ir_receiver:IR\|HEX0\[2\]\"" {  } { { "src/full_ir_receiver.vhd" "HEX0\[2\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "calculator4bits:calculette\|HEX0\[2\] " "Net is fed by \"calculator4bits:calculette\|HEX0\[2\]\"" {  } { { "src/calculette.vhd" "HEX0\[2\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""}  } { { "src/top_entity.vhd" "TempHEX00\[2\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 43 -1 0 } } { "src/top_entity.vhd" "HEX0\[2\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632904597779 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "TempHEX00\[1\] HEX0\[1\] " "Net \"TempHEX00\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_ir_receiver:IR\|HEX0\[1\] " "Net is fed by \"full_ir_receiver:IR\|HEX0\[1\]\"" {  } { { "src/full_ir_receiver.vhd" "HEX0\[1\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "calculator4bits:calculette\|HEX0\[1\] " "Net is fed by \"calculator4bits:calculette\|HEX0\[1\]\"" {  } { { "src/calculette.vhd" "HEX0\[1\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""}  } { { "src/top_entity.vhd" "TempHEX00\[1\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 43 -1 0 } } { "src/top_entity.vhd" "HEX0\[1\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632904597779 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "TempHEX00\[0\] HEX0\[0\] " "Net \"TempHEX00\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_ir_receiver:IR\|HEX0\[0\] " "Net is fed by \"full_ir_receiver:IR\|HEX0\[0\]\"" {  } { { "src/full_ir_receiver.vhd" "HEX0\[0\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/full_ir_receiver.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "calculator4bits:calculette\|HEX0\[0\] " "Net is fed by \"calculator4bits:calculette\|HEX0\[0\]\"" {  } { { "src/calculette.vhd" "HEX0\[0\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/calculette.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632904597779 ""}  } { { "src/top_entity.vhd" "TempHEX00\[0\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 43 -1 0 } } { "src/top_entity.vhd" "HEX0\[0\]" { Text "C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/src/top_entity.vhd" 18 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632904597779 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632904597894 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 29 10:36:37 2021 " "Processing ended: Wed Sep 29 10:36:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632904597894 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632904597894 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632904597894 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904597894 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 23 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 23 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632904598479 ""}
