#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60e2511a6970 .scope module, "beam_tb" "beam_tb" 2 3;
 .timescale -9 -12;
v0x60e2511db300_0 .net "bfout", 17 0, v0x60e2511d9c20_0;  1 drivers
v0x60e2511db3e0_0 .var "clk", 0 0;
v0x60e2511db4a0_0 .net "debug_state", 1 0, L_0x60e251190ea0;  1 drivers
v0x60e2511db570_0 .var "reset", 0 0;
v0x60e2511db820_0 .var "start", 0 0;
S_0x60e251196110 .scope module, "top_mod" "top_bf" 2 30, 3 1 0, S_0x60e2511a6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /OUTPUT 18 "beamformed_output";
    .port_info 6 /OUTPUT 2 "debug_state";
P_0x60e251196dd0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x60e251196e10 .param/l "DONE" 1 3 21, C4<11>;
P_0x60e251196e50 .param/l "IDLE" 1 3 18, C4<00>;
P_0x60e251196e90 .param/l "MAX_DELAY" 0 3 4, +C4<00000000000000000000000100000000>;
P_0x60e251196ed0 .param/l "NUM_CHANNELS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x60e251196f10 .param/l "SUMMING" 1 3 20, C4<10>;
P_0x60e251196f50 .param/l "SUM_WIDTH" 0 3 5, +C4<000000000000000000000000000010010>;
P_0x60e251196f90 .param/l "WAIT_DELAY" 1 3 19, C4<01>;
L_0x60e251190ea0 .functor BUFZ 2, v0x60e2511daaa0_0, C4<00>, C4<00>, C4<00>;
L_0x60e25118cdf0 .functor BUFZ 1, L_0x60e2511efcb0, C4<0>, C4<0>, C4<0>;
v0x60e2511d9ee0_0 .net "beamformed_output", 17 0, v0x60e2511d9c20_0;  alias, 1 drivers
v0x60e2511d9fc0_0 .net "clk", 0 0, v0x60e2511db3e0_0;  1 drivers
v0x60e2511da270_0 .net "debug_state", 1 0, L_0x60e251190ea0;  alias, 1 drivers
v0x60e2511da340_0 .net "delayed_flat", 63 0, L_0x60e2511efa30;  1 drivers
v0x60e2511da400_0 .net "enable", 0 0, L_0x60e2511efcb0;  1 drivers
v0x60e2511da4f0_0 .net "inc_count", 0 0, L_0x60e25118cdf0;  1 drivers
v0x60e2511da590_0 .var "next_state", 1 0;
v0x60e2511da630_0 .net "ready", 0 0, v0x60e2511d7770_0;  1 drivers
v0x60e2511da700_0 .net "reset", 0 0, v0x60e2511db570_0;  1 drivers
v0x60e2511da830_0 .var "rf_data", 63 0;
v0x60e2511da900_0 .net "start", 0 0, v0x60e2511db820_0;  1 drivers
v0x60e2511da9d0_0 .var "start_sum", 0 0;
v0x60e2511daaa0_0 .var "state", 1 0;
v0x60e2511dab40_0 .var "sum_en", 0 0;
v0x60e2511dac10_0 .net "val1", 15 0, v0x60e2511d8bf0_0;  1 drivers
v0x60e2511dace0_0 .net "val2", 15 0, v0x60e2511d8d60_0;  1 drivers
v0x60e2511dadb0_0 .net "val3", 15 0, v0x60e2511d8e40_0;  1 drivers
v0x60e2511dae80_0 .net "val4", 15 0, v0x60e2511d8f20_0;  1 drivers
v0x60e2511daf50_0 .net "valid_b", 3 0, L_0x60e2511eea10;  1 drivers
v0x60e2511db020_0 .net "valid_bu", 0 0, L_0x60e2511efde0;  1 drivers
L_0x72ffe77525b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511db0c0_0 .net "x_f", 15 0, L_0x72ffe77525b8;  1 drivers
L_0x72ffe7752600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511db160_0 .net "z_f", 15 0, L_0x72ffe7752600;  1 drivers
E_0x60e25114d560/0 .event edge, v0x60e2511c43b0_0, v0x60e2511daaa0_0, v0x60e2511d78d0_0, v0x60e2511d7770_0;
E_0x60e25114d560/1 .event edge, v0x60e2511d7a70_0, v0x60e2511d8bf0_0, v0x60e2511d8d60_0, v0x60e2511d8e40_0;
E_0x60e25114d560/2 .event edge, v0x60e2511d8f20_0;
E_0x60e25114d560 .event/or E_0x60e25114d560/0, E_0x60e25114d560/1, E_0x60e25114d560/2;
L_0x60e2511efde0 .part L_0x60e2511eea10, 0, 1;
S_0x60e2511806a0 .scope module, "delay_ctrl" "delay_con" 3 58, 4 1 0, S_0x60e251196110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "din_flat";
    .port_info 6 /OUTPUT 64 "delayed_flat";
    .port_info 7 /OUTPUT 4 "valid_b";
    .port_info 8 /OUTPUT 1 "enable";
    .port_info 9 /OUTPUT 1 "ready";
P_0x60e2510c7cf0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x60e2510c7d30 .param/l "DONE" 1 4 28, +C4<00000000000000000000000000000110>;
P_0x60e2510c7d70 .param/l "IDLE" 1 4 27, +C4<00000000000000000000000000000000>;
P_0x60e2510c7db0 .param/l "INCREMENT" 1 4 28, +C4<00000000000000000000000000000101>;
P_0x60e2510c7df0 .param/l "LOAD_COORD" 1 4 27, +C4<00000000000000000000000000000001>;
P_0x60e2510c7e30 .param/l "MAX_DELAY" 0 4 4, +C4<00000000000000000000000100000000>;
P_0x60e2510c7e70 .param/l "NUM_CHANNELS" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x60e2510c7eb0 .param/l "START_CALC" 1 4 27, +C4<00000000000000000000000000000010>;
P_0x60e2510c7ef0 .param/l "STORE" 1 4 28, +C4<00000000000000000000000000000100>;
P_0x60e2510c7f30 .param/l "WAIT_VALID" 1 4 28, +C4<00000000000000000000000000000011>;
L_0x60e2511eea10 .functor BUFZ 4, L_0x60e2511ef7d0, C4<0000>, C4<0000>, C4<0000>;
v0x60e2511d6d70_0 .var "calc_start", 0 0;
v0x60e2511d6e10_0 .var "channel_idx", 1 0;
v0x60e2511d6f00_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511d6fd0 .array "delay_values", 3 0;
v0x60e2511d6fd0_0 .net v0x60e2511d6fd0 0, 7 0, v0x60e2511c4bb0_0; 1 drivers
v0x60e2511d6fd0_1 .net v0x60e2511d6fd0 1, 7 0, v0x60e2511c7d50_0; 1 drivers
v0x60e2511d6fd0_2 .net v0x60e2511d6fd0 2, 7 0, v0x60e2511cb1a0_0; 1 drivers
v0x60e2511d6fd0_3 .net v0x60e2511d6fd0 3, 7 0, v0x60e2511ce780_0; 1 drivers
v0x60e2511d7190_0 .net "delayed_flat", 63 0, L_0x60e2511efa30;  alias, 1 drivers
v0x60e2511d72a0_0 .net "din_flat", 63 0, v0x60e2511da830_0;  1 drivers
v0x60e2511d7380_0 .net "done", 3 0, L_0x60e2511dbeb0;  1 drivers
v0x60e2511d7460_0 .net "enable", 0 0, L_0x60e2511efcb0;  alias, 1 drivers
v0x60e2511d7520_0 .var "enable_buff", 3 0;
v0x60e2511d7690_0 .var "next_state", 2 0;
v0x60e2511d7770_0 .var "ready", 0 0;
v0x60e2511d7830_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511d78d0_0 .net "start", 0 0, v0x60e2511db820_0;  alias, 1 drivers
v0x60e2511d7990_0 .var "state", 2 0;
v0x60e2511d7a70_0 .net "valid_b", 3 0, L_0x60e2511eea10;  alias, 1 drivers
v0x60e2511d7b50_0 .net "valid_buff", 3 0, L_0x60e2511ef7d0;  1 drivers
v0x60e2511d7c30_0 .net "x_f", 15 0, L_0x72ffe77525b8;  alias, 1 drivers
v0x60e2511d7e00_0 .net "x_i", 15 0, v0x60e251184890_0;  1 drivers
v0x60e2511d7ec0 .array "x_ic", 3 0, 15 0;
v0x60e2511d7f90_0 .net "z_f", 15 0, L_0x72ffe7752600;  alias, 1 drivers
v0x60e2511d80c0_0 .net "z_i", 15 0, v0x60e251180310_0;  1 drivers
v0x60e2511d8190 .array "z_ic", 3 0, 15 0;
E_0x60e2510eba70/0 .event edge, v0x60e2511d7990_0, v0x60e2511d78d0_0, v0x60e25118cf60_0, v0x60e2511d7380_0;
E_0x60e2510eba70/1 .event edge, v0x60e251184890_0, v0x60e251180310_0;
E_0x60e2510eba70 .event/or E_0x60e2510eba70/0, E_0x60e2510eba70/1;
L_0x60e2511dbeb0 .concat8 [ 1 1 1 1], v0x60e2511c4c90_0, v0x60e2511c7e30_0, v0x60e2511cb280_0, v0x60e2511ce860_0;
L_0x60e2511dc9c0 .part v0x60e2511d7520_0, 0, 1;
L_0x60e2511dca60 .part v0x60e2511d7520_0, 0, 1;
L_0x60e2511dcb50 .part v0x60e2511da830_0, 0, 16;
L_0x60e2511ed7e0 .part v0x60e2511d7520_0, 1, 1;
L_0x60e2511ed880 .part v0x60e2511d7520_0, 1, 1;
L_0x60e2511ed9f0 .part v0x60e2511da830_0, 16, 16;
L_0x60e2511ee510 .part v0x60e2511d7520_0, 2, 1;
L_0x60e2511ee600 .part v0x60e2511d7520_0, 2, 1;
L_0x60e2511ee6a0 .part v0x60e2511da830_0, 32, 16;
L_0x60e2511ef290 .part v0x60e2511d7520_0, 3, 1;
L_0x60e2511ef330 .part v0x60e2511d7520_0, 3, 1;
L_0x60e2511ef550 .part v0x60e2511da830_0, 48, 16;
L_0x60e2511ef7d0 .concat8 [ 1 1 1 1], L_0x60e2511dc830, L_0x60e2511ed6a0, L_0x60e2511ee380, L_0x60e2511ef100;
L_0x60e2511efa30 .concat8 [ 16 16 16 16], L_0x60e2511dc110, L_0x60e2511ecf50, L_0x60e2511edcc0, L_0x60e2511ef4e0;
L_0x60e2511efcb0 .reduce/and v0x60e2511d7520_0;
S_0x60e251180940 .scope module, "coord_inst" "coord_rom" 4 82, 5 1 0, S_0x60e2511806a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "z_out";
P_0x60e2511a9800 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x60e2511a9840 .param/l "NUM_CHANNELS" 0 5 2, +C4<00000000000000000000000000000100>;
v0x60e25118cf60_0 .net "addr", 1 0, v0x60e2511d6e10_0;  1 drivers
v0x60e251188940_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e251184890_0 .var "x_out", 15 0;
v0x60e251184930 .array "x_rom", 3 0, 15 0;
v0x60e251180310_0 .var "z_out", 15 0;
v0x60e25117c260 .array "z_rom", 3 0, 15 0;
v0x60e251184930_0 .array/port v0x60e251184930, 0;
v0x60e251184930_1 .array/port v0x60e251184930, 1;
v0x60e251184930_2 .array/port v0x60e251184930, 2;
E_0x60e251191520/0 .event edge, v0x60e25118cf60_0, v0x60e251184930_0, v0x60e251184930_1, v0x60e251184930_2;
v0x60e251184930_3 .array/port v0x60e251184930, 3;
v0x60e25117c260_0 .array/port v0x60e25117c260, 0;
v0x60e25117c260_1 .array/port v0x60e25117c260, 1;
v0x60e25117c260_2 .array/port v0x60e25117c260, 2;
E_0x60e251191520/1 .event edge, v0x60e251184930_3, v0x60e25117c260_0, v0x60e25117c260_1, v0x60e25117c260_2;
v0x60e25117c260_3 .array/port v0x60e25117c260, 3;
E_0x60e251191520/2 .event edge, v0x60e25117c260_3;
E_0x60e251191520 .event/or E_0x60e251191520/0, E_0x60e251191520/1, E_0x60e251191520/2;
S_0x60e251188cd0 .scope generate, "delay_calc_arr[0]" "delay_calc_arr[0]" 4 92, 4 92 0, S_0x60e2511806a0;
 .timescale 0 0;
P_0x60e2511c3290 .param/l "j" 0 4 92, +C4<00>;
S_0x60e251188f70 .scope module, "delay_calc_inst" "delay_calc" 4 93, 6 1 0, S_0x60e251188cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x60e2510c9c40 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x60e2510c9c80 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x60e2510c9cc0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x60e2510c9d00 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x60e2510c9d40 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x60e2510c9d80 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x60e2510c9dc0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x60e2511847c0 .functor BUFZ 4, v0x60e2511c5550_0, C4<0000>, C4<0000>, C4<0000>;
v0x60e2511c4990_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511c4a50_0 .net "csv", 3 0, L_0x60e251188870;  1 drivers
v0x60e2511c4b10_0 .net "debug_state", 3 0, L_0x60e2511847c0;  1 drivers
v0x60e2511c4bb0_0 .var "delay_out", 7 0;
v0x60e2511c4c90_0 .var "done", 0 0;
v0x60e2511c4da0_0 .var "dx", 15 0;
v0x60e2511c4e80_0 .var "dx2", 31 0;
v0x60e2511c4f60_0 .var "dz", 15 0;
v0x60e2511c5040_0 .var "dz2", 31 0;
v0x60e2511c51b0_0 .var "enable", 0 0;
v0x60e2511c5250_0 .var "next_state", 3 0;
v0x60e2511c5310_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511c53e0_0 .net "sqrt_out", 15 0, v0x60e2511c3f20_0;  1 drivers
v0x60e2511c54b0_0 .net "start", 0 0, v0x60e2511d6d70_0;  1 drivers
v0x60e2511c5550_0 .var "state", 3 0;
v0x60e2511c5630_0 .var "sum_sq", 31 0;
v0x60e2511c5720_0 .net "valid", 0 0, v0x60e2511c4630_0;  1 drivers
v0x60e2511c57f0_0 .net "x_f", 15 0, L_0x72ffe77525b8;  alias, 1 drivers
v0x60e2511d7ec0_0 .array/port v0x60e2511d7ec0, 0;
v0x60e2511c5890_0 .net "x_i", 15 0, v0x60e2511d7ec0_0;  1 drivers
v0x60e2511c5970_0 .net "z_f", 15 0, L_0x72ffe7752600;  alias, 1 drivers
v0x60e2511d8190_0 .array/port v0x60e2511d8190, 0;
v0x60e2511c5a50_0 .net "z_i", 15 0, v0x60e2511d8190_0;  1 drivers
E_0x60e251191750 .event posedge, v0x60e251188940_0;
E_0x60e25119c4b0 .event edge, v0x60e2511c5550_0, v0x60e2511c54b0_0, v0x60e2511c4630_0;
S_0x60e251191300 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x60e251188f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x60e2510c99d0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x60e2510c9a10 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x60e2510c9a50 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x60e2510c9a90 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x60e2510c9ad0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x60e2510c9b10 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x60e2510c9b50 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x60e251188870 .functor BUFZ 4, v0x60e2511c4470_0, C4<0000>, C4<0000>, C4<0000>;
v0x60e25117c300_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511c3d70_0 .net "cstate", 3 0, L_0x60e251188870;  alias, 1 drivers
v0x60e2511c3e30_0 .net "din", 31 0, v0x60e2511c5630_0;  1 drivers
v0x60e2511c3f20_0 .var "dout", 15 0;
v0x60e2511c4000_0 .net "enable", 0 0, v0x60e2511c51b0_0;  1 drivers
v0x60e2511c4110_0 .var "iter", 3 0;
v0x60e2511c41f0_0 .var "next_state", 3 0;
v0x60e2511c42d0_0 .var "quotient", 15 0;
v0x60e2511c43b0_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511c4470_0 .var "state", 3 0;
v0x60e2511c4550_0 .var "sum", 16 0;
v0x60e2511c4630_0 .var "valid", 0 0;
v0x60e2511c46f0_0 .var "y_curr", 15 0;
v0x60e2511c47d0_0 .var "y_next", 15 0;
E_0x60e2511af8d0 .event posedge, v0x60e2511c43b0_0, v0x60e251188940_0;
E_0x60e2511afd20 .event edge, v0x60e2511c4470_0, v0x60e2511c4110_0;
S_0x60e2511810d0 .scope generate, "delay_calc_arr[1]" "delay_calc_arr[1]" 4 92, 4 92 0, S_0x60e2511806a0;
 .timescale 0 0;
P_0x60e2511c5d20 .param/l "j" 0 4 92, +C4<01>;
S_0x60e251189700 .scope module, "delay_calc_inst" "delay_calc" 4 93, 6 1 0, S_0x60e2511810d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x60e2511c5e30 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x60e2511c5e70 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x60e2511c5eb0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x60e2511c5ef0 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x60e2511c5f30 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x60e2511c5f70 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x60e2511c5fb0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x60e25117c190 .functor BUFZ 4, v0x60e2511c86c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x60e2511c7aa0_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511c7bf0_0 .net "csv", 3 0, L_0x60e251180240;  1 drivers
v0x60e2511c7cb0_0 .net "debug_state", 3 0, L_0x60e25117c190;  1 drivers
v0x60e2511c7d50_0 .var "delay_out", 7 0;
v0x60e2511c7e30_0 .var "done", 0 0;
v0x60e2511c7ef0_0 .var "dx", 15 0;
v0x60e2511c7fd0_0 .var "dx2", 31 0;
v0x60e2511c80b0_0 .var "dz", 15 0;
v0x60e2511c8190_0 .var "dz2", 31 0;
v0x60e2511c8300_0 .var "enable", 0 0;
v0x60e2511c83a0_0 .var "next_state", 3 0;
v0x60e2511c8460_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511c8500_0 .net "sqrt_out", 15 0, v0x60e2511c7010_0;  1 drivers
v0x60e2511c85f0_0 .net "start", 0 0, v0x60e2511d6d70_0;  alias, 1 drivers
v0x60e2511c86c0_0 .var "state", 3 0;
v0x60e2511c8760_0 .var "sum_sq", 31 0;
v0x60e2511c8850_0 .net "valid", 0 0, v0x60e2511c7700_0;  1 drivers
v0x60e2511c8920_0 .net "x_f", 15 0, L_0x72ffe77525b8;  alias, 1 drivers
v0x60e2511d7ec0_1 .array/port v0x60e2511d7ec0, 1;
v0x60e2511c89f0_0 .net "x_i", 15 0, v0x60e2511d7ec0_1;  1 drivers
v0x60e2511c8a90_0 .net "z_f", 15 0, L_0x72ffe7752600;  alias, 1 drivers
v0x60e2511d8190_1 .array/port v0x60e2511d8190, 1;
v0x60e2511c8b80_0 .net "z_i", 15 0, v0x60e2511d8190_1;  1 drivers
E_0x60e2511a1840 .event edge, v0x60e2511c86c0_0, v0x60e2511c54b0_0, v0x60e2511c7700_0;
S_0x60e2511c64c0 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x60e251189700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x60e2511c66c0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x60e2511c6700 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x60e2511c6740 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x60e2511c6780 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x60e2511c67c0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x60e2511c6800 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x60e2511c6840 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x60e251180240 .functor BUFZ 4, v0x60e2511c7540_0, C4<0000>, C4<0000>, C4<0000>;
v0x60e2511c6d80_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511c6e40_0 .net "cstate", 3 0, L_0x60e251180240;  alias, 1 drivers
v0x60e2511c6f20_0 .net "din", 31 0, v0x60e2511c8760_0;  1 drivers
v0x60e2511c7010_0 .var "dout", 15 0;
v0x60e2511c70f0_0 .net "enable", 0 0, v0x60e2511c8300_0;  1 drivers
v0x60e2511c7200_0 .var "iter", 3 0;
v0x60e2511c72e0_0 .var "next_state", 3 0;
v0x60e2511c73c0_0 .var "quotient", 15 0;
v0x60e2511c74a0_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511c7540_0 .var "state", 3 0;
v0x60e2511c7620_0 .var "sum", 16 0;
v0x60e2511c7700_0 .var "valid", 0 0;
v0x60e2511c77c0_0 .var "y_curr", 15 0;
v0x60e2511c78a0_0 .var "y_next", 15 0;
E_0x60e2511c6d00 .event edge, v0x60e2511c7540_0, v0x60e2511c7200_0;
S_0x60e2511c8de0 .scope generate, "delay_calc_arr[2]" "delay_calc_arr[2]" 4 92, 4 92 0, S_0x60e2511806a0;
 .timescale 0 0;
P_0x60e2511c8f90 .param/l "j" 0 4 92, +C4<010>;
S_0x60e2511c9070 .scope module, "delay_calc_inst" "delay_calc" 4 93, 6 1 0, S_0x60e2511c8de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x60e2511c9250 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x60e2511c9290 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x60e2511c92d0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x60e2511c9310 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x60e2511c9350 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x60e2511c9390 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x60e2511c93d0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x60e2511dbc10 .functor BUFZ 4, v0x60e2511cbae0_0, C4<0000>, C4<0000>, C4<0000>;
v0x60e2511caf50_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511cb010_0 .net "csv", 3 0, L_0x60e2511dbb50;  1 drivers
v0x60e2511cb0d0_0 .net "debug_state", 3 0, L_0x60e2511dbc10;  1 drivers
v0x60e2511cb1a0_0 .var "delay_out", 7 0;
v0x60e2511cb280_0 .var "done", 0 0;
v0x60e2511cb340_0 .var "dx", 15 0;
v0x60e2511cb420_0 .var "dx2", 31 0;
v0x60e2511cb500_0 .var "dz", 15 0;
v0x60e2511cb5e0_0 .var "dz2", 31 0;
v0x60e2511cb750_0 .var "enable", 0 0;
v0x60e2511cb7f0_0 .var "next_state", 3 0;
v0x60e2511cb8b0_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511cb950_0 .net "sqrt_out", 15 0, v0x60e2511ca430_0;  1 drivers
v0x60e2511cba40_0 .net "start", 0 0, v0x60e2511d6d70_0;  alias, 1 drivers
v0x60e2511cbae0_0 .var "state", 3 0;
v0x60e2511cbba0_0 .var "sum_sq", 31 0;
v0x60e2511cbc60_0 .net "valid", 0 0, v0x60e2511cabb0_0;  1 drivers
v0x60e2511cbe40_0 .net "x_f", 15 0, L_0x72ffe77525b8;  alias, 1 drivers
v0x60e2511d7ec0_2 .array/port v0x60e2511d7ec0, 2;
v0x60e2511cbee0_0 .net "x_i", 15 0, v0x60e2511d7ec0_2;  1 drivers
v0x60e2511cbfa0_0 .net "z_f", 15 0, L_0x72ffe7752600;  alias, 1 drivers
v0x60e2511d8190_2 .array/port v0x60e2511d8190, 2;
v0x60e2511cc0b0_0 .net "z_i", 15 0, v0x60e2511d8190_2;  1 drivers
E_0x60e2511c6c10 .event edge, v0x60e2511cbae0_0, v0x60e2511c54b0_0, v0x60e2511cabb0_0;
S_0x60e2511c98e0 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x60e2511c9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x60e2511c9ae0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x60e2511c9b20 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x60e2511c9b60 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x60e2511c9ba0 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x60e2511c9be0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x60e2511c9c20 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x60e2511c9c60 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x60e2511dbb50 .functor BUFZ 4, v0x60e2511ca9f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x60e2511ca1a0_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511ca260_0 .net "cstate", 3 0, L_0x60e2511dbb50;  alias, 1 drivers
v0x60e2511ca340_0 .net "din", 31 0, v0x60e2511cbba0_0;  1 drivers
v0x60e2511ca430_0 .var "dout", 15 0;
v0x60e2511ca510_0 .net "enable", 0 0, v0x60e2511cb750_0;  1 drivers
v0x60e2511ca620_0 .var "iter", 3 0;
v0x60e2511ca700_0 .var "next_state", 3 0;
v0x60e2511ca7e0_0 .var "quotient", 15 0;
v0x60e2511ca8c0_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511ca9f0_0 .var "state", 3 0;
v0x60e2511caad0_0 .var "sum", 16 0;
v0x60e2511cabb0_0 .var "valid", 0 0;
v0x60e2511cac70_0 .var "y_curr", 15 0;
v0x60e2511cad50_0 .var "y_next", 15 0;
E_0x60e2511ca120 .event edge, v0x60e2511ca9f0_0, v0x60e2511ca620_0;
S_0x60e2511cc330 .scope generate, "delay_calc_arr[3]" "delay_calc_arr[3]" 4 92, 4 92 0, S_0x60e2511806a0;
 .timescale 0 0;
P_0x60e2511cc580 .param/l "j" 0 4 92, +C4<011>;
S_0x60e2511cc660 .scope module, "delay_calc_inst" "delay_calc" 4 93, 6 1 0, S_0x60e2511cc330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x60e2511cc840 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x60e2511cc880 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x60e2511cc8c0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x60e2511cc900 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x60e2511cc940 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x60e2511cc980 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x60e2511cc9c0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x60e2511dbdc0 .functor BUFZ 4, v0x60e2511cf030_0, C4<0000>, C4<0000>, C4<0000>;
v0x60e2511ce420_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511ce5f0_0 .net "csv", 3 0, L_0x60e2511dbd00;  1 drivers
v0x60e2511ce6b0_0 .net "debug_state", 3 0, L_0x60e2511dbdc0;  1 drivers
v0x60e2511ce780_0 .var "delay_out", 7 0;
v0x60e2511ce860_0 .var "done", 0 0;
v0x60e2511ce920_0 .var "dx", 15 0;
v0x60e2511cea00_0 .var "dx2", 31 0;
v0x60e2511ceae0_0 .var "dz", 15 0;
v0x60e2511cebc0_0 .var "dz2", 31 0;
v0x60e2511ceca0_0 .var "enable", 0 0;
v0x60e2511ced40_0 .var "next_state", 3 0;
v0x60e2511cee00_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511ceea0_0 .net "sqrt_out", 15 0, v0x60e2511cd990_0;  1 drivers
v0x60e2511cef90_0 .net "start", 0 0, v0x60e2511d6d70_0;  alias, 1 drivers
v0x60e2511cf030_0 .var "state", 3 0;
v0x60e2511cf0f0_0 .var "sum_sq", 31 0;
v0x60e2511cf1e0_0 .net "valid", 0 0, v0x60e2511ce080_0;  1 drivers
v0x60e2511cf3c0_0 .net "x_f", 15 0, L_0x72ffe77525b8;  alias, 1 drivers
v0x60e2511d7ec0_3 .array/port v0x60e2511d7ec0, 3;
v0x60e2511cf460_0 .net "x_i", 15 0, v0x60e2511d7ec0_3;  1 drivers
v0x60e2511cf520_0 .net "z_f", 15 0, L_0x72ffe7752600;  alias, 1 drivers
v0x60e2511d8190_3 .array/port v0x60e2511d8190, 3;
v0x60e2511cf5e0_0 .net "z_i", 15 0, v0x60e2511d8190_3;  1 drivers
E_0x60e2511ca030 .event edge, v0x60e2511cf030_0, v0x60e2511c54b0_0, v0x60e2511ce080_0;
S_0x60e2511cce40 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x60e2511cc660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x60e2511cd040 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x60e2511cd080 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x60e2511cd0c0 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x60e2511cd100 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x60e2511cd140 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x60e2511cd180 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x60e2511cd1c0 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x60e2511dbd00 .functor BUFZ 4, v0x60e2511cdec0_0, C4<0000>, C4<0000>, C4<0000>;
v0x60e2511cd700_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511cd7c0_0 .net "cstate", 3 0, L_0x60e2511dbd00;  alias, 1 drivers
v0x60e2511cd8a0_0 .net "din", 31 0, v0x60e2511cf0f0_0;  1 drivers
v0x60e2511cd990_0 .var "dout", 15 0;
v0x60e2511cda70_0 .net "enable", 0 0, v0x60e2511ceca0_0;  1 drivers
v0x60e2511cdb80_0 .var "iter", 3 0;
v0x60e2511cdc60_0 .var "next_state", 3 0;
v0x60e2511cdd40_0 .var "quotient", 15 0;
v0x60e2511cde20_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511cdec0_0 .var "state", 3 0;
v0x60e2511cdfa0_0 .var "sum", 16 0;
v0x60e2511ce080_0 .var "valid", 0 0;
v0x60e2511ce140_0 .var "y_curr", 15 0;
v0x60e2511ce220_0 .var "y_next", 15 0;
E_0x60e2511cd680 .event edge, v0x60e2511cdec0_0, v0x60e2511cdb80_0;
S_0x60e2511cf860 .scope generate, "sample_array[0]" "sample_array[0]" 4 110, 4 110 0, S_0x60e2511806a0;
 .timescale 0 0;
P_0x60e2511cfa10 .param/l "i" 0 4 110, +C4<00>;
L_0x60e2511dc110 .functor BUFZ 16, L_0x60e2511dc570, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x60e2511d11f0_0 .net *"_ivl_1", 0 0, L_0x60e2511dca60;  1 drivers
v0x60e2511d12f0_0 .net *"_ivl_2", 15 0, L_0x60e2511dcb50;  1 drivers
L_0x72ffe7752138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511d13d0_0 .net/2u *"_ivl_3", 15 0, L_0x72ffe7752138;  1 drivers
v0x60e2511d14c0_0 .net *"_ivl_9", 15 0, L_0x60e2511dc110;  1 drivers
v0x60e2511d15a0_0 .net "dout_i", 15 0, L_0x60e2511dc570;  1 drivers
L_0x60e2511eccd0 .functor MUXZ 16, L_0x72ffe7752138, L_0x60e2511dcb50, L_0x60e2511dca60, C4<>;
S_0x60e2511cfaf0 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x60e2511cf860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x60e2511cfcd0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x60e2511cfd10 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x60e2511cfd50 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x72ffe7752060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60e2511cffd0_0 .net *"_ivl_11", 1 0, L_0x72ffe7752060;  1 drivers
v0x60e2511d00d0_0 .net *"_ivl_14", 0 0, L_0x60e2511dc700;  1 drivers
L_0x72ffe77520a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e2511d0190_0 .net/2u *"_ivl_16", 0 0, L_0x72ffe77520a8;  1 drivers
L_0x72ffe77520f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e2511d0280_0 .net/2u *"_ivl_18", 0 0, L_0x72ffe77520f0;  1 drivers
L_0x72ffe7752018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511d0360_0 .net/2u *"_ivl_2", 7 0, L_0x72ffe7752018;  1 drivers
v0x60e2511d0490_0 .net *"_ivl_4", 0 0, L_0x60e2511dc210;  1 drivers
v0x60e2511d0550_0 .net *"_ivl_6", 15 0, L_0x60e2511dc2e0;  1 drivers
v0x60e2511d0630_0 .net *"_ivl_8", 9 0, L_0x60e2511dc3b0;  1 drivers
v0x60e2511d0710 .array "buffer", 255 0, 15 0;
v0x60e2511d07d0_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511d0870_0 .net "delay", 7 0, v0x60e2511c4bb0_0;  alias, 1 drivers
v0x60e2511d0930_0 .net "din", 15 0, L_0x60e2511eccd0;  1 drivers
v0x60e2511d09f0_0 .net "dout", 15 0, L_0x60e2511dc570;  alias, 1 drivers
v0x60e2511d0ad0_0 .net "enable", 0 0, L_0x60e2511dc9c0;  1 drivers
v0x60e2511d0b90_0 .net "read_ptr", 7 0, L_0x60e2511dc070;  1 drivers
v0x60e2511d0c70_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511d0e20_0 .net "valid", 0 0, L_0x60e2511dc830;  1 drivers
v0x60e2511d0ff0_0 .var "write_ptr", 7 0;
L_0x60e2511dc070 .arith/sub 8, v0x60e2511d0ff0_0, v0x60e2511c4bb0_0;
L_0x60e2511dc210 .cmp/eq 8, v0x60e2511c4bb0_0, L_0x72ffe7752018;
L_0x60e2511dc2e0 .array/port v0x60e2511d0710, L_0x60e2511dc3b0;
L_0x60e2511dc3b0 .concat [ 8 2 0 0], L_0x60e2511dc070, L_0x72ffe7752060;
L_0x60e2511dc570 .functor MUXZ 16, L_0x60e2511dc2e0, L_0x60e2511eccd0, L_0x60e2511dc210, C4<>;
L_0x60e2511dc700 .cmp/ge 8, v0x60e2511d0ff0_0, v0x60e2511c4bb0_0;
L_0x60e2511dc830 .functor MUXZ 1, L_0x72ffe77520f0, L_0x72ffe77520a8, L_0x60e2511dc700, C4<>;
S_0x60e2511d1660 .scope generate, "sample_array[1]" "sample_array[1]" 4 110, 4 110 0, S_0x60e2511806a0;
 .timescale 0 0;
P_0x60e2511d1840 .param/l "i" 0 4 110, +C4<01>;
L_0x60e2511ecf50 .functor BUFZ 16, L_0x60e2511ed350, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x60e2511d2f10_0 .net *"_ivl_1", 0 0, L_0x60e2511ed880;  1 drivers
v0x60e2511d3010_0 .net *"_ivl_2", 15 0, L_0x60e2511ed9f0;  1 drivers
L_0x72ffe77522a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511d30f0_0 .net/2u *"_ivl_3", 15 0, L_0x72ffe77522a0;  1 drivers
v0x60e2511d31e0_0 .net *"_ivl_9", 15 0, L_0x60e2511ecf50;  1 drivers
v0x60e2511d32c0_0 .net "dout_i", 15 0, L_0x60e2511ed350;  1 drivers
L_0x60e2511eda90 .functor MUXZ 16, L_0x72ffe77522a0, L_0x60e2511ed9f0, L_0x60e2511ed880, C4<>;
S_0x60e2511d1920 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x60e2511d1660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x60e2511d1b00 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x60e2511d1b40 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x60e2511d1b80 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x72ffe77521c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60e2511d1e00_0 .net *"_ivl_11", 1 0, L_0x72ffe77521c8;  1 drivers
v0x60e2511d1f00_0 .net *"_ivl_14", 0 0, L_0x60e2511ed4e0;  1 drivers
L_0x72ffe7752210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e2511d1fc0_0 .net/2u *"_ivl_16", 0 0, L_0x72ffe7752210;  1 drivers
L_0x72ffe7752258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e2511d20b0_0 .net/2u *"_ivl_18", 0 0, L_0x72ffe7752258;  1 drivers
L_0x72ffe7752180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511d2190_0 .net/2u *"_ivl_2", 7 0, L_0x72ffe7752180;  1 drivers
v0x60e2511d22c0_0 .net *"_ivl_4", 0 0, L_0x60e2511ecfc0;  1 drivers
v0x60e2511d2380_0 .net *"_ivl_6", 15 0, L_0x60e2511ed0f0;  1 drivers
v0x60e2511d2460_0 .net *"_ivl_8", 9 0, L_0x60e2511ed190;  1 drivers
v0x60e2511d2540 .array "buffer", 255 0, 15 0;
v0x60e2511d2600_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511d26a0_0 .net "delay", 7 0, v0x60e2511c7d50_0;  alias, 1 drivers
v0x60e2511d2760_0 .net "din", 15 0, L_0x60e2511eda90;  1 drivers
v0x60e2511d2820_0 .net "dout", 15 0, L_0x60e2511ed350;  alias, 1 drivers
v0x60e2511d2900_0 .net "enable", 0 0, L_0x60e2511ed7e0;  1 drivers
v0x60e2511d29c0_0 .net "read_ptr", 7 0, L_0x60e2511eceb0;  1 drivers
v0x60e2511d2aa0_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511d2b40_0 .net "valid", 0 0, L_0x60e2511ed6a0;  1 drivers
v0x60e2511d2d10_0 .var "write_ptr", 7 0;
L_0x60e2511eceb0 .arith/sub 8, v0x60e2511d2d10_0, v0x60e2511c7d50_0;
L_0x60e2511ecfc0 .cmp/eq 8, v0x60e2511c7d50_0, L_0x72ffe7752180;
L_0x60e2511ed0f0 .array/port v0x60e2511d2540, L_0x60e2511ed190;
L_0x60e2511ed190 .concat [ 8 2 0 0], L_0x60e2511eceb0, L_0x72ffe77521c8;
L_0x60e2511ed350 .functor MUXZ 16, L_0x60e2511ed0f0, L_0x60e2511eda90, L_0x60e2511ecfc0, C4<>;
L_0x60e2511ed4e0 .cmp/ge 8, v0x60e2511d2d10_0, v0x60e2511c7d50_0;
L_0x60e2511ed6a0 .functor MUXZ 1, L_0x72ffe7752258, L_0x72ffe7752210, L_0x60e2511ed4e0, C4<>;
S_0x60e2511d3380 .scope generate, "sample_array[2]" "sample_array[2]" 4 110, 4 110 0, S_0x60e2511806a0;
 .timescale 0 0;
P_0x60e2511d3560 .param/l "i" 0 4 110, +C4<010>;
L_0x60e2511edcc0 .functor BUFZ 16, L_0x60e2511ee0c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x60e2511d4c30_0 .net *"_ivl_1", 0 0, L_0x60e2511ee600;  1 drivers
v0x60e2511d4d30_0 .net *"_ivl_2", 15 0, L_0x60e2511ee6a0;  1 drivers
L_0x72ffe7752408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511d4e10_0 .net/2u *"_ivl_3", 15 0, L_0x72ffe7752408;  1 drivers
v0x60e2511d4f00_0 .net *"_ivl_9", 15 0, L_0x60e2511edcc0;  1 drivers
v0x60e2511d4fe0_0 .net "dout_i", 15 0, L_0x60e2511ee0c0;  1 drivers
L_0x60e2511ee830 .functor MUXZ 16, L_0x72ffe7752408, L_0x60e2511ee6a0, L_0x60e2511ee600, C4<>;
S_0x60e2511d3640 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x60e2511d3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x60e2511d3820 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x60e2511d3860 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x60e2511d38a0 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x72ffe7752330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60e2511d3b20_0 .net *"_ivl_11", 1 0, L_0x72ffe7752330;  1 drivers
v0x60e2511d3c20_0 .net *"_ivl_14", 0 0, L_0x60e2511ee250;  1 drivers
L_0x72ffe7752378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e2511d3ce0_0 .net/2u *"_ivl_16", 0 0, L_0x72ffe7752378;  1 drivers
L_0x72ffe77523c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e2511d3dd0_0 .net/2u *"_ivl_18", 0 0, L_0x72ffe77523c0;  1 drivers
L_0x72ffe77522e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511d3eb0_0 .net/2u *"_ivl_2", 7 0, L_0x72ffe77522e8;  1 drivers
v0x60e2511d3fe0_0 .net *"_ivl_4", 0 0, L_0x60e2511edd30;  1 drivers
v0x60e2511d40a0_0 .net *"_ivl_6", 15 0, L_0x60e2511ede60;  1 drivers
v0x60e2511d4180_0 .net *"_ivl_8", 9 0, L_0x60e2511edf00;  1 drivers
v0x60e2511d4260 .array "buffer", 255 0, 15 0;
v0x60e2511d4320_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511d43c0_0 .net "delay", 7 0, v0x60e2511cb1a0_0;  alias, 1 drivers
v0x60e2511d4480_0 .net "din", 15 0, L_0x60e2511ee830;  1 drivers
v0x60e2511d4540_0 .net "dout", 15 0, L_0x60e2511ee0c0;  alias, 1 drivers
v0x60e2511d4620_0 .net "enable", 0 0, L_0x60e2511ee510;  1 drivers
v0x60e2511d46e0_0 .net "read_ptr", 7 0, L_0x60e2511edc20;  1 drivers
v0x60e2511d47c0_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511d4860_0 .net "valid", 0 0, L_0x60e2511ee380;  1 drivers
v0x60e2511d4a30_0 .var "write_ptr", 7 0;
L_0x60e2511edc20 .arith/sub 8, v0x60e2511d4a30_0, v0x60e2511cb1a0_0;
L_0x60e2511edd30 .cmp/eq 8, v0x60e2511cb1a0_0, L_0x72ffe77522e8;
L_0x60e2511ede60 .array/port v0x60e2511d4260, L_0x60e2511edf00;
L_0x60e2511edf00 .concat [ 8 2 0 0], L_0x60e2511edc20, L_0x72ffe7752330;
L_0x60e2511ee0c0 .functor MUXZ 16, L_0x60e2511ede60, L_0x60e2511ee830, L_0x60e2511edd30, C4<>;
L_0x60e2511ee250 .cmp/ge 8, v0x60e2511d4a30_0, v0x60e2511cb1a0_0;
L_0x60e2511ee380 .functor MUXZ 1, L_0x72ffe77523c0, L_0x72ffe7752378, L_0x60e2511ee250, C4<>;
S_0x60e2511d50a0 .scope generate, "sample_array[3]" "sample_array[3]" 4 110, 4 110 0, S_0x60e2511806a0;
 .timescale 0 0;
P_0x60e2511cc530 .param/l "i" 0 4 110, +C4<011>;
L_0x60e2511ef4e0 .functor BUFZ 16, L_0x60e2511eee40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x60e2511d6900_0 .net *"_ivl_1", 0 0, L_0x60e2511ef330;  1 drivers
v0x60e2511d6a00_0 .net *"_ivl_2", 15 0, L_0x60e2511ef550;  1 drivers
L_0x72ffe7752570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511d6ae0_0 .net/2u *"_ivl_3", 15 0, L_0x72ffe7752570;  1 drivers
v0x60e2511d6bd0_0 .net *"_ivl_9", 15 0, L_0x60e2511ef4e0;  1 drivers
v0x60e2511d6cb0_0 .net "dout_i", 15 0, L_0x60e2511eee40;  1 drivers
L_0x60e2511ef5f0 .functor MUXZ 16, L_0x72ffe7752570, L_0x60e2511ef550, L_0x60e2511ef330, C4<>;
S_0x60e2511d5310 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x60e2511d50a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x60e2511d54f0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x60e2511d5530 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x60e2511d5570 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x72ffe7752498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60e2511d57f0_0 .net *"_ivl_11", 1 0, L_0x72ffe7752498;  1 drivers
v0x60e2511d58f0_0 .net *"_ivl_14", 0 0, L_0x60e2511eefd0;  1 drivers
L_0x72ffe77524e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60e2511d59b0_0 .net/2u *"_ivl_16", 0 0, L_0x72ffe77524e0;  1 drivers
L_0x72ffe7752528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60e2511d5aa0_0 .net/2u *"_ivl_18", 0 0, L_0x72ffe7752528;  1 drivers
L_0x72ffe7752450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60e2511d5b80_0 .net/2u *"_ivl_2", 7 0, L_0x72ffe7752450;  1 drivers
v0x60e2511d5cb0_0 .net *"_ivl_4", 0 0, L_0x60e2511eea80;  1 drivers
v0x60e2511d5d70_0 .net *"_ivl_6", 15 0, L_0x60e2511eebb0;  1 drivers
v0x60e2511d5e50_0 .net *"_ivl_8", 9 0, L_0x60e2511eec80;  1 drivers
v0x60e2511d5f30 .array "buffer", 255 0, 15 0;
v0x60e2511d5ff0_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511d6090_0 .net "delay", 7 0, v0x60e2511ce780_0;  alias, 1 drivers
v0x60e2511d6150_0 .net "din", 15 0, L_0x60e2511ef5f0;  1 drivers
v0x60e2511d6210_0 .net "dout", 15 0, L_0x60e2511eee40;  alias, 1 drivers
v0x60e2511d62f0_0 .net "enable", 0 0, L_0x60e2511ef290;  1 drivers
v0x60e2511d63b0_0 .net "read_ptr", 7 0, L_0x60e2511ee970;  1 drivers
v0x60e2511d6490_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511d6530_0 .net "valid", 0 0, L_0x60e2511ef100;  1 drivers
v0x60e2511d6700_0 .var "write_ptr", 7 0;
L_0x60e2511ee970 .arith/sub 8, v0x60e2511d6700_0, v0x60e2511ce780_0;
L_0x60e2511eea80 .cmp/eq 8, v0x60e2511ce780_0, L_0x72ffe7752450;
L_0x60e2511eebb0 .array/port v0x60e2511d5f30, L_0x60e2511eec80;
L_0x60e2511eec80 .concat [ 8 2 0 0], L_0x60e2511ee970, L_0x72ffe7752498;
L_0x60e2511eee40 .functor MUXZ 16, L_0x60e2511eebb0, L_0x60e2511ef5f0, L_0x60e2511eea80, C4<>;
L_0x60e2511eefd0 .cmp/ge 8, v0x60e2511d6700_0, v0x60e2511ce780_0;
L_0x60e2511ef100 .functor MUXZ 1, L_0x72ffe7752528, L_0x72ffe77524e0, L_0x60e2511eefd0, C4<>;
S_0x60e2511d83a0 .scope module, "read_vals" "readrf_vals" 3 44, 9 1 0, S_0x60e251196110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc_count";
    .port_info 3 /OUTPUT 16 "val1";
    .port_info 4 /OUTPUT 16 "val2";
    .port_info 5 /OUTPUT 16 "val3";
    .port_info 6 /OUTPUT 16 "val4";
v0x60e2511d8600_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511d86a0_0 .var "count", 15 0;
v0x60e2511d8780_0 .net "inc_count", 0 0, L_0x60e25118cdf0;  alias, 1 drivers
v0x60e2511d8850_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511d88f0 .array "rf_vals_1", 15 0, 15 0;
v0x60e2511d89b0 .array "rf_vals_2", 15 0, 15 0;
v0x60e2511d8a70 .array "rf_vals_3", 15 0, 15 0;
v0x60e2511d8b30 .array "rf_vals_4", 15 0, 15 0;
v0x60e2511d8bf0_0 .var "val1", 15 0;
v0x60e2511d8d60_0 .var "val2", 15 0;
v0x60e2511d8e40_0 .var "val3", 15 0;
v0x60e2511d8f20_0 .var "val4", 15 0;
S_0x60e2511d9120 .scope module, "summation_unit" "summ_sa" 3 75, 10 1 0, S_0x60e251196110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_sum";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 64 "delayed_sample";
    .port_info 5 /OUTPUT 18 "sum_result";
    .port_info 6 /OUTPUT 1 "valid";
P_0x60e2511d92b0 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x60e2511d92f0 .param/l "NUM_CHANNELS" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x60e2511d9330 .param/l "SUM_WIDTH" 0 10 4, +C4<000000000000000000000000000010010>;
v0x60e2511d96a0_0 .net "clk", 0 0, v0x60e2511db3e0_0;  alias, 1 drivers
v0x60e2511d9760_0 .net "delayed_sample", 63 0, L_0x60e2511efa30;  alias, 1 drivers
v0x60e2511d9850_0 .var/i "i", 31 0;
v0x60e2511d9920_0 .net "reset", 0 0, v0x60e2511db570_0;  alias, 1 drivers
v0x60e2511d99c0_0 .net "start_sum", 0 0, v0x60e2511da9d0_0;  1 drivers
v0x60e2511d9a80_0 .var "sum", 17 0;
v0x60e2511d9b60_0 .net "sum_en", 0 0, v0x60e2511dab40_0;  1 drivers
v0x60e2511d9c20_0 .var "sum_result", 17 0;
v0x60e2511d9d00_0 .var "valid", 0 0;
E_0x60e2511d9640 .event edge, v0x60e2511d9b60_0, v0x60e2511d9a80_0, v0x60e2511d7190_0;
    .scope S_0x60e2511d83a0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60e2511d86a0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x60e2511d83a0;
T_1 ;
    %vpi_call 9 18 "$readmemh", "data/RF_DATA_4.txt", v0x60e2511d88f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 19 "$readmemh", "data/RF_DATA_3.txt", v0x60e2511d89b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 20 "$readmemh", "data/RF_DATA_2.txt", v0x60e2511d8a70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 21 "$readmemh", "data/RF_DATA_1.txt", v0x60e2511d8b30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x60e2511d83a0;
T_2 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511d8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511d8bf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511d8d60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511d8e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511d8f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511d86a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %ix/getv 4, v0x60e2511d86a0_0;
    %load/vec4a v0x60e2511d88f0, 4;
    %assign/vec4 v0x60e2511d8bf0_0, 0;
    %ix/getv 4, v0x60e2511d86a0_0;
    %load/vec4a v0x60e2511d89b0, 4;
    %assign/vec4 v0x60e2511d8d60_0, 0;
    %ix/getv 4, v0x60e2511d86a0_0;
    %load/vec4a v0x60e2511d8a70, 4;
    %assign/vec4 v0x60e2511d8e40_0, 0;
    %ix/getv 4, v0x60e2511d86a0_0;
    %load/vec4a v0x60e2511d8b30, 4;
    %assign/vec4 v0x60e2511d8f20_0, 0;
    %load/vec4 v0x60e2511d86a0_0;
    %cmpi/e 24099, 0, 16;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511d86a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x60e2511d8780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x60e2511d86a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60e2511d86a0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x60e2511d86a0_0;
    %assign/vec4 v0x60e2511d86a0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60e251191300;
T_3 ;
    %wait E_0x60e2511afd20;
    %load/vec4 v0x60e2511c4470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e2511c41f0_0, 0, 4;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60e2511c41f0_0, 0, 4;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60e2511c41f0_0, 0, 4;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60e2511c41f0_0, 0, 4;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60e2511c41f0_0, 0, 4;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x60e2511c4110_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e2511c41f0_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x60e2511c41f0_0, 0, 4;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e2511c41f0_0, 0, 4;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x60e251191300;
T_4 ;
    %wait E_0x60e2511af8d0;
    %load/vec4 v0x60e2511c43b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511c4470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511c46f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511c42d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x60e2511c4550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511c4110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c4630_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60e2511c4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x60e2511c4470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c4630_0, 0;
    %load/vec4 v0x60e2511c3e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x60e2511c46f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511c4110_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x60e2511c3e30_0;
    %load/vec4 v0x60e2511c46f0_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x60e2511c42d0_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x60e2511c46f0_0;
    %pad/u 17;
    %load/vec4 v0x60e2511c42d0_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x60e2511c4550_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x60e2511c4550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x60e2511c47d0_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x60e2511c47d0_0;
    %assign/vec4 v0x60e2511c46f0_0, 0;
    %load/vec4 v0x60e2511c4110_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60e2511c4110_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x60e2511c46f0_0;
    %assign/vec4 v0x60e2511c3f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511c4630_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511c41f0_0;
    %assign/vec4 v0x60e2511c4470_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x60e251188f70;
T_5 ;
    %wait E_0x60e25119c4b0;
    %load/vec4 v0x60e2511c5550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x60e2511c54b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 4;
    %store/vec4 v0x60e2511c5250_0, 0, 4;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60e2511c5250_0, 0, 4;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60e2511c5250_0, 0, 4;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60e2511c5250_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60e2511c5250_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x60e2511c5720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 4;
    %store/vec4 v0x60e2511c5250_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e2511c5250_0, 0, 4;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x60e251188f70;
T_6 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511c5310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511c5550_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511c4da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511c4f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e2511c5630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e2511c4bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c4c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c51b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60e2511c5550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c4c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c51b0_0, 0;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x60e2511c5890_0;
    %load/vec4 v0x60e2511c57f0_0;
    %sub;
    %assign/vec4 v0x60e2511c4da0_0, 0;
    %load/vec4 v0x60e2511c5a50_0;
    %load/vec4 v0x60e2511c5970_0;
    %sub;
    %assign/vec4 v0x60e2511c4f60_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x60e2511c4da0_0;
    %pad/u 32;
    %load/vec4 v0x60e2511c4da0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x60e2511c4e80_0, 0;
    %load/vec4 v0x60e2511c4f60_0;
    %pad/u 32;
    %load/vec4 v0x60e2511c4f60_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x60e2511c5040_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x60e2511c4e80_0;
    %load/vec4 v0x60e2511c5040_0;
    %add;
    %assign/vec4 v0x60e2511c5630_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511c51b0_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x60e2511c53e0_0;
    %pad/u 8;
    %assign/vec4 v0x60e2511c4bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511c4c90_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511c5250_0;
    %assign/vec4 v0x60e2511c5550_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x60e2511c64c0;
T_7 ;
    %wait E_0x60e2511c6d00;
    %load/vec4 v0x60e2511c7540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e2511c72e0_0, 0, 4;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60e2511c72e0_0, 0, 4;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60e2511c72e0_0, 0, 4;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60e2511c72e0_0, 0, 4;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60e2511c72e0_0, 0, 4;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x60e2511c7200_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e2511c72e0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x60e2511c72e0_0, 0, 4;
T_7.9 ;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e2511c72e0_0, 0, 4;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x60e2511c64c0;
T_8 ;
    %wait E_0x60e2511af8d0;
    %load/vec4 v0x60e2511c74a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511c7540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511c77c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511c73c0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x60e2511c7620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511c7200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c7700_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60e2511c70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60e2511c7540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c7700_0, 0;
    %load/vec4 v0x60e2511c6f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x60e2511c77c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511c7200_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x60e2511c6f20_0;
    %load/vec4 v0x60e2511c77c0_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x60e2511c73c0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x60e2511c77c0_0;
    %pad/u 17;
    %load/vec4 v0x60e2511c73c0_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x60e2511c7620_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x60e2511c7620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x60e2511c78a0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x60e2511c78a0_0;
    %assign/vec4 v0x60e2511c77c0_0, 0;
    %load/vec4 v0x60e2511c7200_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60e2511c7200_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x60e2511c77c0_0;
    %assign/vec4 v0x60e2511c7010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511c7700_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511c72e0_0;
    %assign/vec4 v0x60e2511c7540_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x60e251189700;
T_9 ;
    %wait E_0x60e2511a1840;
    %load/vec4 v0x60e2511c86c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x60e2511c85f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %pad/s 4;
    %store/vec4 v0x60e2511c83a0_0, 0, 4;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60e2511c83a0_0, 0, 4;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60e2511c83a0_0, 0, 4;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60e2511c83a0_0, 0, 4;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60e2511c83a0_0, 0, 4;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x60e2511c8850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %pad/s 4;
    %store/vec4 v0x60e2511c83a0_0, 0, 4;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e2511c83a0_0, 0, 4;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x60e251189700;
T_10 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511c8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511c86c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511c7ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511c80b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e2511c8760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e2511c7d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c7e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c8300_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60e2511c86c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c7e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511c8300_0, 0;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x60e2511c89f0_0;
    %load/vec4 v0x60e2511c8920_0;
    %sub;
    %assign/vec4 v0x60e2511c7ef0_0, 0;
    %load/vec4 v0x60e2511c8b80_0;
    %load/vec4 v0x60e2511c8a90_0;
    %sub;
    %assign/vec4 v0x60e2511c80b0_0, 0;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x60e2511c7ef0_0;
    %pad/u 32;
    %load/vec4 v0x60e2511c7ef0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x60e2511c7fd0_0, 0;
    %load/vec4 v0x60e2511c80b0_0;
    %pad/u 32;
    %load/vec4 v0x60e2511c80b0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x60e2511c8190_0, 0;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x60e2511c7fd0_0;
    %load/vec4 v0x60e2511c8190_0;
    %add;
    %assign/vec4 v0x60e2511c8760_0, 0;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511c8300_0, 0;
    %jmp T_10.9;
T_10.7 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x60e2511c8500_0;
    %pad/u 8;
    %assign/vec4 v0x60e2511c7d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511c7e30_0, 0;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511c83a0_0;
    %assign/vec4 v0x60e2511c86c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x60e2511c98e0;
T_11 ;
    %wait E_0x60e2511ca120;
    %load/vec4 v0x60e2511ca9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e2511ca700_0, 0, 4;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60e2511ca700_0, 0, 4;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60e2511ca700_0, 0, 4;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60e2511ca700_0, 0, 4;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60e2511ca700_0, 0, 4;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x60e2511ca620_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_11.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e2511ca700_0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x60e2511ca700_0, 0, 4;
T_11.9 ;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e2511ca700_0, 0, 4;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x60e2511c98e0;
T_12 ;
    %wait E_0x60e2511af8d0;
    %load/vec4 v0x60e2511ca8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511ca9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511cac70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511ca7e0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x60e2511caad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511ca620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511cabb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60e2511ca510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60e2511ca9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511cabb0_0, 0;
    %load/vec4 v0x60e2511ca340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x60e2511cac70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511ca620_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x60e2511ca340_0;
    %load/vec4 v0x60e2511cac70_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x60e2511ca7e0_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x60e2511cac70_0;
    %pad/u 17;
    %load/vec4 v0x60e2511ca7e0_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x60e2511caad0_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x60e2511caad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x60e2511cad50_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x60e2511cad50_0;
    %assign/vec4 v0x60e2511cac70_0, 0;
    %load/vec4 v0x60e2511ca620_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60e2511ca620_0, 0;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x60e2511cac70_0;
    %assign/vec4 v0x60e2511ca430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511cabb0_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511ca700_0;
    %assign/vec4 v0x60e2511ca9f0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x60e2511c9070;
T_13 ;
    %wait E_0x60e2511c6c10;
    %load/vec4 v0x60e2511cbae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x60e2511cba40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %pad/s 4;
    %store/vec4 v0x60e2511cb7f0_0, 0, 4;
    %jmp T_13.7;
T_13.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60e2511cb7f0_0, 0, 4;
    %jmp T_13.7;
T_13.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60e2511cb7f0_0, 0, 4;
    %jmp T_13.7;
T_13.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60e2511cb7f0_0, 0, 4;
    %jmp T_13.7;
T_13.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60e2511cb7f0_0, 0, 4;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x60e2511cbc60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %pad/s 4;
    %store/vec4 v0x60e2511cb7f0_0, 0, 4;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e2511cb7f0_0, 0, 4;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x60e2511c9070;
T_14 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511cb8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511cbae0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511cb340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511cb500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e2511cbba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e2511cb1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511cb280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511cb750_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60e2511cbae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511cb280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511cb750_0, 0;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x60e2511cbee0_0;
    %load/vec4 v0x60e2511cbe40_0;
    %sub;
    %assign/vec4 v0x60e2511cb340_0, 0;
    %load/vec4 v0x60e2511cc0b0_0;
    %load/vec4 v0x60e2511cbfa0_0;
    %sub;
    %assign/vec4 v0x60e2511cb500_0, 0;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x60e2511cb340_0;
    %pad/u 32;
    %load/vec4 v0x60e2511cb340_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x60e2511cb420_0, 0;
    %load/vec4 v0x60e2511cb500_0;
    %pad/u 32;
    %load/vec4 v0x60e2511cb500_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x60e2511cb5e0_0, 0;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x60e2511cb420_0;
    %load/vec4 v0x60e2511cb5e0_0;
    %add;
    %assign/vec4 v0x60e2511cbba0_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511cb750_0, 0;
    %jmp T_14.9;
T_14.7 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x60e2511cb950_0;
    %pad/u 8;
    %assign/vec4 v0x60e2511cb1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511cb280_0, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511cb7f0_0;
    %assign/vec4 v0x60e2511cbae0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x60e2511cce40;
T_15 ;
    %wait E_0x60e2511cd680;
    %load/vec4 v0x60e2511cdec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e2511cdc60_0, 0, 4;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60e2511cdc60_0, 0, 4;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60e2511cdc60_0, 0, 4;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60e2511cdc60_0, 0, 4;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60e2511cdc60_0, 0, 4;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x60e2511cdb80_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e2511cdc60_0, 0, 4;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x60e2511cdc60_0, 0, 4;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e2511cdc60_0, 0, 4;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x60e2511cce40;
T_16 ;
    %wait E_0x60e2511af8d0;
    %load/vec4 v0x60e2511cde20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511cdec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511ce140_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511cdd40_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x60e2511cdfa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511cdb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511ce080_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60e2511cda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60e2511cdec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511ce080_0, 0;
    %load/vec4 v0x60e2511cd8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x60e2511ce140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511cdb80_0, 0;
    %jmp T_16.10;
T_16.5 ;
    %load/vec4 v0x60e2511cd8a0_0;
    %load/vec4 v0x60e2511ce140_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x60e2511cdd40_0, 0;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v0x60e2511ce140_0;
    %pad/u 17;
    %load/vec4 v0x60e2511cdd40_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x60e2511cdfa0_0, 0;
    %jmp T_16.10;
T_16.7 ;
    %load/vec4 v0x60e2511cdfa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x60e2511ce220_0, 0;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0x60e2511ce220_0;
    %assign/vec4 v0x60e2511ce140_0, 0;
    %load/vec4 v0x60e2511cdb80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60e2511cdb80_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x60e2511ce140_0;
    %assign/vec4 v0x60e2511cd990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511ce080_0, 0;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511cdc60_0;
    %assign/vec4 v0x60e2511cdec0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x60e2511cc660;
T_17 ;
    %wait E_0x60e2511ca030;
    %load/vec4 v0x60e2511cf030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.0 ;
    %load/vec4 v0x60e2511cef90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %pad/s 4;
    %store/vec4 v0x60e2511ced40_0, 0, 4;
    %jmp T_17.7;
T_17.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60e2511ced40_0, 0, 4;
    %jmp T_17.7;
T_17.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60e2511ced40_0, 0, 4;
    %jmp T_17.7;
T_17.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60e2511ced40_0, 0, 4;
    %jmp T_17.7;
T_17.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60e2511ced40_0, 0, 4;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x60e2511cf1e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %pad/s 4;
    %store/vec4 v0x60e2511ced40_0, 0, 4;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e2511ced40_0, 0, 4;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x60e2511cc660;
T_18 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511cee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511cf030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511ce920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60e2511ceae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60e2511cf0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e2511ce780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511ce860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511ceca0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60e2511cf030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %jmp T_18.9;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511ce860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511ceca0_0, 0;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v0x60e2511cf460_0;
    %load/vec4 v0x60e2511cf3c0_0;
    %sub;
    %assign/vec4 v0x60e2511ce920_0, 0;
    %load/vec4 v0x60e2511cf5e0_0;
    %load/vec4 v0x60e2511cf520_0;
    %sub;
    %assign/vec4 v0x60e2511ceae0_0, 0;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v0x60e2511ce920_0;
    %pad/u 32;
    %load/vec4 v0x60e2511ce920_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x60e2511cea00_0, 0;
    %load/vec4 v0x60e2511ceae0_0;
    %pad/u 32;
    %load/vec4 v0x60e2511ceae0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x60e2511cebc0_0, 0;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v0x60e2511cea00_0;
    %load/vec4 v0x60e2511cebc0_0;
    %add;
    %assign/vec4 v0x60e2511cf0f0_0, 0;
    %jmp T_18.9;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511ceca0_0, 0;
    %jmp T_18.9;
T_18.7 ;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x60e2511ceea0_0;
    %pad/u 8;
    %assign/vec4 v0x60e2511ce780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511ce860_0, 0;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511ced40_0;
    %assign/vec4 v0x60e2511cf030_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x60e2511cfaf0;
T_19 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511d0c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e2511d0ff0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60e2511d0ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60e2511d0930_0;
    %load/vec4 v0x60e2511d0ff0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e2511d0710, 0, 4;
    %load/vec4 v0x60e2511d0ff0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60e2511d0ff0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x60e2511d1920;
T_20 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511d2aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e2511d2d10_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60e2511d2900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60e2511d2760_0;
    %load/vec4 v0x60e2511d2d10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e2511d2540, 0, 4;
    %load/vec4 v0x60e2511d2d10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60e2511d2d10_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x60e2511d3640;
T_21 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511d47c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e2511d4a30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60e2511d4620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60e2511d4480_0;
    %load/vec4 v0x60e2511d4a30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e2511d4260, 0, 4;
    %load/vec4 v0x60e2511d4a30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60e2511d4a30_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x60e2511d5310;
T_22 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511d6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60e2511d6700_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x60e2511d62f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x60e2511d6150_0;
    %load/vec4 v0x60e2511d6700_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60e2511d5f30, 0, 4;
    %load/vec4 v0x60e2511d6700_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60e2511d6700_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x60e251180940;
T_23 ;
    %vpi_call 5 15 "$readmemh", "data/X_4.txt", v0x60e251184930 {0 0 0};
    %vpi_call 5 16 "$readmemh", "data/Z_4.txt", v0x60e25117c260 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x60e251180940;
T_24 ;
    %wait E_0x60e251191520;
    %load/vec4 v0x60e25118cf60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60e251184930, 4;
    %store/vec4 v0x60e251184890_0, 0, 16;
    %load/vec4 v0x60e25118cf60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60e25117c260, 4;
    %store/vec4 v0x60e251180310_0, 0, 16;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x60e2511806a0;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60e2511d6e10_0, 0, 2;
    %end;
    .thread T_25;
    .scope S_0x60e2511806a0;
T_26 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511d7830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60e2511d7990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e2511d6e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511d6d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511d7770_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60e2511d7520_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60e2511d7690_0;
    %assign/vec4 v0x60e2511d7990_0, 0;
    %load/vec4 v0x60e2511d7990_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511d6d70_0, 0;
    %jmp T_26.6;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511d6d70_0, 0;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v0x60e2511d6e10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60e2511d6e10_0, 0;
    %jmp T_26.6;
T_26.4 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x60e2511d7520_0, 0;
    %load/vec4 v0x60e2511d7b50_0;
    %and/r;
    %assign/vec4 v0x60e2511d7770_0, 0;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x60e2511806a0;
T_27 ;
    %wait E_0x60e2510eba70;
    %load/vec4 v0x60e2511d7990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e2511d7690_0, 0, 3;
    %jmp T_27.6;
T_27.0 ;
    %load/vec4 v0x60e2511d78d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_27.8, 8;
T_27.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_27.8, 8;
 ; End of false expr.
    %blend;
T_27.8;
    %pad/s 3;
    %store/vec4 v0x60e2511d7690_0, 0, 3;
    %jmp T_27.6;
T_27.1 ;
    %load/vec4 v0x60e2511d6e10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.9, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_27.10, 8;
T_27.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_27.10, 8;
 ; End of false expr.
    %blend;
T_27.10;
    %pad/s 3;
    %store/vec4 v0x60e2511d7690_0, 0, 3;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60e2511d7690_0, 0, 3;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0x60e2511d7380_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.11, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_27.12, 8;
T_27.11 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_27.12, 8;
 ; End of false expr.
    %blend;
T_27.12;
    %pad/s 3;
    %store/vec4 v0x60e2511d7690_0, 0, 3;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x60e2511d7690_0, 0, 3;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511d7e00_0;
    %load/vec4 v0x60e2511d6e10_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x60e2511d7ec0, 4, 0;
    %load/vec4 v0x60e2511d80c0_0;
    %load/vec4 v0x60e2511d6e10_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x60e2511d8190, 4, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x60e2511d9120;
T_28 ;
    %wait E_0x60e2511d9640;
    %load/vec4 v0x60e2511d9b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x60e2511d9a80_0, 0, 18;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60e2511d9850_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x60e2511d9850_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.3, 5;
    %load/vec4 v0x60e2511d9a80_0;
    %load/vec4 v0x60e2511d9760_0;
    %load/vec4 v0x60e2511d9850_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pad/u 18;
    %add;
    %store/vec4 v0x60e2511d9a80_0, 0, 18;
    %load/vec4 v0x60e2511d9850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60e2511d9850_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x60e2511d9a80_0, 0, 18;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x60e2511d9120;
T_29 ;
    %wait E_0x60e2511af8d0;
    %load/vec4 v0x60e2511d9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x60e2511d9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511d9d00_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x60e2511d9b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x60e2511d9a80_0;
    %assign/vec4 v0x60e2511d9c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60e2511d9d00_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60e2511d9d00_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x60e251196110;
T_30 ;
    %wait E_0x60e251191750;
    %load/vec4 v0x60e2511da700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60e2511daaa0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x60e2511da590_0;
    %assign/vec4 v0x60e2511daaa0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x60e251196110;
T_31 ;
    %wait E_0x60e25114d560;
    %load/vec4 v0x60e2511da700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e2511da9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e2511dab40_0, 0, 1;
T_31.0 ;
    %load/vec4 v0x60e2511daaa0_0;
    %store/vec4 v0x60e2511da590_0, 0, 2;
    %load/vec4 v0x60e2511daaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.2 ;
    %load/vec4 v0x60e2511da900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60e2511da590_0, 0, 2;
T_31.7 ;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v0x60e2511da630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60e2511da590_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e2511dab40_0, 0, 1;
T_31.9 ;
    %jmp T_31.6;
T_31.4 ;
    %load/vec4 v0x60e2511daf50_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e2511da9d0_0, 0, 1;
T_31.11 ;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60e2511da590_0, 0, 2;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
    %load/vec4 v0x60e2511dac10_0;
    %load/vec4 v0x60e2511dace0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60e2511dadb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60e2511dae80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60e2511da830_0, 0, 64;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x60e2511a6970;
T_32 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e2511db3e0_0, 0, 1;
T_32.0 ;
    %delay 5000, 0;
    %load/vec4 v0x60e2511db3e0_0;
    %inv;
    %store/vec4 v0x60e2511db3e0_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_0x60e2511a6970;
T_33 ;
    %vpi_call 2 18 "$dumpfile", "./beam_tb.vcb" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x60e2511a6970 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e2511db570_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e2511db820_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e2511db570_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e2511db820_0, 0, 1;
    %delay 5000000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/beamforming/beam_tb.v";
    "verilog/beamforming/top_bf.v";
    "verilog/beamforming/delay_con.v";
    "verilog/beamforming/coord_rom.v";
    "verilog/beamforming/delay_calc.v";
    "verilog/beamforming/sqrt.v";
    "verilog/beamforming/sample_delay.v";
    "verilog/beamforming/readrf_vals.v";
    "verilog/beamforming/summ_sa.v";
