<<<<<<< HEAD
// package practice
// import chisel3._

// class Counter2 ( size:Int , maxValue:Int ) extends Module {
// val io = IO (new Bundle {
//     val result = Output ( Bool () )
// })
// // 'genCounter ' with counter size 'n'
// def genCounter ( n:Int , max:Int ) = {
//     val count = RegInit (0.U ( n .W ) )
//     when ( count === max.asUInt ) {
//         count := 0.U
//     } 
//     .otherwise {
//         count := count + 1.U
//     }
// count
// }
// // genCounter instantiation
// val counter1 = genCounter ( size , maxValue )
//     io.result := counter1 ( size -1)
// }
// //println  (( new chisel3.stage.ChiselStage ).emitVerilog(new Counter2(8 , 255.U ) ) )
=======
// package practice
// import chisel3._

// class Counter2 ( size:Int , maxValue:Int ) extends Module {
// val io = IO (new Bundle {
//     val result = Output ( Bool () )
// })
// // 'genCounter ' with counter size 'n'
// def genCounter ( n:Int , max:Int ) = {
//     val count = RegInit (0.U ( n .W ) )
//     when ( count === max.asUInt ) {
//         count := 0.U
//     } 
//     .otherwise {
//         count := count + 1.U
//     }
// count
// }
// // genCounter instantiation
// val counter1 = genCounter ( size , maxValue )
//     io.result := counter1 ( size -1)
// }
// //println  (( new chisel3.stage.ChiselStage ).emitVerilog(new Counter2(8 , 255.U ) ) )
>>>>>>> 2e1319e6bffb73bba5864a2df60603b04df9c27a
