//This cell makes the ‘generate’ and ‘carry’ with the help of ‘group propagate’ and ‘group generate’ bits.
module black_cell(Gkj, Pik, Gik, Pkj, G, P);
 //black cell
 input Gkj, Pik, Gik, Pkj;
 output G, P;
 wire Y;
 and(Y, Gkj, Pik);
 or(G, Gik, Y);
 and(P, Pkj, Pik);
endmodule
//This cell makes the ‘generate’ with the help of ‘group propagate’ and ‘group generate’ bits.
module gray_cell(Gkj, Pik, Gik, G);
 //gray cell
 input Gkj, Pik, Gik;
 output G;
 wire Y;
 and(Y, Gkj, Pik);
 or(G, Y, Gik);
endmodule

module and_xor(a, b, p, g);
 //very first inputs - and/xor
 input a, b;
 output p, g;
 xor(p, a, b);
 and(g, a, b);
endmodule
//main module
module {{modulename}} (
    {{signals}}
);
{{wiring}}
{{a}}
{{b}}
{{c}}

endmodule



