<!DOCTYPE html> <html lang="zh-CN"> <head> <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title> 内存模型(Memory Model)：从多处理器到高级语言 | Roderick Huang </title> <meta name="author" content="Roderick Huang"> <meta name="description" content="Roderick Huang 的个人博客，记录工作与技术。 "> <meta name="keywords" content="jekyll, jekyll-theme, academic-website, portfolio-website"> <link rel="manifest" href="/manifest.json"> <meta name="theme-color" media="(prefers-color-scheme: light)" content="#ffffff"> <meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1a1a2e"> <script>
  if ('serviceWorker' in navigator) {
    window.addEventListener('load', function () {
      navigator.serviceWorker.register('/sw.js');
    });
  }
</script> <meta http-equiv="Content-Security-Policy" content="default-src 'self'; script-src 'self' 'unsafe-inline' https:; style-src 'self' 'unsafe-inline' https:; img-src 'self' data: https:; font-src 'self' data: https:; media-src 'self' https:; frame-src 'self' https:; connect-src 'self' https:;"> <link rel="stylesheet" href="/assets/css/bootstrap.min.css?v=a4b3f509e79c54a512b890d73235ef04"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"> <link defer rel="stylesheet" href="/assets/css/academicons.min.css?v=f0b7046b84e425c55f3463ac249818f5"> <link defer rel="stylesheet" href="/assets/css/scholar-icons.css?v=62b2ac103a88034e6882a5be5f3e2772"> <link defer rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons&amp;display=swap"> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-github.css?v=591dab5a4e56573bf4ef7fd332894c99" media="" id="highlight_theme_light"> <link defer href="/assets/css/bootstrap-toc.min.css?v=6f5af0bb9aab25d79b2448143cbeaa88" rel="stylesheet"> <link rel="shortcut icon" href="data:image/svg+xml,&lt;svg%20xmlns=%22http://www.w3.org/2000/svg%22%20viewBox=%220%200%20100%20100%22&gt;&lt;text%20y=%22.9em%22%20font-size=%2290%22&gt;%E2%9A%9B%EF%B8%8F&lt;/text&gt;&lt;/svg&gt;"> <link rel="stylesheet" href="/assets/css/main.css?v=d41d8cd98f00b204e9800998ecf8427e"> <link rel="canonical" href="https://hxf0223.github.io/blog/2025/memory_model2/"> <script src="/assets/js/theme.js?v=5fea5159b787642c1bbc1f334d60f883"></script> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-native.css?v=5847e5ed4a4568527aa6cfab446049ca" media="none" id="highlight_theme_dark"> <script>
    initTheme();
  </script> </head> <body class="fixed-top-nav "> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top" role="navigation"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"> <span class="font-weight-bold">Roderick</span> Huang </a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">about </a> </li> <li class="nav-item active"> <a class="nav-link" href="/blog/">blog </a> </li> <li class="nav-item"> <button id="search-toggle" title="Search" onclick="openSearchModal()"> <span class="nav-link">ctrl k <i class="fa-solid fa-magnifying-glass"></i></span> </button> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="fa-half-sun-moon" id="light-toggle-system"></i> <i class="fa-solid fa-moon" id="light-toggle-dark"></i> <i class="fa-solid fa-sun" id="light-toggle-light"></i> </button> </li> </ul> </div> </div> </nav> <progress id="progress" value="0"> <div class="progress-container"> <span class="progress-bar"></span> </div> </progress> </header> <div class="container mt-5" role="main"> <div class="row"> <div class="col-sm-9"> <div class="post"> <header class="post-header"> <h1 class="post-title">内存模型(Memory Model)：从多处理器到高级语言</h1> <p class="post-meta"> Created on December 07, 2025 </p> <p class="post-tags"> <a href="/blog/2025"> <i class="fa-solid fa-calendar fa-sm"></i> 2025 </a>   ·   <a href="/blog/tag/cpu"> <i class="fa-solid fa-hashtag fa-sm"></i> CPU</a>   <a href="/blog/tag/cpp"> <i class="fa-solid fa-hashtag fa-sm"></i> Cpp</a>   ·   <a href="/blog/category/cpu"> <i class="fa-solid fa-tag fa-sm"></i> CPU</a> </p> </header> <article class="post-content"> <div id="markdown-content"> <p>复制自：<a href="https://github.com/GHScan/TechNotes/blob/master/2017/Memory_Model.md" rel="external nofollow noopener" target="_blank">github笔记 – GHScan大神 – Memory_Model</a></p> <h2 id="前言">前言</h2> <h3 id="谁需要关心这个主题">谁需要关心这个主题？</h3> <ul> <li>实现同步原语、Lockless算法的并行计算工程师</li> <li>实现操作系统内核或驱动，和DMA设备打交道的系统工程师</li> <li>实现高级语言Memory Model的编译器工程师</li> <li>实现处理器Memory Model的CPU工程师</li> </ul> <h3 id="如何阅读本文">如何阅读本文？</h3> <p>阅读时注意本文的组织结构，第一遍阅读时可跳过<em>斜体</em>的技术细节。</p> <h3 id="本文将回答的问题">本文将回答的问题</h3> <ul> <li>x86为什么允许Store-Load乱序，而不是其他？<em>见TSO的优点</em> </li> <li>std::memory<em>order_seq_cst非常慢、会严重损害性能？</em>见WO_</li> <li>std::memory<em>order_acquire和std::memory_order_consume的区别？后者换作std::memory_order_relaxed会怎样？</em>见Dependent Loads_</li> <li>std::memory<em>order_acq_rel和std::memory_order_seq_cst的区别？</em>见Store Atomicity和IRIW_</li> </ul> <h2 id="基础知识">基础知识</h2> <h3 id="共享存储器多处理器">共享存储器多处理器</h3> <p>SMP是通过一个共享的地址空间进行通信和协调的多处理器系统，与之相对的概念是<code class="language-plaintext highlighter-rouge">集群(Cluster)</code>，后者每个节点都有独立的地址空间。SMP又包括：</p> <ul> <li> <strong>NUMA(Non-Uniform Memory Access)</strong>：大量的处理器通过互连网络连接在一起，每个节点访问本地存储器时延迟较短，访问其他节点有不同的延迟</li> <li> <strong>UMA(Uniform Memory Access)</strong>：又叫<code class="language-plaintext highlighter-rouge">SMP(Symmetric Multiprocessor)</code>，所有的处理器通过总线连接在一起，访问一个共享的存储器，每个节点的存储器访问延迟相同。目前常见的桌面多核处理器就是这种结构</li> </ul> <h3 id="现代处理器中的关键技术">现代处理器中的关键技术</h3> <p>\(^{[2]}\) - <code class="language-plaintext highlighter-rouge">流水线(Pipeline)</code>：每个指令的执行需要多个步骤，线代CPU通过流水线的方式允许同时执行多个指令，从而提高功能单元的利用率和系统总吞吐。支持流水线的CPU的<code class="language-plaintext highlighter-rouge">IPC(Instructions Per Cycle)</code> 可以达到1，哪怕每条指令实际上需要多个时钟周期才能完成。</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>- `动态分支预测(Dynamic Branch Prediction)`：带流水线的CPU需要每个时钟发射1条指令，但只有分支指令执行结束后才能确定下条指令是什么，这就导致`流水线停顿(Pipeline Stall)`。为避免分支指令导致的流水线停顿，一种对策是分支预测，即在发射分支指令之后，马上预测下条指令的地址并发射，如果分支指令执行结束后发现预测错误，则撤销之前的操作取正确的指令重新发射。这里预测失败导致的撤销开销，叫`分支预测惩罚(Mispredict Penalty)`，由于现代系统的分支预测正确率很高，摊还后的惩罚开销往往可以接受。动态分支预测是基于分支指令历史进行的，现代CPU的预测正确率在大部分场合可以高达95%以上；相对的，静态分支预测是基于固定分支选择策略、源码中的Hint，或根据编译器的得到的Profile信息来完成的。

- `动态多发射(超标量，Superscalar)`：为更好的利用富裕的功能单元，CPU希望IPC能够超过1，这就要求每个时钟发射多条指令。支持超标量的处理器，需要处理同时发射的多条指令间的数据依赖关系，这个复杂性限制了动态发射窗口的大小。与之相对的是静态多发射，即由编译器或程序员往一个`发射包(Issue Packet)`中填充多条无关指令，然后同时发射和执行，典型的例子是`超长指令字(Very Long Instruction Word)`体系结构。

- `乱序执行(Out-of-Order Execution)`：当前面的指令由于特种类型的功能单元不足、存储器延迟或操作数没有计算出来，必须停顿时，CPU可以发射后续的无关指令，从而乱序执行。乱序指令有效的提高了CPU利用率，掩盖了各种停顿。
    - `寄存器重命名(Register Renaming)`：CPU通过寄存器重命名的方式使得物理寄存器数目超过指令集中的逻辑寄存器，缓解了如x86指令集中的寄存器不足的问题。
    - 寄存器重命名另一大作用是，避免由于`假数据依赖(False Data Dependence)`导致的停顿；具体来说，寄存器重命名解决了`WAW Hazard`和`WAR Hazard`。

- `推断执行(Speculative Execution)`：支持动态分支预测和乱序执行的处理器，需要保留一个`重排序缓冲区(Reorder Buffer)`，用来对乱序执行的指令进行`顺序提交(In-Order Commit)`。重排序缓冲区为推断失败时的撤销提供了解决方案，只需要清空分支指令后的所有指令即可。另外，顺序提交也为`精确异常(Precise Exception)`提供了基础，这是操作系统中断和`缺页故障(Page Fault)`处理的关键。推断执行的指导思想是“加速大概率事件”。
- `写缓冲区(Writer Buffer)`：CPU在写存储器时，不直接访问存储器或Cache，而是将要写的数据放入一个写缓冲区，然后继续执行后面的指令，这缓解了写存储器导致的停顿。

- `硬件多线程(Hardware Multithreading)`：上面列举的优化策略都旨在改进`指令级并行(Instruction-Level Parallelism)`，另一种提高CPU利用率、掩盖停顿的做法是硬件多线程，即为每个CPU准备两套寄存器和指令计数器，同时从两个逻辑线程取指令并轮询发射，由于这两个线程的指令间没有依赖，并不会引入额外的停顿。支持推断执行的硬件多线程技术又叫`同时多线程(Simultaneously Multithreading)`。
</code></pre></div></div> <h3 id="cache-coherence">Cache Coherence</h3> \[^{[2,4]}\] <p>多处理器系统中(这里讨论的处理器，也包括DMA设备)，为减少存储器访问延迟，会为每个处理器添加本地的Cache(比如Core i7-6700K每个Core各有32KB的<code class="language-plaintext highlighter-rouge">Instruction Cache</code>和32KB的<code class="language-plaintext highlighter-rouge">Data Cache</code>)，引入本地Cache会导致数据多副本问题：某处理器更新了存储器中的一个块，同一个块可能在其他处理器的Cache中还有过期副本。多处理器需要专门的硬件来实现Cache Coherence Protocol。<em>本文仅仅讨论<code class="language-plaintext highlighter-rouge">Write-Back</code> &amp; <code class="language-plaintext highlighter-rouge">Write-Invalide</code> &amp; <code class="language-plaintext highlighter-rouge">Snooping-Based</code>的Cache，对<code class="language-plaintext highlighter-rouge">Write-Through</code>/<code class="language-plaintext highlighter-rouge">Write-Broadcast</code>/<code class="language-plaintext highlighter-rouge">Directory-Based</code>的Cache的讨论类似</em></p> <h4 id="cache-coherence-protocol">Cache Coherence Protocol</h4> <ul> <li> <strong>MSI协议</strong>：每个Cache Line上有几个标记位用来标志其处于Modified/Shared/Invalid中的某个状态，当处理器读写该Cache Line时，会根据其状态进行状态迁移并发送相应的协议消息以保持多副本数据的一致性 <ul> <li> <em>Shared状态</em>：处理器读操作引起的Read Miss会令该Cache Line以Shared状态从存储器读入本地Cache中；如果之前该Cache Line以Modified状态被某处理器持有，那监听到这个Read Miss的处理器用它持有的该Cache Line最新的副本响应源处理器，并更新存储器</li> <li> <em>Modified状态</em>：处理器写操作引起的Write Miss会令Cache Line以Modified状态从存储器读入本地Cache中；如果之前该Cache Line被一个或多个处理器以Shared状态持有，则写操作处理器将向他们发送<code class="language-plaintext highlighter-rouge">Invalidate Message</code>令它们持有的Cache Line失效；如果之前该Cache Line被某处理器以Modified状态持有，则写操作处理器向它发送<code class="language-plaintext highlighter-rouge">Read-Invalidate Message</code>，目标处理器收到消息后将其持有的Cache Line标记为Invalid并回应以最新的数据副本同时更新存储器</li> <li> <em>Invalid状态</em>：收到Invalidate或Read-Invalidate Message的处理器会将对应的Cache Line置为Invalid状态</li> </ul> </li> <li> <p><strong>MESI协议</strong>：在MSI协议的基础上，从Shared状态中分离出<code class="language-plaintext highlighter-rouge">Exclusive状态</code>来避免独占Cache Line的处理器第一次写Cache Line时发出的Coherence Message，从而减少总线流量</p> <blockquote> <p>即，相比Shared到Modified状态的迁移，第一次写独占Cache Line时进行的是Exclusive到Modified的迁移，不必发送Invalidate Message了</p> </blockquote> </li> </ul> <h4 id="write-buffer-与-invalidate-queue">Write Buffer 与 Invalidate Queue</h4> <ul> <li> <p><strong>写缓冲区(Write Buffer)</strong>：写缓冲区不仅可以在单处理器中被用来掩盖写延迟，也可以用来掩盖Cache Coherence Protocol的延迟。处理器为确保其他处理器看见自己的写操作，需要等待其他处理器在处理完自己发出的Invalidate Message后回应以Acknowledge Message，这个时间可能是几十上百个时钟周期，而利用Write Buffer，处理器可以在将一个写操作放入Write Buffer的同时就发出Invalidate Message，在收到Acknowledge Message后才从Write Buffer中移除并以Modified状态写入自己的本地Cache，而在收到来自其他处理器的回应前可以继续执行其他指令</p> </li> <li> <p><strong>失效队列(Invalidate Queue)</strong>：当处理器工作负载很高时，可能来不及处理、回应来自其他处理器的Coherence Message，从而将等待回应的其他处理器阻塞，而利用一个消息缓冲区缓存这些请求并立刻回应源处理器表示消息已收到，可以提高响应速度。处理器在收到Invalidate Message后可以先将其放入Invalidate Queue并立刻回应以Acknowledge Message，并在之后不忙或发生Cache Miss的时候再回来处理Invalidate Queue中缓存的请求</p> </li> </ul> <h3 id="编译器优化技术">编译器优化技术</h3> <p>编译器被允许在不改变单线程程序执行结果的前提下，进行各种优化。</p> <h4 id="常见编译器优化">常见编译器优化</h4> <ul> <li> <p><strong>公共子表达式删除(Common Subexpression Elimination)</strong>\(^{[17]}\)</p> <div class="language-c++ highlighter-rouge"> <div class="highlight"><pre class="highlight"><code><span class="n">a</span> <span class="o">=</span> <span class="n">b</span> <span class="o">*</span> <span class="n">c</span> <span class="o">+</span> <span class="n">g</span><span class="p">;</span>   <span class="c1">//----------&gt;    tmp = b * c;</span>
<span class="n">d</span> <span class="o">=</span> <span class="n">b</span> <span class="o">*</span> <span class="n">c</span> <span class="o">*</span> <span class="n">e</span><span class="p">;</span>   <span class="c1">//  rewrite      a = tmp + g;</span>
                 <span class="c1">//               d = tmp * e;</span>
</code></pre></div> </div> </li> <li> <p><strong>死代码删除(Dead Code Elimination)</strong></p> <div class="language-c++ highlighter-rouge"> <div class="highlight"><pre class="highlight"><code><span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">flag</span><span class="p">);</span>  <span class="c1">//-----------&gt;    loop:</span>
                <span class="c1">//                jmp loop</span>
</code></pre></div> </div> </li> <li> <p><strong>寄存器分配(Register Allocation)</strong>：下例将对g的2次读取优化成了1次</p> <div class="language-c++ highlighter-rouge"> <div class="highlight"><pre class="highlight"><code><span class="n">a</span> <span class="o">=</span> <span class="n">g</span><span class="p">;</span>          <span class="c1">//-----------&gt;    load %r1, 0($mem1)</span>
<span class="n">b</span> <span class="o">+=</span> <span class="n">a</span><span class="p">;</span>         <span class="c1">//  rewrite       add %r2, %r2, %r1</span>
<span class="n">a</span> <span class="o">=</span> <span class="n">g</span><span class="p">;</span>          <span class="c1">//</span>
<span class="n">c</span> <span class="o">+=</span> <span class="n">a</span><span class="p">;</span>         <span class="c1">//                add %r3, %r3, %r1</span>
</code></pre></div> </div> </li> <li> <p><strong>指令调度(Instruction Scheduling)</strong>：下例重排的后一条指令不必等待前一条的结果减少了停顿</p> <pre><code class="language-asm">load %r0, 0($mem0)  //                load %r0, 0($mem0)
mul %r1, %r1, %r0   //-----------&gt;    load %r2, 0($mem2)
store 0($mem1), %r1 //  rewrite       mul %r1, %r1, %r0
load %r2, 0($mem2)  //                mul %r3, %r3, %r2
mul %r3, %r3, %r2   //                store 0($mem1), %r1
store 0($mem3), %r3 //                store 0($mem3), %r3
</code></pre> </li> </ul> <h2 id="memory-model">Memory Model</h2> <h3 id="什么是memory-model">什么是Memory Model</h3> <p><code class="language-plaintext highlighter-rouge">Memory Model(Memory Consistency/Memory Consistency Model)</code>是系统和程序员之间的规范，它规定了在一个共享存储器的多线程程序中的存储器访问应该表现出怎样的行为。这个规范影响了系统的性能，因为它决定了多处理器/编译器能应用哪些优化；也影响了<code class="language-plaintext highlighter-rouge">可编程性(Programmability)</code>，因为多线程程序的正确性取决于Memory Model，从而约束了程序员的编程方式</p> <h4 id="一些解释">一些解释</h4> <ul> <li> <p>运行在单处理器(且没有DMA设备等)上的单线程程序无需考虑Memory Model问题，因为处理器/编译器的优化都保证对程序员透明，即程序看起来像是按自然顺序(Program Order)执行的</p> </li> <li> <p>一般讨论Memory Model中的读写乱序，是指对任意地址读写的乱序；但从实现层面讲，由于系统必须保证乱序对执行读写的线程透明，而相同地址的读写存在<code class="language-plaintext highlighter-rouge">数据相关Data Dependence</code>，所以系统实际上只能对不同地址的读写进行乱序</p> </li> <li> <p>Memory Model的讨论，一般分为两层：汇编语言中的Memory Model由具体多处理器规定和实现，不可移植；高级语言中的Memory Model由高级语言标准来规定，由编译器和目标多处理器共同实现，可移植</p> </li> </ul> <h3 id="为什么需要memory-model">为什么需要Memory Model</h3> <p>在单线程程序中，编译器的各种优化如冗余代码消除、<code class="language-plaintext highlighter-rouge">循环融合(Loop Fusion)</code>、指令调度等技术，会重写代码造成存储器访问顺序变化，而寄存器分配会改变存储器访问次数；类似的，处理器的乱序执行机制也会通过让后一条指令先执行，来掩盖前一条指令导致的流水线停顿和存储器停顿。尽管会改变不同地址存储器的访问顺序，但系统的这些优化对程序员是透明的，看起来程序仍然是在顺序执行。</p> <p>然而在多线程程序中，编译器和多处理器并无手段自动发现多个线程间的协作关系，使得那些可能改变存储器访问顺序和次数的优化，同时对多个线程透明。没有程序员的帮助，要保持多线程程序的正确性，系统只能禁用这些作用在共享存储器上的优化，而这将严重损害性能。</p> <p>为最大限度保留编译器和多处理器的优化能力，同时使多线程程序的执行结果是可预测的，系统需要程序员的帮助。最后的方案是，系统提供所谓Memory Model的规范，程序员通过规范中同步设施(各种<code class="language-plaintext highlighter-rouge">内存屏障(Memory Barrier)</code>和Atomic指令)来标记多个线程间的协作关系，使得不仅是单线程，系统的优化对多线程程序也将透明。</p> <p><code class="language-plaintext highlighter-rouge">互斥锁(Exclusive Lock)</code>是被最广泛支持的同步机制，编译器和多处理器会确保基于锁同步的多线程程序看起来就像是有多个同时执行的顺序线程。而一旦离开锁的庇护，程序员要么直面各种优化作用下的混乱世界，要么和实现<code class="language-plaintext highlighter-rouge">同步原语(Synchronization Primitives)</code>的系统工程师站在同一起跑线，捡起Memory Model这个更细粒度、更微妙的武器，在乱序优化的多线程世界中重建秩序。</p> <h3 id="几个反直觉的例子">几个反直觉的例子</h3> <p>当没有正确进行线程间同步时，以下例子都是可能的，它们反映了某些Relaxed Memory Model的行为。</p> <h4 id="store-store乱序或load-load乱序">Store-Store乱序或Load-Load乱序</h4> <pre><code class="language-asm">{ data == 0, flag == 0 }
//  thread 0                 thread 1
//----------------------------------------
    store 0($data), $1       loop:
    store 0($flag), $1       load %r0, 0($flag)
                             beq %r0, $0, loop
                             load %r1, 0($data)
</code></pre> <p>可能r1 == 0。本例在ARM上能重现</p> <h4 id="store-load乱序">Store-Load乱序</h4> <pre><code class="language-asm">{ x == 0, y == 0 }
//  thread 0                 thread 1
//----------------------------------------
    store 0($x), $1          store 0($y), $1
    load %r0, 0($y)          load %r1, 0($x)
</code></pre> <p>可能r0 == 0 &amp;&amp; r1 == 0。本例在ARM/x86上能重现</p> <h4 id="dependent-loads乱序">Dependent Loads乱序</h4> \[^{[5]}\] <pre><code class="language-asm">{ A == 1, B == 2, C == 3, P == &amp;A, Q == &amp;C }
//  thread 0                thread 1
//--------------------------------------
    store 0($B), $4
    BARRIER
    store 0($P), $B
                            load %r0, 0($P)
                            load %r1 0(%r0)
</code></pre> <p>可能r0 == &amp;B &amp;&amp; r1 == 2。本例在DEC Alpha上能重现</p> <h4 id="non-causalitynon-transitivity">Non-Causality/Non-Transitivity</h4> \[^{[3]}\] <pre><code class="language-asm">{ flag0 == 0, flag1 == 0 }
//  thread 0                thread 1                thread 2
//-----------------------------------------------------------------
    store 0($flag0), $1
                            loop:
                            load %r0, 0($flag0)
                            beq %r0, $0, loop
                            BARRIER
                            store 0($flag1), $1
                                                    loop:
                                                    load %r1, 0($flag1)
                                                    beq %r1, $0, loop
                                                    BARRIER
                                                    load %r2, 0($flag0)
</code></pre> <p>可能r2 == 0。本例在不支持Causality的系统中能重现</p> <h4 id="iriwindependent-read-independent-write">IRIW(Independent Read Independent Write)</h4> \[^{[3]}\] <pre><code class="language-asm">//  thread 0            thread 1            thread 2             thread 3
//---------------------------------------------------------------------------------
    store 0($data1), 1  store 0($data2), 1
                                            load %r1, 0($data1)  load %r3, 0($data2)
                                            BARRIER              BARRIER
                                            load %r2, 0($data2)  load %r4, 0($data1)
</code></pre> <p>在r1 == 1 &amp;&amp; r3 == 1的前提下，可能r2 == 0 &amp;&amp; r4 == 0，即thread 2和3看见了不同的写顺序。本例在不支持<code class="language-plaintext highlighter-rouge">Atomic Store</code>的系统中能重现，比如某些NUMA和带SMT的UMA系统</p> <h3 id="memory-model的属性构成">Memory Model的属性构成</h3> <p>Memory Model主要规定不同地址上的读写操作在其他处理器看来会否乱序，以及，一个写操作是否同时被其他处理器观察到。</p> <h4 id="memory-ordering">Memory Ordering</h4> <ul> <li> <code class="language-plaintext highlighter-rouge">Load-Load</code> Order：不同地址上的读操作会否乱序</li> <li> <code class="language-plaintext highlighter-rouge">Load-Store</code> Order：读操作和后面另一个地址上的写操作会否乱序</li> <li> <code class="language-plaintext highlighter-rouge">Store-Load</code> Order：写操作和后面的读操作会否乱序</li> <li> <code class="language-plaintext highlighter-rouge">Store-Store</code> Order：不同地址上的写操作会否乱序</li> <li> <code class="language-plaintext highlighter-rouge">Dependent Loads</code> Order：当第二条读操作的地址取决于前一条读操作的结果时，会否乱序</li> </ul> <h4 id="写原子性store-atomicity">写原子性(Store Atomicity)</h4> <p>写原子性是指，处理器的写操作是否同时被所有处理器看到。根据写操作的同时性，从弱到强排序：</p> <ol> <li> <p><strong>Load Other’s Store Early &amp;&amp; Non-Causality</strong>：允许写操作被自己及个别其他处理器先看到，不支持Causality。写序列可能以不同顺序被多个处理器观察到</p> </li> <li> <p><strong>Load Other’s Store Early &amp;&amp; Causality</strong>：允许写操作被自己及个别其他处理器先看到，支持Causality</p> </li> <li> <p><strong>Load Own Store Early</strong>：只允许写操作被自己先看到。写序列以相同顺序被多个处理器观察到</p> </li> <li> <p><strong>Atomic Store</strong>：所有处理器同时看到写操作</p> </li> </ol> <h3 id="多处理器对memory-model的影响">多处理器对Memory Model的影响</h3> \[^{[4]}\] <p>现代处理器可能出于优化的考虑，放松下面这些限制的一条或多条。</p> <h4 id="memory-ordering的实现">Memory Ordering的实现</h4> <ul> <li> <p><strong>Load-Load Order</strong>：当前一条Load指令因为操作数未就绪<em>(RAW Hazard)</em>或Cache Miss而必须等待时，乱序执行的CPU可能先执行后一条Load指令以掩盖停顿。<em>如果Memory Model不允许这种乱序或程序员在两次Load之间插入了一条Barrier指令，那第一条Load执行完毕后，如果发现有Invalidate Message令后面要Load的Cache Line失效，就应该通过清空ROB撤销乱序执行的Load和后续指令然后重新执行</em></p> </li> <li> <p><strong>Load-Store Order</strong>：同上，当前一条Load因为各种原因等待时，后一条Store指令可能被先执行。<em>如果Memory Model或Barrier指令限制这种乱序，在推断执行的CPU中往往不用做任何事，因为Store指令是在提交阶段才更新存储器</em></p> </li> <li> <p><strong>Store-Load Order</strong>：当CPU和Cache间有写缓冲(Write Buffer)时，写操作会被放入写缓冲而不是更新Cache，这可能导致Load指令执行过后，写操作仍然对其他处理器不可见。<em>如果Memory Model或Barrier指令限制这种乱序，这要求在执行读操作之前，先Flush整个写缓冲，令结果写到Cache中，这里的开销非常大。由于开销非常大，现代处理器都允许这种乱序，且只有Full Barrier限制这种乱序</em></p> </li> <li> <p><strong>Store-Store Order</strong>：当CPU和Cache间有一个Non-FIFO或Coalescing的写缓冲时，如果前一个写操作导致Cache Miss或和其他写操作合并(因为写同一条Cache Line)，后一条结果可能先写入Cache。<em>如果Memory Model或Barrier指令限制这种乱序，则要求采用FIFO的写缓冲，或在遇到Barrier指令时Flush整个写缓冲</em></p> </li> <li> <p><strong>Dependent Loads Order</strong>\(^{[4,5]}\)：即使处理器在语句”obj-&gt;field = new_value”和”g_obj = obj;”间插入Barrier指令，强制Flush写缓冲区，另一个处理器的相关读操作”obj = g_obj; value = obj-&gt;field”在取得新对象指针的同时仍然可能看到旧的字段值，因为新的字段值还在处理器的Invalidate Queue里面，要稍后才能处理。</p> </li> </ul> <h4 id="写原子性的实现">写原子性的实现</h4> \[^{[1,3]}\] <ol> <li> <p><strong>Load Other’s Store Early &amp;&amp; Non-Causality</strong>：在NUMA和支持硬件多线程的UMA中，Cache Coherence Message可能先抵达较近的逻辑处理器，从而导致写操作被部分处理器先看到。</p> </li> <li> <p><strong>Load Other’s Store Early &amp;&amp; Causality</strong>：一般通过类似Acquire/Release的Barrier指令可以获得Causality。</p> </li> <li> <p><strong>Load Own Store Early</strong>：这里要求除自己外的其他处理器同时看到写操作，开销很大，这就是不严格的所谓Atomic Store。</p> </li> <li> <p><strong>Atomic Store</strong>：该情形甚至不允许转发自己的写缓冲中的值，很少见，所以更多是理论价值</p> </li> </ol> <h3 id="编译器对memory-model的影响">编译器对Memory Model的影响</h3> <p>在不改变单线程执行结果的前提下，编译器倾向于进行各种代码变换来实施优化，这些优化会改变存储器访问的顺序和次数，故前面列举的Load-Load/Store-Load乱序等都可能发生。另外，一般来说，相同地址的内存访问受Data Dependence约束往往无法重排，但是一些激进优化也可能导致Dependent Loads乱序\(^{[16]}\)。</p> <h3 id="memory-consistency和cache-coherence的区别">Memory Consistency和Cache Coherence的区别</h3> <p>Cache Coherence是多处理器的本地Cache导致多个数据副本在Cache和存储器间不一致的问题，Memory Model是多处理器和编译器优化导致存储器操作被多个处理器观察到的顺序不一致的问题。</p> <p>此外，Memory Consistency和Cache Coherence还有这些明显区别\(^{[3]}\)：</p> <ul> <li>前者的研究对象是多个地址，后者的研究对象是单个Cache Line</li> <li>就正确性而言，前者对程序员可见，后者对程序员透明，尽管后者影响性能</li> <li>Memory Model可以实现在只有Incoherent Cache甚至没有Cache的多处理器系统上</li> </ul> <h3 id="理想的memory-model">理想的Memory Model</h3> <h4 id="多处理器和编译器的诉求">多处理器和编译器的诉求</h4> <p>对多处理器而言，允许所有存储器操作的乱序可以提供最多的优化机会，哪怕其中一些顺序它能高效实现；允许部分处理器先观察到写结果，能够减少在Cache Coherence Protocol上阻塞的时间。类似的，编译器优化也期望能够自由地对代码做变换，只要这种变换不改变单线程执行的结果。故，多处理器和编译器都倾向于提供一种允许任意乱序、没有原子写要求的Memory Model。</p> <h4 id="程序员的诉求">程序员的诉求</h4> <p>程序员需要的Memory Model是，运行在多处理器系统上的共享内存多线程程序，看起来就像是并行或交错的多个顺序执行的线程，没有任何乱序、写操作也立即全局可见，同时每个线程和单线程程序运行得一样块，多线程的整个程序性能随处理器个数伸缩。</p> <h4 id="调和二者的矛盾">调和二者的矛盾</h4> <p>理想的Memory Model，能够尽量满足上面系统和程序员的诉求：允许各种乱序、非原子写，但只要程序员按一定的模式来组织程序、协调多个线程的通信，那这些混乱都是透明的。</p> <p><strong>SC for DRF programs</strong>\(^{[3]}\)</p> <p>当两个线程同时访问一个地址，其中至少一个是写操作时，我们说发生了<code class="language-plaintext highlighter-rouge">Data-Race</code>。有一类良好组织<code class="language-plaintext highlighter-rouge">Data-Race Free</code>程序，运行在<code class="language-plaintext highlighter-rouge">Sequential Consistency</code>和<code class="language-plaintext highlighter-rouge">Relaxed Consistency</code>的Memory Model上都能得到一样的结果，这类程序的行为可以仅仅通过程序顺序(Programm Order)去推断，我们说这类程序叫<code class="language-plaintext highlighter-rouge">SC for DRF programs(Sequential Consistency for Data-Race Free programs)</code>。</p> <p><em>也就是说，SC for DRF的程序能用Sequential Consistency的Memory Model去推断正确性，却同时具备Relaxed Memory Model的性能(这往往意味着程序不依赖Atomic Store)</em></p> <h4 id="基于存储器分类的memory-model">基于存储器分类的Memory Model</h4> <p><strong>存储器分类</strong>：</p> <ul> <li> <p><strong>私有数据(Private Data)</strong>：简称p_data，只被固定线程访问的数据。没有Data-Race、不需要Cache Coherence；其上的操作可以进行任何乱序，包括跨越s_data和sync_var的读写。</p> <p><em>p_data对应的Cache Line一般常驻在特定处理器的本地Cache中，除非操作系统为负载均衡执行Migration。编译器能够识别局部变量但却无法很好识别thread local的堆数据；部分处理器如ARM允许将存储器标记为非共享的\(^{[7]}\)，从而禁用Cache Coherence并执行各种优化</em></p> </li> <li> <p><strong>共享数据(Shared Data)</strong>：简称s_data，允许多个线程访问，但任意时刻只被一个Owner持有。没有Data-Race，需要Cache Coherence；其上的读写可以进行任何乱序，但不能跨过sync_var。</p> <p><em>只读的s_data会存在于多个处理器的本地Cache中，读写的s_data会随着Onwer的变化在多个处理器的本地Cache中迁移。在多处理器和高级语言中默认的存储器就是s_data</em></p> </li> <li> <p><strong>同步变量(Synchronization Variable)</strong>：简称sync_var，允许多个线程同时访问。有Data-Race，需要Cache Coherence；sync_var的读写之间不能进行乱序。</p> <p><em>sync_var会被同时用于读写，在<code class="language-plaintext highlighter-rouge">高争用(High Contention)</code>的情况下对应的Cache Line会频繁出现在多个本地Cache中，然后因为特定处理器的写操作而失效。编译器通过高级语言提供的atomic或volatile声明识别出sync_var，进而生成Barrier指令来限制sync_var之间或sync_var与s_data之间的乱序，ARM也提供了Strongly-Ordered的声明以禁用sync_var之间的乱序</em></p> </li> </ul> <p><strong>编程模式</strong>：</p> <p>利用上面的存储器分类，我们很容易实现锁操作，从而得到程序片段如”access p_data; lock(&amp;sync_var); access s_data; unlock(&amp;sync_var); access p_data”，可以看到，中间<code class="language-plaintext highlighter-rouge">临界区(Critical Section)</code>中对s_data的访问可以乱序，但不能跨过lock/unlock，两边对p_data的访问可以任意乱序包括调度进临界区。</p> <h2 id="多处理器中的memory-model">多处理器中的Memory Model</h2> <h3 id="强一致性模型strong-consistency-model">强一致性模型(Strong Consistency Model)</h3> <h4 id="scsequential-consistency">SC(Sequential Consistency)</h4> <p><strong>定义</strong>：将一个多线程程序各线程的操作按程序顺序(Program Order)交错在一起得到一个程序，如果这个单线程程序的执行结果和原来的多线程程序一样，我们就说执行程序的这个多处理器系统的Memory Model是Sequential Consistency的。</p> <blockquote> <p>Leslie B. Lamport定义的SC\(^{[18]}\)：He first called a single processor (core) sequential if “the result of an execution is the same as if the operations had been executed in the order specified by the program.” He then called a multiprocessor sequentially consistent if “the result of any execution is the same as if the operations of all processors (cores) were executed in some sequential order, and the operations of each individual processor (core) appear in this sequence in the order specified by its program.”</p> </blockquote> <p><strong>Memory Model的属性</strong>：</p> <ul> <li>LL/LS/SL/SS/DL乱序：不允许</li> <li>Store Atomicity：Load Own Store Early</li> </ul> <h3 id="弱一致性模型relaxed-consistency-model--weak-ordering">弱一致性模型(Relaxed Consistency Model / Weak Ordering)</h3> <p>在SC的基础上，我们逐步放松各个属性的限制，会依次得到各种弱一致性模型。</p> <h4 id="允许sl乱序的模型">允许SL乱序的模型</h4> <h5 id="tsototal-store-order">TSO(Total Store Order)</h5> <p><strong>Memory Model的属性</strong>：</p> <ul> <li>SL乱序：允许</li> <li>LL/LS/SS/DL乱序：不允许</li> <li>Store Atomicity：Load Own Store Early</li> </ul> <p><strong>优点</strong>：</p> <p>推断执行的CPU能高效实现TSO，具体来说：</p> <ul> <li> <p><strong>Load-Load Order</strong>：保持。前一个Load遇到Cache Miss的情况下，允许后一个Load先执行，但如果前一个Load返回发现Invalidate Queue当中的消息将使得后续的Load失效，则清空ROB撤销乱序执行重新发射指令</p> </li> <li> <p><strong>Load-Store Order</strong>：保持。推断执行CPU是顺序提交的，而Store指令的写存储器发生在提交阶段，此时Load指令已经Retire</p> </li> <li> <p><strong>Store-Load Order</strong>：乱序。要使得Store指令先更新存储器，必须禁用写缓冲区或者在Load指令之前Flush写缓冲区</p> </li> <li> <p><strong>Store-Store Order</strong>：保持。利用FIFO、Non-Coalescing的写缓冲区，每条Store指令是顺序更新存储器的</p> </li> </ul> <p><strong>锁实现的简化</strong>：</p> <p>Load/Store分别等效于Acquire/Release操作，实现锁时无需Barrier。</p> <p>Acquire指的是一个读操作，其后的Load/Store不允许乱序到前面，而Release是一个写操作，其前的Load/Store不允许乱序到后面。因为在TSO中，LL、LS乱序是不允许的，故Load指令直接可以用作Acquire；类似的，因为LS、SS乱序是不允许的，Store指令也可被用作Release。</p> <p>实现SpinLock等互斥锁时，Acquire操作可以被用于Lock，Release操作可以被用于Unlock，它们一起避免了临界区内的共享存储器的读写被乱序到临界区外，从而避免了Data-Race。由于在TSO中Load、Store分别等效于Acquire、Release，故在x86等系统中实现锁是不需要Barrier指令的。</p> <p><strong>评价</strong>：这是一种相对较强的Memory Model，被x86采用\(^{[21]}\)，程序员可以简单地把它抽象成带写缓冲区(Write Buffer)的多处理器系统。</p> <h5 id="pcprocessor-consistency">PC(Processor Consistency)</h5> <p><strong>和TSO的区别</strong>：</p> <ul> <li>Store Atomicity：Load Other’s Store Early</li> </ul> <p><strong>优点</strong>：相比TSO，放松了写一致性的要求，降低了Coherence Protocol上的开销。</p> <h4 id="允许ss乱序的模型">允许SS乱序的模型</h4> <h5 id="pstpartial-store-order">PST(Partial Store Order)</h5> <p><strong>和TSO的区别</strong>：</p> <ul> <li>SS乱序：允许</li> </ul> <p><strong>优点</strong>：相比TSO，允许Non-FIFO和Coalescing的写缓冲区，允许多个Store指令合并或重叠的执行。</p> <h4 id="允许llls乱序的模型">允许LL/LS乱序的模型</h4> <h5 id="woweak-ordering">WO(Weak Ordering)</h5> <p><strong>定义</strong>：在WO中，共享存储器被划分为Data(对应前文s_data)和Synchronizing Variable(对应前文sync_var)。对Synchronizing Variable的读写要保持相对顺序，对Data的读写允许乱序，但不能跨过对Synchronizing Variable的操作。</p> <blockquote> <p>Michel Dubols等人定义的WO\(^{[19]}\)：In a multiprocessor system, storage acceses are weakly ordered if 1) accesses to global synchronizing variables are strongly ordered and if 2) no access to a synchronizing variable is issued in a processor before all previous global data accesses have been performed and if 3) no access to global data is issued by a processor before a previous access to a synchronizing varible has been performed</p> </blockquote> <p><strong>Memory Model的属性</strong>：</p> <ul> <li>LL/LS/SL/SS乱序：允许(Data读写)，不允许(Synchronizing Variable读写)</li> <li>DL乱序：不允许</li> <li>Store Atomicity：Load Own Store Early</li> </ul> <p><strong>评价</strong>：WO是一种粗粒度的Memory Model，程序员可以先把所有存在Data-Race的存储器标记为Synchronizing Variable来确保程序正确性，之后再优化，故易于编程。因为一般程序中Data的访问远多于Synchronizing Variable，其上的操作都可乱序，所以WO的性能也相当不错。<strong>WO是一种在性能和可编程性上有很好折中的Memory Model</strong>。</p> <h5 id="rcrelease-consistency">RC(Release Consistency)</h5> <p><strong>定义</strong>：在RC中，共享存储器操作被划分为<code class="language-plaintext highlighter-rouge">Ordinary</code>(对应前文s_data)和<code class="language-plaintext highlighter-rouge">Special</code>，其中Special进步一划分为<code class="language-plaintext highlighter-rouge">Sync</code>(对应前文sync_var)和<code class="language-plaintext highlighter-rouge">NSync</code>，Sync又包括Acquire和Release。Ordinary操作的乱序不允许向前跨过Acquire、不允许向后跨过Release，根据Special操作之间是Sequential Consistency或Processor Consistency，RC又可以进一步细分为<code class="language-plaintext highlighter-rouge">RCsc</code>和<code class="language-plaintext highlighter-rouge">RCpc</code>。</p> <p><strong>RCsc</strong>：</p> <p>Memory Model的属性：</p> <ul> <li>LL/LS/SL/SS乱序：允许(Ordinary操作)</li> <li>DL乱序：不允许</li> <li>Store Atomicity：Load Own Store Early</li> </ul> <p><strong>RCpc</strong>：</p> <p>Memory Model的属性：</p> <ul> <li>LL/LS/SL/SS乱序：允许(Ordinary操作)</li> <li>DL乱序：不允许</li> <li>Store Atomicity：Load Other’s Store Early &amp;&amp; Causality</li> </ul> <blockquote> <p>Kourosh Gharachorloo等人定义的RCpc\(^{[20]}\)：(A) before an ordinary LOAD or STORE access is allowed to perform with respect to any other processor, all previous acquire access must be performed, and (B) before a release access is allowed to perform with respect to any other processor, all previous ordinary LOAD and STORE accesses must be performed, and (C) special accesses are processor consistent with respect to one another</p> </blockquote> <p><strong>评价</strong>：当Ordinary操作(对应前文s_data)仅出现在临界区内时，用WO实现的锁和RCsc等价，比RCpc版本多了写原子性；在更复杂的Lockless算法中，RCpc提供了比WO更细粒度的重排序控制。<strong>RC是一种提供细粒度控制的常见Memory Model</strong>。</p> <h4 id="armv7">ARMv7</h4> <p><strong>定义</strong>：ARMv7的存储器被划分为<code class="language-plaintext highlighter-rouge">Strongly-Ordered</code>(对应前文sync_var)、<code class="language-plaintext highlighter-rouge">Device</code>和<code class="language-plaintext highlighter-rouge">Normal</code>，其中Normal又分为<code class="language-plaintext highlighter-rouge">Shareable</code>(对应前文s_data)和<code class="language-plaintext highlighter-rouge">Non-Shareable</code>(对应前文p_data)。Strongly-Ordered和Device上的操作之间不允许乱序，Normal的操作可以任意乱序。要限制Normal操作的顺序需要显示的Barrier指令。</p> <p><strong>Memory Model的属性</strong>：</p> <ul> <li>LL/LS/SL/SS乱序：允许(Normal操作)，不允许(Strongly-Ordered/Device操作)</li> <li>DL乱序：不允许</li> <li>Store Atomicity：Load Own Store Early</li> </ul> <h4 id="允许dl乱序的模型">允许DL乱序的模型</h4> <h5 id="dec-alpha">DEC Alpha</h5> <p><strong>Memory Model的属性</strong>：</p> <ul> <li>LL/LS/SL/SS/DL乱序：允许</li> <li>Store Atomicity：Load Own Store Early</li> </ul> <p><strong>评价</strong>：DEC Alpha的生命期实际上在2001年已经宣告结束，我们之所以讨论它，是因为它是唯一一款允许Dependent Loads乱序的多处理器，这使得它有几乎最Weak的Memory Model，而这又促成了Linux Kernel的Barrier设计(Data Dependency Barrier)以及C++标准的memory model设计(std::memory_order_consume)。</p> <blockquote> <p>引自Paul E. McKenney\(^{[4]}\)：Alpha is interesting because, with the weakest memory ordering model, it reorders memory operations the most aggressively. It therefore has defined the Linux-kernel memory-ordering primitives, which must work on all CPUs, including Alpha. Understanding Alpha is therefore surprisingly important to the Linux kernel hacker</p> </blockquote> <h2 id="高级语言中的memory-model">高级语言中的Memory Model</h2> <p>Linux Kernel和高级语言标准都定义了自己的Memory Model，其中有专门的同步操作用于线程间协作。编译器负责将这个抽象的Memory Model映射到目标多处理器上，如果多处理器自己的Memory Model相对更强，那么上层Memory Model的同步操作可能退化成普通的存储器访问；如果目标多处理器的Memory Model相对更弱，则部分上层同步操作可能生成处理器提供的Barrier或Atomic指令来强制顺序和写原子性。</p> <h3 id="linux-kernel">Linux Kernel</h3> \[^{[5]}\] <p>Linux Kernel的代码早于Memory Model的概念被引进C语言(2011)，所以必须自己面对多处理器下存储器操作乱序的问题。为更好的可移植性，Kernel假设多处理器有一个最弱的Memory Model(不强于DEC Alpha)、编译器也会进行任意乱序。为在这种环境下正确的编写多线程程序和设备驱动，Linux使用了如下Barrier：</p> <h4 id="编译器barrier">编译器Barrier</h4> <ul> <li> <strong>READ_ONCE(x) 和 WRITE_ONCE(x)</strong>：用于存储器的读写，避免这些读写彼此被编译器乱序或优化掉</li> </ul> <h4 id="处理器barrier">处理器Barrier</h4> <ul> <li> <p><strong>Store Barrier</strong>：前后的Store指令不能越过Barrier乱序，搭配Load Barrier或Data Dependency Barrier</p> </li> <li> <p><strong>Load Barrier</strong>：前后的Load指令不能越过Barrier乱序，搭配Store Barrier</p> </li> <li> <p><strong>Data Dependency Barrier</strong>：依赖于前一条Load指令结果的第二条Load指令不能越过前一条Load乱序，搭配Store Barrier。这是Load Barrier的优化版本，用于仅需要避免读相关乱序的场合，例如Producer更新对象字段后将对象指针传给Consumer使用</p> </li> <li> <p><strong>General Barrier</strong>：相当于Store+Load Barrier，搭配Load/Store/Data Dependency Barrier</p> </li> <li> <p><strong>Acquire操作</strong>：之后的读写不能向前乱序，搭配Release操作</p> </li> <li> <p><strong>Release操作</strong>：之前的读写不能向后乱序，搭配Acquire操作</p> </li> </ul> <p>其中编译器Barrier是通过C语言的volatile实现的(比如将目标地址转化为用volatile修饰的指针后再读写)，而处理器Barrier根据目标多处理器的Memory Model生成读写指令和必要的Barrier指令，保证了Causality。</p> <h3 id="c">C++</h3> <h4 id="语言标准">语言标准</h4> \[^{[14]}\] <p><strong>std::memory_order</strong>：</p> <p>std::atomic的变量上的操作，可以用以下参数来强制某种顺序或写原子性：</p> <ul> <li> <p><strong>std::memory_order_relaxed</strong>：仅保持变量自身读写的相对顺序</p> </li> <li> <p><strong>std::memory_order_consume</strong>：依赖于该读操作的后续读写，不能往前乱序；另一个线程上std::memory_order_release之前的相关写序列，在std::memory_order_consume同步之后对当前线程可见</p> </li> <li> <p><strong>std::memory_order_acquire</strong>：之后的读写不能往前乱序；另一个线程上std::memory_order_release之前的写序列，在std::memory_order_acquire同步之后对当前线程可见</p> </li> <li> <p><strong>std::memory_order_release</strong>：之前的读写不能往后乱序；之前的写序列，对使用std::memory_order_acquire/std::memory_order_consume同步的线程可见</p> </li> <li> <p><strong>std::memory_order_acq_rel</strong>：两边的读写不能跨过该操作乱序；写序列仅在同步线程之间可见</p> </li> <li> <p><strong>std::memory_order_seq_cst</strong>：两边的读写不能跨过该操作乱序；写序列的顺序对所有线程相同</p> </li> </ul> <h4 id="实现memory-model">实现Memory Model</h4> \[^{[13]}\] <p>C++中的volatile/std::atomic有以下用法，分别对应不同的Memory Model，编译器可以沿用实现这些Memory Model时的手段支持这些用法：</p> <ul> <li> <p><strong>volatile</strong>：只应用于单线程，等同Linux Kernel中的编译器Barrier。<em>(MSVC中为向后兼容赋予了volatile等同Java的volatile的职责，即读是Acquire写是Release)</em></p> </li> <li> <p><strong>std::memory_order_relaxed + Read-Modify-Write</strong>：原子操作，保持变量自身读写的相对顺序</p> </li> <li> <p><strong>std::memory_order_seq_cst</strong>：相当于WO。因为WO良好的可编程性\(^{[1]}\)，该标志是标准库的默认值，一般用它快速实现算法，进一步优化才考虑下面的RCpc</p> </li> <li> <p><strong>std::memory_order_acq_rel</strong>：相当于弱化的WO(写原子性换成了Load Other’s Store Early &amp;&amp; Causality，故和std::memory_order_seq_cst相比通不过IRIW测试)</p> </li> <li> <p><strong>std::memory_order_acquire + std::memory_order_release</strong>：相当于RCpc</p> </li> <li> <p><strong>std::memory_order_consume + std::memory_order_release</strong>：相当于弱化的RCpc。同Linux Kernel中的Data Dependency Barrier + Store Barrier</p> </li> </ul> <h2 id="几个简单的例子">几个简单的例子</h2> <p>这里用先快速实现、再优化(先WO，再RCpc)，两步走的方式，为几个简单算法加上std::memory_order标志。</p> <h3 id="自旋锁spinlock">自旋锁(SpinLock)</h3> <h4 id="version-1基于wostdmemory_order_seq_cst">Version 1：基于WO(std::memory_order_seq_cst)</h4> <div class="language-cpp highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">struct</span> <span class="nc">SpinLock</span> <span class="p">{</span>
    <span class="kt">void</span> <span class="n">lock</span><span class="p">()</span> <span class="p">{</span>
        <span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
            <span class="k">while</span> <span class="p">(</span><span class="n">lock_</span><span class="p">.</span><span class="n">load</span><span class="p">());</span>
            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lock_</span><span class="p">.</span><span class="n">exchange</span><span class="p">(</span><span class="nb">true</span><span class="p">))</span> <span class="k">break</span><span class="p">;</span>
        <span class="p">}</span>
    <span class="p">}</span>
    <span class="kt">void</span> <span class="nf">unlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="n">lock_</span><span class="p">.</span><span class="n">store</span><span class="p">(</span><span class="nb">false</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="n">std</span><span class="o">::</span><span class="n">atomic</span><span class="o">&lt;</span><span class="kt">bool</span><span class="o">&gt;</span> <span class="n">lock_</span> <span class="o">=</span> <span class="p">{</span><span class="nb">false</span><span class="p">};</span>
<span class="p">};</span>
</code></pre></div></div> <p>因为WO本来就是最容易编程的Memory Model，同步变量读写彼此不会乱序，临界区内外的操作也不能跨过同步变量读写乱序，故只要以默认标志编写算法即可。</p> <h4 id="version-2基于rcpcstdmemory_order_acquire--stdmemory_order_release">Version 2：基于RCpc(std::memory_order_acquire + std::memory_order_release)</h4> <div class="language-cpp highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">struct</span> <span class="nc">SpinLock2</span> <span class="p">{</span>
    <span class="kt">void</span> <span class="n">lock</span><span class="p">()</span> <span class="p">{</span>
        <span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
            <span class="k">while</span> <span class="p">(</span><span class="n">lock_</span><span class="p">.</span><span class="n">load</span><span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">memory_order_relaxed</span><span class="p">));</span>
            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lock_</span><span class="p">.</span><span class="n">exchange</span><span class="p">(</span><span class="nb">true</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">memory_order_acquire</span><span class="p">))</span> <span class="k">break</span><span class="p">;</span>
        <span class="p">}</span>
    <span class="p">}</span>
    <span class="kt">void</span> <span class="nf">unlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="n">lock_</span><span class="p">.</span><span class="n">store</span><span class="p">(</span><span class="nb">false</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">memory_order_release</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="n">std</span><span class="o">::</span><span class="n">atomic</span><span class="o">&lt;</span><span class="kt">bool</span><span class="o">&gt;</span> <span class="n">lock_</span> <span class="o">=</span> <span class="p">{</span> <span class="nb">false</span> <span class="p">};</span>
<span class="p">};</span>
</code></pre></div></div> <p>RCpc是细粒度的Memory Model，程序正确性不容易保证，需要我们逐项自检：</p> <ul> <li> <p><strong>线程安全吗？</strong>——线程安全性由改写前的Version 1保证</p> </li> <li> <strong>三种存储器操作的顺序</strong> <ul> <li>禁止临界区内s_data读写乱序到外面吗(Data-Race)？——lock的最后一个操作是std::memory_order_acquire，避免了向前乱序；unlock的最后一条操作是std::memory_order_release，避免了向后乱序</li> <li>允许临界区外p_data读写乱序到里面吗(优化)？——lock中只有std::memory_order_acquire，故允许前面的代码向后乱序；unlock中只有std::memory_order_release，故允许后面的代码向前乱序</li> <li>禁止sync_var读写间乱序吗(正确性)？——单个std::atomic变量的读写不被乱序</li> </ul> </li> <li> <strong>写原子性的要求？</strong>——Load Other’s Store Early &amp;&amp; Non-Causality</li> </ul> <blockquote> <p><strong>另一种分析正确性的方法，是根据Happens-Before关系推导</strong></p> </blockquote> <h3 id="读写锁readers-writer-lock">读写锁(Readers-Writer Lock)</h3> <h4 id="version-1基于wo">Version 1：基于WO</h4> <div class="language-cpp highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">struct</span> <span class="nc">RWLock</span> <span class="p">{</span>
    <span class="kt">void</span> <span class="n">rlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
            <span class="k">while</span> <span class="p">(</span><span class="n">writer_</span><span class="p">.</span><span class="n">load</span><span class="p">());</span>

            <span class="n">readers_</span><span class="p">.</span><span class="n">fetch_add</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">writer_</span><span class="p">.</span><span class="n">load</span><span class="p">())</span> <span class="k">break</span><span class="p">;</span>

            <span class="n">readers_</span><span class="p">.</span><span class="n">fetch_sub</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
        <span class="p">}</span>
    <span class="p">}</span>
    <span class="kt">void</span> <span class="nf">runlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="n">readers_</span><span class="p">.</span><span class="n">fetch_sub</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="kt">void</span> <span class="nf">wlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="k">while</span> <span class="p">(</span><span class="n">writer_</span><span class="p">.</span><span class="n">exchange</span><span class="p">(</span><span class="nb">true</span><span class="p">));</span>
        <span class="k">while</span> <span class="p">(</span><span class="n">readers_</span><span class="p">.</span><span class="n">load</span><span class="p">()</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="kt">void</span> <span class="nf">wunlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="n">writer_</span><span class="p">.</span><span class="n">store</span><span class="p">(</span><span class="nb">false</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="n">std</span><span class="o">::</span><span class="n">atomic</span><span class="o">&lt;</span><span class="kt">bool</span><span class="o">&gt;</span> <span class="n">writer_</span> <span class="o">=</span> <span class="p">{</span><span class="nb">false</span><span class="p">};</span>
    <span class="n">std</span><span class="o">::</span><span class="n">atomic</span><span class="o">&lt;</span><span class="kt">int</span><span class="o">&gt;</span> <span class="n">readers_</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>
<span class="p">};</span>
</code></pre></div></div> <h4 id="version-2基于rcpc">Version 2：基于RCpc</h4> <div class="language-cpp highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">struct</span> <span class="nc">RWLock2</span> <span class="p">{</span>
    <span class="kt">void</span> <span class="n">rlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
            <span class="k">while</span> <span class="p">(</span><span class="n">writer_</span><span class="p">.</span><span class="n">load</span><span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">memory_order_acquire</span><span class="p">));</span>

            <span class="n">readers_</span><span class="p">.</span><span class="n">fetch_add</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">memory_order_acquire</span><span class="p">);</span>

            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">writer_</span><span class="p">.</span><span class="n">load</span><span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">memory_order_acquire</span><span class="p">))</span> <span class="k">break</span><span class="p">;</span>

            <span class="n">readers_</span><span class="p">.</span><span class="n">fetch_sub</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">memory_order_acquire</span><span class="p">);</span>
        <span class="p">}</span>
    <span class="p">}</span>
    <span class="kt">void</span> <span class="nf">runlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="n">readers_</span><span class="p">.</span><span class="n">fetch_sub</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">memory_order_release</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="kt">void</span> <span class="nf">wlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="k">while</span> <span class="p">(</span><span class="n">writer_</span><span class="p">.</span><span class="n">exchange</span><span class="p">(</span><span class="nb">true</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">memory_order_acquire</span><span class="p">));</span>
        <span class="k">while</span> <span class="p">(</span><span class="n">readers_</span><span class="p">.</span><span class="n">load</span><span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">memory_order_acquire</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="kt">void</span> <span class="nf">wunlock</span><span class="p">()</span> <span class="p">{</span>
        <span class="n">writer_</span><span class="p">.</span><span class="n">store</span><span class="p">(</span><span class="nb">false</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">memory_order_release</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="n">std</span><span class="o">::</span><span class="n">atomic</span><span class="o">&lt;</span><span class="kt">bool</span><span class="o">&gt;</span> <span class="n">writer_</span> <span class="o">=</span> <span class="p">{</span><span class="nb">false</span><span class="p">};</span>
    <span class="n">std</span><span class="o">::</span><span class="n">atomic</span><span class="o">&lt;</span><span class="kt">int</span><span class="o">&gt;</span> <span class="n">readers_</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>
<span class="p">};</span>
</code></pre></div></div> <p>自检：</p> <ul> <li> <p><strong>线程安全吗？</strong>——由Version 1保证</p> </li> <li> <strong>三种存储器操作的顺序</strong> <ul> <li>禁止临界区内s_data读写乱序到外面吗(Data-Race)？——rlock/wlock的最后一个操作是std::memory_order_acquire，runlock/wunlock的最后一条操作是std::memory_order_release</li> <li>允许临界区外p_data读写乱序到里面吗(优化)？——rlock/wlock中只有std::memory_order_acquire，runlock/wunlock中只有std::memory_order_release</li> <li>禁止sync_var读写间乱序吗(正确性)？——rlock/wlock内全是std::memory_order_acquire，避免了两个不同地址读写间的乱序</li> </ul> </li> <li> <strong>写原子性的要求？</strong>——Load Other’s Store Early &amp;&amp; Non-Causality</li> </ul> <h3 id="双重检查的单例模式double-checked-locking-in-singleton">双重检查的单例模式(Double-Checked Locking in Singleton)</h3> <p>C++11标准的6.7节确保了传统的static局部变量用作Singleton已经线程安全没必要用Double-Checked，这里仅作演示目的。</p> <h4 id="version-1基于wo-1">Version 1：基于WO</h4> <div class="language-cpp highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">template</span><span class="o">&lt;</span><span class="k">typename</span> <span class="nc">T</span><span class="p">&gt;</span>
<span class="k">struct</span> <span class="nc">Singleton</span> <span class="p">{</span>
    <span class="k">static</span> <span class="n">T</span><span class="o">*</span> <span class="n">get</span><span class="p">()</span> <span class="p">{</span>
        <span class="n">T</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">instance_s</span><span class="p">.</span><span class="n">load</span><span class="p">();</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">p</span> <span class="o">==</span> <span class="nb">nullptr</span><span class="p">)</span> <span class="p">{</span>
            <span class="n">std</span><span class="o">::</span><span class="n">lock_guard</span><span class="o">&lt;</span><span class="n">std</span><span class="o">::</span><span class="n">mutex</span><span class="o">&gt;</span> <span class="n">guard</span><span class="p">(</span><span class="n">mutex_s</span><span class="p">);</span>
            <span class="n">p</span> <span class="o">=</span> <span class="n">instance_s</span><span class="p">.</span><span class="n">load</span><span class="p">();</span>
            <span class="k">if</span> <span class="p">(</span><span class="n">p</span> <span class="o">==</span> <span class="nb">nullptr</span><span class="p">)</span> <span class="p">{</span>
                <span class="n">p</span> <span class="o">=</span> <span class="k">new</span> <span class="n">T</span><span class="p">();</span>
                <span class="n">instance_s</span><span class="p">.</span><span class="n">store</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>
            <span class="p">}</span>
        <span class="p">}</span>
        <span class="k">return</span> <span class="n">p</span><span class="p">;</span>
    <span class="p">}</span>
    <span class="k">static</span> <span class="n">std</span><span class="o">::</span><span class="n">atomic</span><span class="o">&lt;</span><span class="n">T</span><span class="o">*&gt;</span> <span class="n">instance_s</span><span class="p">;</span>
    <span class="k">static</span> <span class="n">std</span><span class="o">::</span><span class="n">mutex</span> <span class="n">mutex_s</span><span class="p">;</span>
<span class="p">};</span>
</code></pre></div></div> <h4 id="version-2基于弱化的rcpcstdmemory_order_consume--stdmemory_order_release">Version 2：基于弱化的RCpc(std::memory_order_consume + std::memory_order_release)</h4> <div class="language-cpp highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">template</span><span class="o">&lt;</span><span class="k">typename</span> <span class="nc">T</span><span class="p">&gt;</span>
<span class="k">struct</span> <span class="nc">Singleton2</span> <span class="p">{</span>
    <span class="k">static</span> <span class="n">T</span><span class="o">*</span> <span class="n">get</span><span class="p">()</span> <span class="p">{</span>
        <span class="n">T</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">instance_s</span><span class="p">.</span><span class="n">load</span><span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">memory_order_consume</span><span class="p">);</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">p</span> <span class="o">==</span> <span class="nb">nullptr</span><span class="p">)</span> <span class="p">{</span>
            <span class="n">std</span><span class="o">::</span><span class="n">lock_guard</span><span class="o">&lt;</span><span class="n">std</span><span class="o">::</span><span class="n">mutex</span><span class="o">&gt;</span> <span class="n">guard</span><span class="p">(</span><span class="n">mutex_s</span><span class="p">);</span>
            <span class="n">p</span> <span class="o">=</span> <span class="n">instance_s</span><span class="p">.</span><span class="n">load</span><span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">memory_order_relaxed</span><span class="p">);</span>
            <span class="k">if</span> <span class="p">(</span><span class="n">p</span> <span class="o">==</span> <span class="nb">nullptr</span><span class="p">)</span> <span class="p">{</span>
                <span class="n">p</span> <span class="o">=</span> <span class="k">new</span> <span class="n">T</span><span class="p">();</span>
                <span class="n">instance_s</span><span class="p">.</span><span class="n">store</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">std</span><span class="o">::</span><span class="n">memory_order_release</span><span class="p">);</span>
            <span class="p">}</span>
        <span class="p">}</span>
        <span class="k">return</span> <span class="n">p</span><span class="p">;</span>
    <span class="p">}</span>
    <span class="k">static</span> <span class="n">std</span><span class="o">::</span><span class="n">atomic</span><span class="o">&lt;</span><span class="n">T</span><span class="o">*&gt;</span> <span class="n">instance_s</span><span class="p">;</span>
    <span class="k">static</span> <span class="n">std</span><span class="o">::</span><span class="n">mutex</span> <span class="n">mutex_s</span><span class="p">;</span>
<span class="p">};</span>
</code></pre></div></div> <p>自检：</p> <ul> <li> <p><strong>线程安全吗？</strong>——由Version 1保证</p> </li> <li> <p><strong>存储器操作顺序</strong></p> <ul> <li>创建对象是在写入instance_s指针前完成的吗？——std::memory_order_release保证了new T()中的操作不会被乱序到后面</li> <li>访问对象是在读取instance_s指针后完成的吗？(这是典型的Dependent Loads场景) <ul> <li>第1次load：std::memory_order_consume避免了get()返回后的字段访问被乱序到前面(避免编译器激进优化\(^{[16]}\)和多处理器的Dependent Loads\(^{[4]}\))</li> <li>第2次load：当p非nullptr返回时，使用std::memory_order_relaxed无法避免get()后的字段访问被乱序到前面(从CPU实际执行的指令序列来看)，但这种乱序是安全的，因为当前线程的mutex_s上的lock已经与对象创建线程上的unlock同步过，对象字段和instance_s不会再修改</li> </ul> </li> <li>写原子性的要求？——Load Other’s Store Early &amp;&amp; Non-Causality</li> </ul> </li> </ul> <h2 id="推荐阅读">推荐阅读</h2> <p>数字标号是推荐顺序，其他资料作为参考。</p> <h3 id="主要资源">主要资源</h3> <ol> <li> <p><a href="https://www.dtic.mil/get-tr-doc/pdf?AD=ADA638015" rel="external nofollow noopener" target="_blank">Shared Memory Consistency Models: A Tutorial</a></p> <p>补充阅读：</p> <ul> <li><a href="https://www.amazon.com/Computer-Architecture-Quantitative-John-Hennessy/dp/012383872X" rel="external nofollow noopener" target="_blank">Computer Architecture: A Quantitative Approach</a></li> <li><a href="https://www.amazon.com/Consistency-Coherence-Synthesis-Lectures-Architecture/dp/1608455645/" rel="external nofollow noopener" target="_blank">A Primer on Memory Consistency and Cache Coherence</a></li> <li><a href="https://www.kernel.org/pub/linux/kernel/people/paulmck/perfbook/perfbook.html" rel="external nofollow noopener" target="_blank">Is Parallel Programming Hard, And, If So, What Can You Do About It?</a></li> </ul> </li> <li> <p><a href="https://gcc.gnu.org/wiki/Atomic/GCCMM" rel="external nofollow noopener" target="_blank">The C++11 Memory Model and GCC</a></p> <p>补充阅读：</p> <ul> <li><a href="https://en.cppreference.com/w/cpp/atomic/memory_order" rel="external nofollow noopener" target="_blank">std::memory_order</a></li> <li><a href="https://assets.bitbashing.io/papers/lockless.pdf" rel="external nofollow noopener" target="_blank">What Every Systems Programmer Should Know About Lockless Concurrency</a></li> </ul> </li> </ol> <h2 id="references">References</h2> <ul> <li>[1] <a href="https://www.dtic.mil/get-tr-doc/pdf?AD=ADA638015" rel="external nofollow noopener" target="_blank">Shared Memory Consistency Models: A Tutorial</a> </li> <li>[2] <a href="https://www.amazon.com/Computer-Architecture-Quantitative-John-Hennessy/dp/012383872X" rel="external nofollow noopener" target="_blank">Computer Architecture: A Quantitative Approach</a> </li> <li>[3] <a href="https://www.amazon.com/Consistency-Coherence-Synthesis-Lectures-Architecture/dp/1608455645/" rel="external nofollow noopener" target="_blank">A Primer on Memory Consistency and Cache Coherence</a> </li> <li>[4] <a href="https://www.kernel.org/pub/linux/kernel/people/paulmck/perfbook/perfbook.html" rel="external nofollow noopener" target="_blank">Is Parallel Programming Hard, And, If So, What Can You Do About It?</a> </li> <li>[5] <a href="https://www.kernel.org/doc/Documentation/memory-barriers.txt" rel="external nofollow noopener" target="_blank">Linux Kernel Memory Barriers</a> </li> <li>[6] <a href="https://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf" rel="external nofollow noopener" target="_blank">A Tutorial Introduction to the ARM and POWER Relaxed Memory Models</a> </li> <li>[7] <a href="https://www.macs.hw.ac.uk/~hwloidl/Courses/F28HS/Docu/DEN0013D_cortex_a_series_PG.pdf" rel="external nofollow noopener" target="_blank">ARM Cortex-A Series. Programmer’s Guide</a> </li> <li>[8] <a href="https://www.cs.umd.edu/~pugh/java/memoryModel/jsr-133-faq.html" rel="external nofollow noopener" target="_blank">JSR 133 (Java Memory Model) FAQ</a> </li> <li>[9] <a href="https://gee.cs.oswego.edu/dl/jmm/cookbook.html" rel="external nofollow noopener" target="_blank">The JSR-133 Cookbook for Compiler Writers</a> </li> <li>[10] <a href="https://docs.oracle.com/javase/specs/jls/se9/jls9.pdf" rel="external nofollow noopener" target="_blank">The Java Language Specification, Java SE 9 Edition</a> </li> <li>[11] <a href="https://msdn.microsoft.com/en-us/magazine/jj863136" rel="external nofollow noopener" target="_blank">The C# Memory Model in Theory and Practice</a> </li> <li>[12] <a href="https://www.microsoft.com/en-us/download/details.aspx?id=7029" rel="external nofollow noopener" target="_blank">C# Language Specification 5.0</a> </li> <li>[13] <a href="https://gcc.gnu.org/wiki/Atomic/GCCMM" rel="external nofollow noopener" target="_blank">The C++11 Memory Model and GCC</a> </li> <li>[14] <a href="https://en.cppreference.com/w/cpp/atomic/memory_order" rel="external nofollow noopener" target="_blank">std::memory_order</a> </li> <li>[15] <a href="https://assets.bitbashing.io/papers/lockless.pdf" rel="external nofollow noopener" target="_blank">What Every Systems Programmer Should Know About Lockless Concurrency</a> </li> <li>[16] <a href="https://www.open-std.org/jtc1/sc22/wg21/docs/papers/2008/n2664.htm" rel="external nofollow noopener" target="_blank">C++ Data-Dependency Ordering: Atomics and Memory Model</a> </li> <li>[17] <a href="https://en.wikipedia.org/wiki/Category:Compiler_optimizations" rel="external nofollow noopener" target="_blank">Wiki: Compiler optimizations</a> </li> <li>[18] <a href="https://lamport.azurewebsites.net/pubs/multi.pdf" rel="external nofollow noopener" target="_blank">How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs</a> </li> <li>[19] <a href="https://people.eecs.berkeley.edu/~kubitron/courses/cs252-S12/handouts/papers/p434-dubois.pdf" rel="external nofollow noopener" target="_blank">Memory access buffering in multiprocessors</a> </li> <li>[20] <a href="https://eecs.vanderbilt.edu/courses/eece343/papers/p15-gharachorloo.pdf" rel="external nofollow noopener" target="_blank">Memory Consistency and Event Ordering in Scalable Shared-Memory</a> </li> <li>[21] <a href="https://www.cl.cam.ac.uk/~pes20/weakmemory/cacm.pdf" rel="external nofollow noopener" target="_blank">x86-TSO: A Rigorous and Usable Programmer’s Model for x86 Multiprocessors</a> </li> <li>[22] <a href="https://research.microsoft.com/en-us/um/people/lamport/pubs/time-clocks.pdf" rel="external nofollow noopener" target="_blank">Time, Clocks and the Ordering of Events in a Distributed System</a> </li> </ul> </div> </article> <br> <hr> <br> <ul class="list-disc pl-8"></ul> <h2 class="text-3xl font-semibold mb-4 mt-12">Enjoy Reading This Article?</h2> <p class="mb-2">Here are some more articles you might like to read next:</p> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="/blog/2026/al-folio-local-deploy-ubuntu2404/">al-folio 本地部署记录（Ubuntu 24.04）</a> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="/blog/2026/C++-Traits/">C++ Traits</a> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="/blog/2025/%E9%81%93%E6%A0%BC%E6%8B%89%E6%96%AF-%E6%99%AE%E5%85%8B%E7%AE%97%E6%B3%95/">道格拉斯-普克算法(Douglas–Peucker algorithm)</a> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="/blog/2025/CMake%E6%94%AF%E6%8C%81%E5%BA%93/">CMake支持库收集</a> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="/blog/2025/QGC%E9%A3%9E%E8%A1%8C%E5%89%8D%E6%A3%80%E6%9F%A5/">QGC代码架构解析：飞行前检查（起飞条件）</a> </li> </div> </div> <div class="col-sm-3"> <nav id="toc-sidebar" class="sticky-top"></nav> </div> </div> </div> <footer class="fixed-bottom" role="contentinfo"> <div class="container mt-0"> © Copyright 2026 Roderick Huang. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="external nofollow noopener">Jekyll</a> with <a href="https://github.com/alshedivat/al-folio" rel="external nofollow noopener" target="_blank">al-folio</a> theme. Hosted by <a href="https://pages.github.com/" target="_blank" rel="external nofollow noopener">GitHub Pages</a>. Photos from <a href="https://unsplash.com" target="_blank" rel="external nofollow noopener">Unsplash</a>. </div> </footer> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script src="/assets/js/bootstrap.bundle.min.js"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@5.0.0/imagesloaded.pkgd.min.js" integrity="sha256-htrLFfZJ6v5udOG+3kNLINIKh2gvoKqwEhHYfTTMICc=" crossorigin="anonymous"></script> <script defer src="/assets/js/masonry.js?v=a0db7e5d5c70cc3252b3138b0c91dcaf" type="text/javascript"></script> <script defer src="https://cdn.jsdelivr.net/npm/medium-zoom@1.1.0/dist/medium-zoom.min.js" integrity="sha256-ZgMyDAIYDYGxbcpJcfUnYwNevG/xi9OHKaR/8GK+jWc=" crossorigin="anonymous"></script> <script defer src="/assets/js/zoom.js?v=85ddb88934d28b74e78031fd54cf8308"></script> <script defer src="/assets/js/bootstrap-toc.min.js?v=c82ff4de8b0955d6ff14f5b05eed7eb6"></script> <script src="/assets/js/no_defer.js?v=2781658a0a2b13ed609542042a859126"></script> <script defer src="/assets/js/common.js?v=c15de51d4bb57887caa2c21988d97279"></script> <script defer src="/assets/js/copy_code.js?v=c8a01c11a92744d44b093fc3bda915df" type="text/javascript"></script> <script defer src="/assets/js/jupyter_new_tab.js?v=d9f17b6adc2311cbabd747f4538bb15f"></script> <script async src="https://d1bxh8uas1mnw7.cloudfront.net/assets/embed.js"></script> <script async src="https://badge.dimensions.ai/badge.js"></script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js" integrity="sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI=" crossorigin="anonymous"></script> <script src="/assets/js/mathjax-setup.js?v=a5bb4e6a542c546dd929b24b8b236dfd"></script> <script defer src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6" crossorigin="anonymous"></script> <script defer src="/assets/js/progress-bar.js?v=2f30e0e6801ea8f5036fa66e1ab0a71a" type="text/javascript"></script> <script src="/assets/js/vanilla-back-to-top.min.js?v=f40d453793ff4f64e238e420181a1d17"></script> <script>
    addBackToTop();
  </script> <script type="module" src="/assets/js/search/ninja-keys.min.js?v=a3446f084dcaecc5f75aa1757d087dcf"></script> <ninja-keys hidebreadcrumbs noautoloadmdicons placeholder="Type to start searching"></ninja-keys> <script src="/assets/js/search-setup.js?v=6c304f7b1992d4b60f7a07956e52f04a"></script> <script src="/assets/js/search-data.js"></script> <script src="/assets/js/shortcut-key.js?v=ccc841c459bfc0e64c1c2b5acd10df02"></script> </body> </html>