--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml oscTop.twx oscTop.ncd -o oscTop.twr oscTop.pcf -ucf
basys2.ucf

Design file:              oscTop.ncd
Physical constraint file: oscTop.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    4.710(R)|    1.178(R)|clk_BUFGP         |   0.000|
sw<1>       |    5.431(R)|    1.290(R)|clk_BUFGP         |   0.000|
sw<2>       |    5.575(R)|    0.543(R)|clk_BUFGP         |   0.000|
sw<3>       |    5.993(R)|   -0.166(R)|clk_BUFGP         |   0.000|
sw<4>       |    5.341(R)|    1.083(R)|clk_BUFGP         |   0.000|
sw<5>       |    5.838(R)|    0.854(R)|clk_BUFGP         |   0.000|
sw<6>       |    4.480(R)|    0.851(R)|clk_BUFGP         |   0.000|
sw<7>       |    5.780(R)|    0.568(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
HSYNC       |   15.732(R)|clk_BUFGP         |   0.000|
OutBlue     |   23.406(R)|clk_BUFGP         |   0.000|
OutGreen    |   24.215(R)|clk_BUFGP         |   0.000|
OutRed      |   23.404(R)|clk_BUFGP         |   0.000|
VSYNC       |   15.933(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.021|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 07 15:36:27 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 107 MB



