verilog work "netgen/par/CoreAndRAM_timesim.v"
verilog work "CoreAndRAM_Test.v"
