#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: MEHRDAD-HP-WIN

# Fri Jun 28 11:18:38 2019

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\accInc.v" (library work)
@I:"C:\work\tinysdr_fpga_lora_tx\impl1\source\accInc.v":"C:\work\tinysdr_fpga_lora_tx\impl1\source\LoRaTXDefines.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\chirpGenerator.v" (library work)
@I:"C:\work\tinysdr_fpga_lora_tx\impl1\source\chirpGenerator.v":"C:\work\tinysdr_fpga_lora_tx\impl1\source\RadioDefines.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\clockDivider.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\cosIdeal.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\counter.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\DEDFF.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\initialPhase.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\IQSerializer.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\loRaModulator.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\phaseInc.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\radioDefines.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\sinIdeal.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\my_pll_64mhz.v" (library work)
@I::"C:\work\tinysdr_fpga_lora_tx\impl1\source\topModule.v" (library work)
Verilog syntax check successful!
File C:\work\tinysdr_fpga_lora_tx\impl1\source\topModule.v changed - recompiling
Selecting top level module topModule
@N: CG364 :"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.
@N: CG364 :"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.
@N: CG364 :"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
@N: CG364 :"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\ecp5u.v":1568:7:1568:14|Synthesizing module PLLREFCS in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\my_pll_64mhz.v":8:7:8:18|Synthesizing module my_pll_64mhz in library work.
@W: CL168 :"C:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\my_pll_64mhz.v":22:8:22:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\clockDivider.v":14:7:14:18|Synthesizing module clockDivider in library work.
@N: CG179 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\clockDivider.v":43:23:43:28|Removing redundant assignment.
@N: CG179 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\clockDivider.v":50:23:50:29|Removing redundant assignment.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\counter.v":17:7:17:13|Synthesizing module counter in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":16:7:16:25|Synthesizing module loraPacketGenerator in library work.
@N: CG179 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":137:39:137:53|Removing redundant assignment.
@N: CG179 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":138:39:138:52|Removing redundant assignment.
@N: CG179 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":361:26:361:36|Removing redundant assignment.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":58:0:58:5|Register bit BW_select[0] is always 1.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":58:0:58:5|Register bit BW_select[1] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":58:0:58:5|Register bit BW_select[2] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":58:0:58:5|Register bit SF_select[0] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":58:0:58:5|Register bit SF_select[1] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":58:0:58:5|Register bit SF_select[2] is always 1.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[0] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[1] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[2] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[3] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[4] is always 1.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[5] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[6] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[7] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[8] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[9] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[10] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[11] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[12] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit payloadSize[13] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[0] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[1] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[2] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[3] is always 1.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[4] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[5] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[6] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[7] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[8] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[9] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[10] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[11] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[12] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":66:0:66:5|Register bit preambleSize[13] is always 0.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":15:7:15:14|Synthesizing module constant in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\initialPhase.v":15:7:15:18|Synthesizing module initialPhase in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\phaseInc.v":16:7:16:14|Synthesizing module phaseInc in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\accInc.v":15:7:15:12|Synthesizing module accInc in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\cosIdeal.v":4:7:4:14|Synthesizing module cosIdeal in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\sinIdeal.v":4:7:4:14|Synthesizing module sinIdeal in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\chirpGenerator.v":22:7:22:20|Synthesizing module chirpGenerator in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loRaModulator.v":19:7:19:19|Synthesizing module loraModulator in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\DEDFF.v":21:7:21:11|Synthesizing module DEDFF in library work.
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\IQSerializer.v":20:7:20:18|Synthesizing module IQSerializer in library work.
@W:"C:\work\tinysdr_fpga_lora_tx\impl1\source\IQSerializer.v":71:33:71:44|Index into variable I could be out of range - a simulation mismatch is possible
@W:"C:\work\tinysdr_fpga_lora_tx\impl1\source\IQSerializer.v":72:33:72:44|Index into variable I could be out of range - a simulation mismatch is possible
@W:"C:\work\tinysdr_fpga_lora_tx\impl1\source\IQSerializer.v":79:33:79:44|Index into variable Q could be out of range - a simulation mismatch is possible
@W:"C:\work\tinysdr_fpga_lora_tx\impl1\source\IQSerializer.v":80:33:80:44|Index into variable Q could be out of range - a simulation mismatch is possible
@N: CG364 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\topModule.v":8:7:8:15|Synthesizing module topModule in library work.
@W: CG781 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\topModule.v":77:7:77:7|Input CLKI on instance my_pll_instance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\IQSerializer.v":121:0:121:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 5 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
@W: CL246 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\sinIdeal.v":6:24:6:28|Input port bits 13 to 0 of angle[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\cosIdeal.v":6:24:6:28|Input port bits 13 to 0 of angle[33:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\initialPhase.v":20:39:20:44|Input offset is unused.
@N: CL159 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\initialPhase.v":21:40:21:49|Input chirp_size is unused.
@N: CL201 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\loraPacketGenerator.v":112:0:112:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 8 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\counter.v":25:0:25:5|Register bit waitcount[20] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\counter.v":25:0:25:5|Register bit waitcount[21] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\counter.v":25:0:25:5|Register bit waitcount[22] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\counter.v":25:0:25:5|Register bit waitcount[23] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\counter.v":25:0:25:5|Register bit waitcount[24] is always 0.
@N: CL189 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\counter.v":25:0:25:5|Register bit waitcount[25] is always 0.
@W: CL279 :"C:\work\tinysdr_fpga_lora_tx\impl1\source\counter.v":25:0:25:5|Pruning register bits 25 to 20 of waitcount[25:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 28 11:18:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\work\tinysdr_fpga_lora_tx\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 28 11:18:41 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 28 11:18:41 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\work\tinysdr_fpga_lora_tx\impl1\synwork\lora_tx_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 28 11:18:43 2019

###########################################################]
# Fri Jun 28 11:18:43 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1_scck.rpt 
Printing clock  summary report in "C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=56  set on top level netlist topModule

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 148MB)



Clock Summary
******************

          Start                                   Requested     Requested     Clock                                                Clock                     Clock
Level     Clock                                   Frequency     Period        Type                                                 Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                  1.0 MHz       1000.000      system                                               system_clkgroup           0    
                                                                                                                                                                  
0 -       my_pll_64mhz|CLKOP_inferred_clock       1.0 MHz       1000.000      inferred                                             Autoconstr_clkgroup_0     33   
1 .         clockDivider|clkOut_derived_clock     1.0 MHz       1000.000      derived (from my_pll_64mhz|CLKOP_inferred_clock)     Autoconstr_clkgroup_0     311  
==================================================================================================================================================================

@W: MT529 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\clockdivider.v":31:0:31:5|Found inferred clock my_pll_64mhz|CLKOP_inferred_clock which controls 33 sequential elements including clockDivider_0.counter[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 148MB)

Encoding state machine current_state[7:0] (in view: work.loraPacketGenerator(verilog))
original code -> new code
   00000 -> 00000001
   00001 -> 00000010
   00010 -> 00000100
   00011 -> 00001000
   00100 -> 00010000
   00101 -> 00100000
   00110 -> 01000000
   00111 -> 10000000
Encoding state machine current_state[4:0] (in view: work.IQSerializer(verilog))
original code -> new code
   0000 -> 00001
   0010 -> 00010
   0011 -> 00100
   0100 -> 01000
   0101 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 61MB peak: 148MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 28 11:18:45 2019

###########################################################]
# Fri Jun 28 11:18:45 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Encoding state machine current_state[7:0] (in view: work.loraPacketGenerator(verilog))
original code -> new code
   00000 -> 00000001
   00001 -> 00000010
   00010 -> 00000100
   00011 -> 00001000
   00100 -> 00010000
   00101 -> 00100000
   00110 -> 01000000
   00111 -> 10000000
@N: MF179 :|Found 34 by 34 bit equality operator ('==') chirp_count7 (in view: work.chirpGenerator(verilog))
Encoding state machine current_state[4:0] (in view: work.IQSerializer(verilog))
original code -> new code
   0000 -> 00001
   0010 -> 00010
   0011 -> 00100
   0100 -> 01000
   0101 -> 10000

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 188MB peak: 249MB)


Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 210MB peak: 249MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 194MB peak: 249MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 194MB peak: 249MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 185MB peak: 249MB)

@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\lorapacketgenerator.v":112:0:112:5|Found syn_preserve on register loraPacketGenerator_0.symVal[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[18] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP
@W: FX528 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\constant.v":74:0:74:5|Found syn_preserve on register loraModulator_0.constant0.BW_SR[0] which prevents the register from being packed into DSP

Only the first 100 messages of id 'FX528' are reported. To see all messages use 'report_messages -log C:\work\tinysdr_fpga_lora_tx\impl1\synlog\lora_tx_impl1_fpga_mapper.srr -id FX528' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX528} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 188MB peak: 249MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:14s; Memory used current: 194MB peak: 249MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:14s; Memory used current: 193MB peak: 249MB)


Finished preparing to map (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:15s; Memory used current: 192MB peak: 249MB)


Finished technology mapping (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 229MB peak: 249MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		    -3.71ns		1622 /       344
   2		0h:00m:16s		    -3.71ns		1610 /       344
   3		0h:00m:16s		    -3.65ns		1611 /       344
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[21] (in view: work.topModule(verilog)) with 235 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[22] (in view: work.topModule(verilog)) with 214 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[20] (in view: work.topModule(verilog)) with 201 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[23] (in view: work.topModule(verilog)) with 173 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[19] (in view: work.topModule(verilog)) with 244 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[17] (in view: work.topModule(verilog)) with 206 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[18] (in view: work.topModule(verilog)) with 199 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[25] (in view: work.topModule(verilog)) with 163 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[16] (in view: work.topModule(verilog)) with 160 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[15] (in view: work.topModule(verilog)) with 96 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[14] (in view: work.topModule(verilog)) with 55 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[24] (in view: work.topModule(verilog)) with 130 loads 3 times to improve timing.
Timing driven replication report
Added 36 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:16s		    -3.65ns		1611 /       380
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc_fast[21] (in view: work.topModule(verilog)) with 42 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc_fast[22] (in view: work.topModule(verilog)) with 38 loads 3 times to improve timing.
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   5		0h:00m:16s		    -3.65ns		1610 /       386

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:17s; Memory used current: 230MB peak: 249MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:17s; Memory used current: 231MB peak: 249MB)

@N: MT611 :|Automatically generated clock clockDivider|clkOut_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 386 clock pin(s) of sequential element(s)
0 instances converted, 386 sequential instances remain driven by gated/generated clocks

========================================================================================================== Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       my_pll_instance.PLLInst_0     EHXPLLL                386        loraModulator_0.IQStart     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:18s; Memory used current: 191MB peak: 249MB)

Writing Analyst data base C:\work\tinysdr_fpga_lora_tx\impl1\synwork\lora_tx_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:20s; Memory used current: 234MB peak: 249MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:20s; Memory used current: 238MB peak: 249MB)


Start final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:21s; Memory used current: 230MB peak: 249MB)

@W: MT246 :"c:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\my_pll_64mhz.v":69:13:69:22|Blackbox PLLREFCS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\work\tinysdr_fpga_lora_tx\lora_tx_clarity\my_pll_64mhz\my_pll_64mhz.v":58:12:58:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock my_pll_64mhz|CLKOP_inferred_clock with period 9.34ns. Please declare a user-defined clock on object "n:my_pll_instance.CLKOP"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun 28 11:19:11 2019
#


Top view:               topModule
Requested Frequency:    107.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.385

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------
my_pll_64mhz|CLKOP_inferred_clock     107.1 MHz     62.1 MHz      9.340         16.111        -3.385     inferred     Autoconstr_clkgroup_0
System                                1.0 MHz       1.0 MHz       1000.000      996.785       3.215      system       system_clkgroup      
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise      |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack     |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |  1000.000    1000.000  |  No paths    -      |  No paths    -       |  No paths    -    
System                             my_pll_64mhz|CLKOP_inferred_clock  |  9.340       3.215     |  No paths    -      |  No paths    -       |  No paths    -    
my_pll_64mhz|CLKOP_inferred_clock  System                             |  9.340       8.313     |  No paths    -      |  No paths    -       |  No paths    -    
my_pll_64mhz|CLKOP_inferred_clock  my_pll_64mhz|CLKOP_inferred_clock  |  9.340       -1.438    |  9.340       5.627  |  4.670       -3.385  |  4.670       0.888
================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: my_pll_64mhz|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                   Arrival           
Instance                                   Reference                             Type        Pin     Net              Time        Slack 
                                           Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc_fast[20]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc_fast[20]     1.124       -3.385
loraModulator_0.chirpGen0.acc_fast[23]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc_fast[23]     1.110       -3.371
loraModulator_0.chirpGen0.acc[29]          my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[29]          0.985       -3.317
loraModulator_0.chirpGen0.acc[30]          my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[30]          0.985       -3.317
loraModulator_0.chirpGen0.acc[31]          my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[31]          0.985       -3.317
loraModulator_0.chirpGen0.acc[32]          my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc[32]          0.985       -3.317
loraModulator_0.chirpGen0.acc_fast[19]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc_fast[19]     1.136       -3.303
loraModulator_0.chirpGen0.acc_fast[18]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc_fast[18]     1.121       -3.288
loraModulator_0.chirpGen0.acc_fast[17]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc_fast[17]     1.126       -3.282
loraModulator_0.chirpGen0.acc_fast[15]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     Q       acc_fast[15]     1.057       -3.279
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                  Required           
Instance                                Reference                             Type        Pin     Net             Time         Slack 
                                        Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------
IQSerializer_0.DEDFF_0.neg_edge         my_pll_64mhz|CLKOP_inferred_clock     FD1S3IX     D       Q2              4.616        -3.385
loraModulator_0.chirpGen0.phase[33]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[33]     9.286        -1.438
loraModulator_0.chirpGen0.phase[31]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[31]     9.286        -1.377
loraModulator_0.chirpGen0.phase[32]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[32]     9.286        -1.377
loraModulator_0.chirpGen0.phase[29]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[29]     9.286        -1.316
loraModulator_0.chirpGen0.phase[30]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[30]     9.286        -1.316
loraModulator_0.chirpGen0.phase[27]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[27]     9.286        -1.255
loraModulator_0.chirpGen0.phase[28]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[28]     9.286        -1.255
loraModulator_0.chirpGen0.phase[25]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[25]     9.286        -1.194
loraModulator_0.chirpGen0.phase[26]     my_pll_64mhz|CLKOP_inferred_clock     FD1P3IX     D       phase_3[26]     9.286        -1.194
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.670
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.616

    - Propagation time:                      8.001
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.385

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc_fast[20] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc_fast[20]                              FD1P3IX      Q        Out     1.124     1.124       -         
acc_fast[20]                                                        Net          -        -       -         -           38        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_15_i_o3[6]      ORCALUT4     A        In      0.000     1.124       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_15_i_o3[6]      ORCALUT4     Z        Out     0.846     1.970       -         
N_565                                                               Net          -        -       -         -           23        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_460[6]      ORCALUT4     B        In      0.000     1.970       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_460[6]      ORCALUT4     Z        Out     0.708     2.678       -         
N_1547                                                              Net          -        -       -         -           3         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_168[7]      ORCALUT4     B        In      0.000     2.678       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_168[7]      ORCALUT4     Z        Out     0.606     3.284       -         
N_1468                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_6[7]        ORCALUT4     C        In      0.000     3.284       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_6[7]        ORCALUT4     Z        Out     0.660     3.944       -         
N_758                                                               Net          -        -       -         -           2         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_31[7]     ORCALUT4     A        In      0.000     3.944       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_31[7]     ORCALUT4     Z        Out     0.606     4.550       -         
cosOut_0_i_a2_i_o2_0_31[7]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_32[7]     ORCALUT4     D        In      0.000     4.550       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_32[7]     ORCALUT4     Z        Out     0.606     5.156       -         
cosOut_0_i_a2_i_o2_0_32[7]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0[7]        ORCALUT4     D        In      0.000     5.156       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0[7]        ORCALUT4     Z        Out     0.606     5.762       -         
N_1585                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        ALUT     In      0.000     5.762       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        Z        Out     0.457     6.219       -         
N_777                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     B        In      0.000     6.219       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     Z        Out     0.606     6.825       -         
DEDFF_D1_iv_0_m2_1_1                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     A        In      0.000     6.825       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     Z        Out     0.606     7.431       -         
N_43                                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     C        In      0.000     7.431       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     Z        Out     0.180     7.611       -         
DEDFF_D1_iv_0_3                                                     Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     C        In      0.000     7.611       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     8.001       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     8.001       -         
==================================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.670
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.616

    - Propagation time:                      7.987
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.371

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc_fast[23] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc_fast[23]                              FD1P3IX      Q        Out     1.110     1.110       -         
acc_fast[23]                                                        Net          -        -       -         -           30        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_18_i_o2[6]      ORCALUT4     A        In      0.000     1.110       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a65_18_i_o2[6]      ORCALUT4     Z        Out     0.846     1.956       -         
N_555                                                               Net          -        -       -         -           23        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_460[6]      ORCALUT4     A        In      0.000     1.956       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_0_0_a2_i_a2_460[6]      ORCALUT4     Z        Out     0.708     2.664       -         
N_1547                                                              Net          -        -       -         -           3         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_168[7]      ORCALUT4     B        In      0.000     2.664       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_168[7]      ORCALUT4     Z        Out     0.606     3.270       -         
N_1468                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_6[7]        ORCALUT4     C        In      0.000     3.270       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_6[7]        ORCALUT4     Z        Out     0.660     3.930       -         
N_758                                                               Net          -        -       -         -           2         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_31[7]     ORCALUT4     A        In      0.000     3.930       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_31[7]     ORCALUT4     Z        Out     0.606     4.536       -         
cosOut_0_i_a2_i_o2_0_31[7]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_32[7]     ORCALUT4     D        In      0.000     4.536       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_32[7]     ORCALUT4     Z        Out     0.606     5.142       -         
cosOut_0_i_a2_i_o2_0_32[7]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0[7]        ORCALUT4     D        In      0.000     5.142       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0[7]        ORCALUT4     Z        Out     0.606     5.748       -         
N_1585                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        ALUT     In      0.000     5.748       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        Z        Out     0.457     6.205       -         
N_777                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     B        In      0.000     6.205       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     Z        Out     0.606     6.811       -         
DEDFF_D1_iv_0_m2_1_1                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     A        In      0.000     6.811       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     Z        Out     0.606     7.417       -         
N_43                                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     C        In      0.000     7.417       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     Z        Out     0.180     7.597       -         
DEDFF_D1_iv_0_3                                                     Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     C        In      0.000     7.597       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.987       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.987       -         
==================================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.670
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.616

    - Propagation time:                      7.933
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.317

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[29] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[29]                                   FD1P3IX      Q        Out     0.985     0.985       -         
acc[29]                                                             Net          -        -       -         -           4         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_a2_9_0_i_o2[8]        ORCALUT4     A        In      0.000     0.985       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_a2_9_0_i_o2[8]        ORCALUT4     Z        Out     0.828     1.813       -         
N_539                                                               Net          -        -       -         -           16        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_0_o3[10]              ORCALUT4     A        In      0.000     1.813       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_0_o3[10]              ORCALUT4     Z        Out     0.851     2.664       -         
N_541                                                               Net          -        -       -         -           25        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_2[7]        ORCALUT4     A        In      0.000     2.664       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_2[7]        ORCALUT4     Z        Out     0.606     3.270       -         
N_1236                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_0[7]      ORCALUT4     B        In      0.000     3.270       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_0[7]      ORCALUT4     Z        Out     0.606     3.876       -         
cosOut_0_i_a2_i_o2_0[7]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_4_2[7]      ORCALUT4     D        In      0.000     3.876       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_4_2[7]      ORCALUT4     Z        Out     0.606     4.482       -         
cosOut_0_i_a2_i_o2_4[7]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_12_0[7]     ORCALUT4     C        In      0.000     4.482       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_12_0[7]     ORCALUT4     Z        Out     0.606     5.088       -         
cosOut_0_i_a2_i_o2_12[7]                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2[7]          ORCALUT4     B        In      0.000     5.088       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2[7]          ORCALUT4     Z        Out     0.606     5.694       -         
N_529                                                               Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        BLUT     In      0.000     5.694       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        Z        Out     0.457     6.151       -         
N_777                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     B        In      0.000     6.151       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     Z        Out     0.606     6.757       -         
DEDFF_D1_iv_0_m2_1_1                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     A        In      0.000     6.757       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     Z        Out     0.606     7.363       -         
N_43                                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     C        In      0.000     7.363       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     Z        Out     0.180     7.543       -         
DEDFF_D1_iv_0_3                                                     Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     C        In      0.000     7.543       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.933       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.933       -         
==================================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.670
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.616

    - Propagation time:                      7.933
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.317

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[30] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[30]                                   FD1P3IX      Q        Out     0.985     0.985       -         
acc[30]                                                             Net          -        -       -         -           4         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_a2_9_0_i_o2[8]        ORCALUT4     B        In      0.000     0.985       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_a2_9_0_i_o2[8]        ORCALUT4     Z        Out     0.828     1.813       -         
N_539                                                               Net          -        -       -         -           16        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_0_o3[10]              ORCALUT4     A        In      0.000     1.813       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_0_o3[10]              ORCALUT4     Z        Out     0.851     2.664       -         
N_541                                                               Net          -        -       -         -           25        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_2[7]        ORCALUT4     A        In      0.000     2.664       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_2[7]        ORCALUT4     Z        Out     0.606     3.270       -         
N_1236                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_0[7]      ORCALUT4     B        In      0.000     3.270       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_0[7]      ORCALUT4     Z        Out     0.606     3.876       -         
cosOut_0_i_a2_i_o2_0[7]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_4_2[7]      ORCALUT4     D        In      0.000     3.876       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_4_2[7]      ORCALUT4     Z        Out     0.606     4.482       -         
cosOut_0_i_a2_i_o2_4[7]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_12_0[7]     ORCALUT4     C        In      0.000     4.482       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_12_0[7]     ORCALUT4     Z        Out     0.606     5.088       -         
cosOut_0_i_a2_i_o2_12[7]                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2[7]          ORCALUT4     B        In      0.000     5.088       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2[7]          ORCALUT4     Z        Out     0.606     5.694       -         
N_529                                                               Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        BLUT     In      0.000     5.694       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        Z        Out     0.457     6.151       -         
N_777                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     B        In      0.000     6.151       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     Z        Out     0.606     6.757       -         
DEDFF_D1_iv_0_m2_1_1                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     A        In      0.000     6.757       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     Z        Out     0.606     7.363       -         
N_43                                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     C        In      0.000     7.363       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     Z        Out     0.180     7.543       -         
DEDFF_D1_iv_0_3                                                     Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     C        In      0.000     7.543       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.933       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.933       -         
==================================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.670
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.616

    - Propagation time:                      7.933
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.317

    Number of logic level(s):                12
    Starting point:                          loraModulator_0.chirpGen0.acc[31] / Q
    Ending point:                            IQSerializer_0.DEDFF_0.neg_edge / D
    The start point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [falling] on pin CK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.acc[31]                                   FD1P3IX      Q        Out     0.985     0.985       -         
acc[31]                                                             Net          -        -       -         -           4         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_a2_9_0_i_o2[8]        ORCALUT4     C        In      0.000     0.985       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_a2_9_0_i_o2[8]        ORCALUT4     Z        Out     0.828     1.813       -         
N_539                                                               Net          -        -       -         -           16        
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_0_o3[10]              ORCALUT4     A        In      0.000     1.813       -         
loraModulator_0.chirpGen0.sinIdeal_0.sinOut_i_0_o3[10]              ORCALUT4     Z        Out     0.851     2.664       -         
N_541                                                               Net          -        -       -         -           25        
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_2[7]        ORCALUT4     A        In      0.000     2.664       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_a2_2[7]        ORCALUT4     Z        Out     0.606     3.270       -         
N_1236                                                              Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_0[7]      ORCALUT4     B        In      0.000     3.270       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_0_0[7]      ORCALUT4     Z        Out     0.606     3.876       -         
cosOut_0_i_a2_i_o2_0[7]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_4_2[7]      ORCALUT4     D        In      0.000     3.876       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_4_2[7]      ORCALUT4     Z        Out     0.606     4.482       -         
cosOut_0_i_a2_i_o2_4[7]                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_12_0[7]     ORCALUT4     C        In      0.000     4.482       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2_12_0[7]     ORCALUT4     Z        Out     0.606     5.088       -         
cosOut_0_i_a2_i_o2_12[7]                                            Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2[7]          ORCALUT4     B        In      0.000     5.088       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_o2[7]          ORCALUT4     Z        Out     0.606     5.694       -         
N_529                                                               Net          -        -       -         -           1         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        BLUT     In      0.000     5.694       -         
loraModulator_0.chirpGen0.cosIdeal_0.cosOut_0_i_a2_i_m3[7]          PFUMX        Z        Out     0.457     6.151       -         
N_777                                                               Net          -        -       -         -           2         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     B        In      0.000     6.151       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1_1                                 ORCALUT4     Z        Out     0.606     6.757       -         
DEDFF_D1_iv_0_m2_1_1                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     A        In      0.000     6.757       -         
IQSerializer_0.DEDFF_D1_iv_0_m2_1                                   ORCALUT4     Z        Out     0.606     7.363       -         
N_43                                                                Net          -        -       -         -           1         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     C        In      0.000     7.363       -         
IQSerializer_0.DEDFF_D1_iv_0_3                                      ORCALUT4     Z        Out     0.180     7.543       -         
DEDFF_D1_iv_0_3                                                     Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     C        In      0.000     7.543       -         
IQSerializer_0.DEDFF_0.Q2                                           ORCALUT4     Z        Out     0.390     7.933       -         
Q2                                                                  Net          -        -       -         -           1         
IQSerializer_0.DEDFF_0.neg_edge                                     FD1S3IX      D        In      0.000     7.933       -         
==================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                               Arrival          
Instance                                                    Reference     Type       Pin     Net                   Time        Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]      System        ALU54B     R16     un1_BW_SR_add_R16     0.000       3.215
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]      System        ALU54B     R17     un1_BW_SR_add_R17     0.000       3.215
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R0      un1_BW_SR_add_R0      0.000       3.276
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R1      un1_BW_SR_add_R1      0.000       3.276
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R2      un1_BW_SR_add_R2      0.000       3.276
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R3      un1_BW_SR_add_R3      0.000       3.276
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R4      un1_BW_SR_add_R4      0.000       3.337
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R5      un1_BW_SR_add_R5      0.000       3.337
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R6      un1_BW_SR_add_R6      0.000       3.337
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[18:71]     System        ALU54B     R7      un1_BW_SR_add_R7      0.000       3.337
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                          Required          
Instance                                Reference     Type        Pin     Net             Time         Slack
                                        Clock                                                               
------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase[33]     System        FD1P3IX     D       phase_3[33]     9.286        3.215
loraModulator_0.chirpGen0.phase[31]     System        FD1P3IX     D       phase_3[31]     9.286        3.276
loraModulator_0.chirpGen0.phase[32]     System        FD1P3IX     D       phase_3[32]     9.286        3.276
loraModulator_0.chirpGen0.phase[29]     System        FD1P3IX     D       phase_3[29]     9.286        3.337
loraModulator_0.chirpGen0.phase[30]     System        FD1P3IX     D       phase_3[30]     9.286        3.337
loraModulator_0.chirpGen0.phase[27]     System        FD1P3IX     D       phase_3[27]     9.286        3.398
loraModulator_0.chirpGen0.phase[28]     System        FD1P3IX     D       phase_3[28]     9.286        3.398
loraModulator_0.chirpGen0.phase[25]     System        FD1P3IX     D       phase_3[25]     9.286        3.459
loraModulator_0.chirpGen0.phase[26]     System        FD1P3IX     D       phase_3[26]     9.286        3.459
loraModulator_0.chirpGen0.phase[23]     System        FD1P3IX     D       phase_3[23]     9.286        3.520
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.340
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.286

    - Propagation time:                      6.071
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.215

    Number of logic level(s):                27
    Starting point:                          loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53] / R16
    Ending point:                            loraModulator_0.chirpGen0.phase[33] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            my_pll_64mhz|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
loraModulator_0.chirpGen0.phase_u1.un1_BW_SR_add[0:53]          ALU54B       R16      Out     0.000     0.000       -         
un1_BW_SR_add_R16                                               Net          -        -       -         -           3         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     C        In      0.000     0.000       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_df16          ORCALUT4     Z        Out     0.606     0.606       -         
un1_phaseOut_1_df16                                             Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        A1       In      0.000     0.606       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[15]     CCU2C        COUT     Out     0.900     1.506       -         
un1_phaseOut_1_cry[16]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        CIN      In      0.000     1.506       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[18]     CCU2C        COUT     Out     0.061     1.567       -         
un1_phaseOut_1_cry[20]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        CIN      In      0.000     1.567       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[22]     CCU2C        COUT     Out     0.061     1.628       -         
un1_phaseOut_1_cry[24]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        CIN      In      0.000     1.628       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[26]     CCU2C        COUT     Out     0.061     1.689       -         
un1_phaseOut_1_cry[28]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        CIN      In      0.000     1.689       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[30]     CCU2C        COUT     Out     0.061     1.750       -         
un1_phaseOut_1_cry_cry[32]                                      Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        CIN      In      0.000     1.750       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut_1_cry_0[32]     CCU2C        S0       Out     0.698     2.447       -         
un1_phaseOut_1_cry[32]                                          Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     B        In      0.000     2.447       -         
loraModulator_0.chirpGen0.phase_u1.un1_phaseOut30               ORCALUT4     Z        Out     0.870     3.317       -         
un1_phaseOut30                                                  Net          -        -       -         -           34        
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        B1       In      0.000     3.317       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_0_0             CCU2C        COUT     Out     0.900     4.218       -         
phaseOut_cry_0                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        CIN      In      0.000     4.218       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_1_0             CCU2C        COUT     Out     0.061     4.279       -         
phaseOut_cry_2                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        CIN      In      0.000     4.279       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_3_0             CCU2C        COUT     Out     0.061     4.340       -         
phaseOut_cry_4                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        CIN      In      0.000     4.340       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_5_0             CCU2C        COUT     Out     0.061     4.401       -         
phaseOut_cry_6                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        CIN      In      0.000     4.401       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_7_0             CCU2C        COUT     Out     0.061     4.462       -         
phaseOut_cry_8                                                  Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        CIN      In      0.000     4.462       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_9_0             CCU2C        COUT     Out     0.061     4.522       -         
phaseOut_cry_10                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        CIN      In      0.000     4.522       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_11_0            CCU2C        COUT     Out     0.061     4.583       -         
phaseOut_cry_12                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        CIN      In      0.000     4.583       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_13_0            CCU2C        COUT     Out     0.061     4.644       -         
phaseOut_cry_14                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        CIN      In      0.000     4.644       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_15_0            CCU2C        COUT     Out     0.061     4.705       -         
phaseOut_cry_16                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        CIN      In      0.000     4.705       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_17_0            CCU2C        COUT     Out     0.061     4.766       -         
phaseOut_cry_18                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        CIN      In      0.000     4.766       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_19_0            CCU2C        COUT     Out     0.061     4.827       -         
phaseOut_cry_20                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        CIN      In      0.000     4.827       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_21_0            CCU2C        COUT     Out     0.061     4.888       -         
phaseOut_cry_22                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        CIN      In      0.000     4.888       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_23_0            CCU2C        COUT     Out     0.061     4.949       -         
phaseOut_cry_24                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        CIN      In      0.000     4.949       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_25_0            CCU2C        COUT     Out     0.061     5.011       -         
phaseOut_cry_26                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        CIN      In      0.000     5.011       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_27_0            CCU2C        COUT     Out     0.061     5.072       -         
phaseOut_cry_28                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        CIN      In      0.000     5.072       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_29_0            CCU2C        COUT     Out     0.061     5.133       -         
phaseOut_cry_30                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        CIN      In      0.000     5.133       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_cry_31_0            CCU2C        COUT     Out     0.061     5.194       -         
phaseOut_cry_32                                                 Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        CIN      In      0.000     5.194       -         
loraModulator_0.chirpGen0.phase_u1.phaseOut_s_33_0              CCU2C        S0       Out     0.698     5.891       -         
phaseNextOut[33]                                                Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     A        In      0.000     5.891       -         
loraModulator_0.chirpGen0.phase_u1.phase_3[33]                  ORCALUT4     Z        Out     0.180     6.071       -         
phase_3[33]                                                     Net          -        -       -         -           1         
loraModulator_0.chirpGen0.phase[33]                             FD1P3IX      D        In      0.000     6.071       -         
==============================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:21s; Memory used current: 231MB peak: 249MB)


Finished timing report (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:21s; Memory used current: 231MB peak: 249MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_25f-6

Register bits: 386 of 24288 (2%)
PIC Latch:       0
I/O cells:       7

DSP primitives:       9 of 42 (21%)

Details:
ALU54B:         3
CCU2C:          187
EHXPLLL:        1
FD1P3AX:        49
FD1P3IX:        197
FD1S3AX:        1
FD1S3AY:        1
FD1S3IX:        135
FD1S3JX:        3
GSR:            1
IB:             2
INV:            6
L6MUX21:        2
MULT18X18D:     6
OB:             5
ORCALUT4:       1593
PFUMX:          29
PLLREFCS:       1
PUR:            1
VHI:            15
VLO:            15
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:21s; Memory used current: 41MB peak: 249MB)

Process took 0h:00m:26s realtime, 0h:00m:21s cputime
# Fri Jun 28 11:19:11 2019

###########################################################]
