 ==  Bambu executed with: bambu -O3 -falign-loops -fno-cprop-registers -fno-if-conversion -fno-peephole2 -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/mergesort/includes/values_52 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/mergesort/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    merge
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 8
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 184
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 8
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 184
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function merge:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 1.60 seconds


  Scheduling Information of function merge:
    Number of control steps: 213
    Minimum slack: 0.17169999899999955
    Estimated max frequency (MHz): 207.11223407677394
  Time to perform scheduling: 1.08 seconds


  State Transition Graph Information of function merge:
    Number of states: 212
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.08 seconds


  Easy binding information for function merge:
    Bound operations:558/1080
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function merge:
    Number of storage values inserted: 285
  Time to compute storage value information: 0.00 seconds


  Register binding information for function merge:
    Register allocation algorithm obtains a sub-optimal result: 159 registers(LB:111)
  Time to perform register binding: 0.44 seconds


  Register binding information for function merge:
    Register allocation algorithm obtains a sub-optimal result: 220 registers(LB:111)
  Time to perform register binding: 0.24 seconds


  Register binding information for function merge:
    Register allocation algorithm obtains a sub-optimal result: 220 registers(LB:111)
  Time to perform register binding: 0.24 seconds


  Module binding information for function merge:
    Number of modules instantiated: 958
    Number of possible conflicts for possible false paths introduced by resource sharing: 6
    Estimated resources area (no Muxes and address logic): 3749
    Estimated area of MUX21: 954
    Total estimated area: 4703
    Estimated number of DSPs: 0
    Slack computed in 0.02 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.50 seconds
    Clique covering computation completed in 0.53 seconds
  Time to perform module binding: 1.08 seconds


  Register binding information for function merge:
    Register allocation algorithm obtains a sub-optimal result: 220 registers(LB:111)
  Time to perform register binding: 0.25 seconds


  Connection Binding Information for function merge:
    Number of allocated multiplexers (2-to-1 equivalent): 194
  Time to perform interconnection binding: 0.04 seconds

  Total number of flip-flops in function merge: 1229

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Scheduling Information of function main:
    Number of control steps: 17
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 29
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:3/17
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 399
    Total estimated area: 2399
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 26
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/mergesort/files/values_52/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 1026 cycles
  Number of executions     : 1
  Average execution        : 1026 cycles
