

================================================================
== Synthesis Summary Report of 'bcd_4_digit_adder'
================================================================
+ General Information: 
    * Date:           Mon Apr  1 07:33:39 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        bcd_4-digit_adder
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |                    Modules                    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |            |     |
    |                    & Loops                    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +-----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ bcd_4_digit_adder                            |     -|  1.77|        7|  70.000|         -|        8|     -|        no|     -|   -|  269 (~0%)|  2526 (~0%)|    -|
    | + bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1  |     -|  1.77|        5|  50.000|         -|        5|     -|        no|     -|   -|  136 (~0%)|  2332 (~0%)|    -|
    |  o VITIS_LOOP_26_1                            |     -|  7.30|        3|  30.000|         1|        1|     3|       yes|     -|   -|          -|           -|    -|
    +-----------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| a     | ap_none | in        | 128      |
| b     | ap_none | in        | 128      |
| cin   | ap_none | in        | 1        |
| cout  | ap_vld  | out       | 1        |
| sum_i | ap_ovld | in        | 128      |
| sum_o | ap_ovld | out       | 128      |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------+
| Argument | Direction | Datatype                       |
+----------+-----------+--------------------------------+
| a        | in        | array<unsigned int, 4> const & |
| b        | in        | array<unsigned int, 4> const & |
| cin      | in        | bool                           |
| cout     | out       | bool&                          |
| sum      | inout     | array<unsigned int, 4>&        |
+----------+-----------+--------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| cin      | cin          | port    |
| cout     | cout         | port    |
| cout     | cout_ap_vld  | port    |
| sum      | sum_i        | port    |
| sum      | sum_o        | port    |
| sum      | sum_o_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                          | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------------------+-----+--------+----------+-----+--------+---------+
| + bcd_4_digit_adder                           | 0   |        |          |     |        |         |
|   add_ln12_fu_139_p2                          |     |        | add_ln12 | add | fabric | 0       |
|  + bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1 | 0   |        |          |     |        |         |
|    add_ln8_fu_198_p2                          |     |        | add_ln8  | add | fabric | 0       |
|    add_ln12_fu_220_p2                         |     |        | add_ln12 | add | fabric | 0       |
|    add_ln26_fu_268_p2                         |     |        | add_ln26 | add | fabric | 0       |
+-----------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

