# Reading D:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do non_pipelined_processor_quartus_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Non-Pipelined-Processor/source_files {D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:15 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Non-Pipelined-Processor/source_files" D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v 
# -- Compiling module control_main_decoder
# 
# Top level modules:
# 	control_main_decoder
# End time: 18:24:16 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Non-Pipelined-Processor/source_files {D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:16 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Non-Pipelined-Processor/source_files" D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v 
# -- Compiling module control_alu_decoder
# 
# Top level modules:
# 	control_alu_decoder
# End time: 18:24:16 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Non-Pipelined-Processor/source_files {D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:16 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Non-Pipelined-Processor/source_files" D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:24:16 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Non-Pipelined-Processor/source_files {D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:16 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Non-Pipelined-Processor/source_files" D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 18:24:16 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
