
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
‚
Running: %s
333*	simulator2∂
°/home/rafael/opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L secureip --snapshot tb_behav --prj /home/rafael/Dropbox/Aulas/Pos/2014/Logica_Programavel/Exemplos/7segmentos/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.sim/sim_1/behav/tb.prj work.tb 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
ó
(Analyzing VHDL file "%s" into library %s163*xsimverific2¥
ü/home/rafael/Dropbox/Aulas/Pos/2014/Logica_Programavel/Exemplos/7segmentos/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/RGB_controller.vhd2default:default2
work2default:defaultZ10-163
ó
(Analyzing VHDL file "%s" into library %s163*xsimverific2¥
ü/home/rafael/Dropbox/Aulas/Pos/2014/Logica_Programavel/Exemplos/7segmentos/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/controlador_7s.vhd2default:default2
work2default:defaultZ10-163
á
(Analyzing VHDL file "%s" into library %s163*xsimverific2§
è/home/rafael/Dropbox/Aulas/Pos/2014/Logica_Programavel/Exemplos/7segmentos/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sim_1/new/tb.vhd2default:default2
work2default:defaultZ10-163
∂
+Analyzing Verilog file "%s" into library %s165*xsimverific2Q
=/home/rafael/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package ieee.std_logic_unsigned2default:defaultZ43-3505
X
Compiling %s
389*	simulator2,
package ieee.numeric_std2default:defaultZ43-3505
ë
Compiling %s
389*	simulator2e
Qarchitecture behavioral of entity work.controlador_7s [\controlador_7s(100,400)\]2default:defaultZ43-3505
é
Compiling %s
389*	simulator2b
Narchitecture behavioral of entity work.RGB_controller [rgb_controller_default]2default:defaultZ43-3505
i
Compiling %s
389*	simulator2=
)architecture behavioral of entity work.tb2default:defaultZ43-3505
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
X
Built simulation snapshot %s
278*	simulator2
tb_behav2default:defaultZ43-3394


End Record