// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module DCache(
  input         clock,
                reset,
                auto_out_a_ready,
                auto_out_b_valid,
  input  [1:0]  auto_out_b_bits_param,
  input  [3:0]  auto_out_b_bits_size,
  input         auto_out_b_bits_source,
  input  [31:0] auto_out_b_bits_address,
  input         auto_out_c_ready,
                auto_out_d_valid,
  input  [2:0]  auto_out_d_bits_opcode,
  input  [1:0]  auto_out_d_bits_param,
  input  [3:0]  auto_out_d_bits_size,
  input         auto_out_d_bits_source,
  input  [2:0]  auto_out_d_bits_sink,
  input         auto_out_d_bits_denied,
  input  [63:0] auto_out_d_bits_data,
  input         auto_out_e_ready,
                io_cpu_req_valid,
  input  [39:0] io_cpu_req_bits_addr,
  input  [6:0]  io_cpu_req_bits_tag,
  input  [4:0]  io_cpu_req_bits_cmd,
  input  [1:0]  io_cpu_req_bits_size,
  input         io_cpu_req_bits_signed,
  input  [1:0]  io_cpu_req_bits_dprv,
  input         io_cpu_req_bits_dv,
                io_cpu_req_bits_phys,
                io_cpu_req_bits_no_alloc,
                io_cpu_req_bits_no_xcpt,
  input  [7:0]  io_cpu_req_bits_mask,
  input         io_cpu_s1_kill,
  input  [63:0] io_cpu_s1_data_data,
  input  [7:0]  io_cpu_s1_data_mask,
  input         io_cpu_s2_kill,
                io_ptw_req_ready,
                io_ptw_resp_valid,
                io_ptw_resp_bits_ae_ptw,
                io_ptw_resp_bits_ae_final,
                io_ptw_resp_bits_pf,
                io_ptw_resp_bits_gf,
                io_ptw_resp_bits_hr,
                io_ptw_resp_bits_hw,
                io_ptw_resp_bits_hx,
  input  [43:0] io_ptw_resp_bits_pte_ppn,
  input         io_ptw_resp_bits_pte_d,
                io_ptw_resp_bits_pte_a,
                io_ptw_resp_bits_pte_g,
                io_ptw_resp_bits_pte_u,
                io_ptw_resp_bits_pte_x,
                io_ptw_resp_bits_pte_w,
                io_ptw_resp_bits_pte_r,
                io_ptw_resp_bits_pte_v,
  input  [1:0]  io_ptw_resp_bits_level,
  input         io_ptw_resp_bits_homogeneous,
  input  [3:0]  io_ptw_ptbr_mode,
  input         io_ptw_status_debug,
                io_ptw_status_mxr,
                io_ptw_status_sum,
                io_ptw_pmp_0_cfg_l,
  input  [1:0]  io_ptw_pmp_0_cfg_a,
  input         io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  input  [29:0] io_ptw_pmp_0_addr,
  input  [31:0] io_ptw_pmp_0_mask,
  input         io_ptw_pmp_1_cfg_l,
  input  [1:0]  io_ptw_pmp_1_cfg_a,
  input         io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  input  [29:0] io_ptw_pmp_1_addr,
  input  [31:0] io_ptw_pmp_1_mask,
  input         io_ptw_pmp_2_cfg_l,
  input  [1:0]  io_ptw_pmp_2_cfg_a,
  input         io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  input  [29:0] io_ptw_pmp_2_addr,
  input  [31:0] io_ptw_pmp_2_mask,
  input         io_ptw_pmp_3_cfg_l,
  input  [1:0]  io_ptw_pmp_3_cfg_a,
  input         io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  input  [29:0] io_ptw_pmp_3_addr,
  input  [31:0] io_ptw_pmp_3_mask,
  input         io_ptw_pmp_4_cfg_l,
  input  [1:0]  io_ptw_pmp_4_cfg_a,
  input         io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  input  [29:0] io_ptw_pmp_4_addr,
  input  [31:0] io_ptw_pmp_4_mask,
  input         io_ptw_pmp_5_cfg_l,
  input  [1:0]  io_ptw_pmp_5_cfg_a,
  input         io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  input  [29:0] io_ptw_pmp_5_addr,
  input  [31:0] io_ptw_pmp_5_mask,
  input         io_ptw_pmp_6_cfg_l,
  input  [1:0]  io_ptw_pmp_6_cfg_a,
  input         io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  input  [29:0] io_ptw_pmp_6_addr,
  input  [31:0] io_ptw_pmp_6_mask,
  input         io_ptw_pmp_7_cfg_l,
  input  [1:0]  io_ptw_pmp_7_cfg_a,
  input         io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  input  [29:0] io_ptw_pmp_7_addr,
  input  [31:0] io_ptw_pmp_7_mask,
  input         io_ptw_pmp_8_cfg_l,
  input  [1:0]  io_ptw_pmp_8_cfg_a,
  input         io_ptw_pmp_8_cfg_x,
                io_ptw_pmp_8_cfg_w,
                io_ptw_pmp_8_cfg_r,
  input  [29:0] io_ptw_pmp_8_addr,
  input  [31:0] io_ptw_pmp_8_mask,
  input         io_ptw_pmp_9_cfg_l,
  input  [1:0]  io_ptw_pmp_9_cfg_a,
  input         io_ptw_pmp_9_cfg_x,
                io_ptw_pmp_9_cfg_w,
                io_ptw_pmp_9_cfg_r,
  input  [29:0] io_ptw_pmp_9_addr,
  input  [31:0] io_ptw_pmp_9_mask,
  input         io_ptw_pmp_10_cfg_l,
  input  [1:0]  io_ptw_pmp_10_cfg_a,
  input         io_ptw_pmp_10_cfg_x,
                io_ptw_pmp_10_cfg_w,
                io_ptw_pmp_10_cfg_r,
  input  [29:0] io_ptw_pmp_10_addr,
  input  [31:0] io_ptw_pmp_10_mask,
  input         io_ptw_pmp_11_cfg_l,
  input  [1:0]  io_ptw_pmp_11_cfg_a,
  input         io_ptw_pmp_11_cfg_x,
                io_ptw_pmp_11_cfg_w,
                io_ptw_pmp_11_cfg_r,
  input  [29:0] io_ptw_pmp_11_addr,
  input  [31:0] io_ptw_pmp_11_mask,
  input         io_ptw_pmp_12_cfg_l,
  input  [1:0]  io_ptw_pmp_12_cfg_a,
  input         io_ptw_pmp_12_cfg_x,
                io_ptw_pmp_12_cfg_w,
                io_ptw_pmp_12_cfg_r,
  input  [29:0] io_ptw_pmp_12_addr,
  input  [31:0] io_ptw_pmp_12_mask,
  input         io_ptw_pmp_13_cfg_l,
  input  [1:0]  io_ptw_pmp_13_cfg_a,
  input         io_ptw_pmp_13_cfg_x,
                io_ptw_pmp_13_cfg_w,
                io_ptw_pmp_13_cfg_r,
  input  [29:0] io_ptw_pmp_13_addr,
  input  [31:0] io_ptw_pmp_13_mask,
  input         io_ptw_pmp_14_cfg_l,
  input  [1:0]  io_ptw_pmp_14_cfg_a,
  input         io_ptw_pmp_14_cfg_x,
                io_ptw_pmp_14_cfg_w,
                io_ptw_pmp_14_cfg_r,
  input  [29:0] io_ptw_pmp_14_addr,
  input  [31:0] io_ptw_pmp_14_mask,
  input         io_ptw_pmp_15_cfg_l,
  input  [1:0]  io_ptw_pmp_15_cfg_a,
  input         io_ptw_pmp_15_cfg_x,
                io_ptw_pmp_15_cfg_w,
                io_ptw_pmp_15_cfg_r,
  input  [29:0] io_ptw_pmp_15_addr,
  input  [31:0] io_ptw_pmp_15_mask,
  output        auto_out_a_valid,
  output [2:0]  auto_out_a_bits_opcode,
                auto_out_a_bits_param,
  output [3:0]  auto_out_a_bits_size,
  output        auto_out_a_bits_source,
  output [31:0] auto_out_a_bits_address,
  output [7:0]  auto_out_a_bits_mask,
  output [63:0] auto_out_a_bits_data,
  output        auto_out_b_ready,
                auto_out_c_valid,
  output [2:0]  auto_out_c_bits_opcode,
                auto_out_c_bits_param,
  output [3:0]  auto_out_c_bits_size,
  output        auto_out_c_bits_source,
  output [31:0] auto_out_c_bits_address,
  output [63:0] auto_out_c_bits_data,
  output        auto_out_d_ready,
                auto_out_e_valid,
  output [2:0]  auto_out_e_bits_sink,
  output        io_cpu_req_ready,
                io_cpu_s2_nack,
                io_cpu_s2_nack_cause_raw,
                io_cpu_s2_uncached,
  output [31:0] io_cpu_s2_paddr,
  output        io_cpu_resp_valid,
  output [39:0] io_cpu_resp_bits_addr,
  output [6:0]  io_cpu_resp_bits_tag,
  output [4:0]  io_cpu_resp_bits_cmd,
  output [1:0]  io_cpu_resp_bits_size,
  output        io_cpu_resp_bits_signed,
  output [1:0]  io_cpu_resp_bits_dprv,
  output        io_cpu_resp_bits_dv,
  output [63:0] io_cpu_resp_bits_data,
  output [7:0]  io_cpu_resp_bits_mask,
  output        io_cpu_resp_bits_replay,
                io_cpu_resp_bits_has_data,
  output [63:0] io_cpu_resp_bits_data_word_bypass,
                io_cpu_resp_bits_data_raw,
                io_cpu_resp_bits_store_data,
  output        io_cpu_replay_next,
                io_cpu_s2_xcpt_ma_ld,
                io_cpu_s2_xcpt_ma_st,
                io_cpu_s2_xcpt_pf_ld,
                io_cpu_s2_xcpt_pf_st,
                io_cpu_s2_xcpt_gf_ld,
                io_cpu_s2_xcpt_gf_st,
                io_cpu_s2_xcpt_ae_ld,
                io_cpu_s2_xcpt_ae_st,
  output [39:0] io_cpu_s2_gpa,
  output        io_cpu_s2_gpa_is_pte,
                io_cpu_ordered,
                io_cpu_perf_acquire,
                io_cpu_perf_release,
                io_cpu_perf_grant,
                io_cpu_perf_tlbMiss,
                io_cpu_perf_blocked,
                io_cpu_perf_canAcceptStoreThenLoad,
                io_cpu_perf_canAcceptStoreThenRMW,
                io_cpu_perf_canAcceptLoadThenLoad,
                io_cpu_perf_storeBufferEmptyAfterLoad,
                io_cpu_perf_storeBufferEmptyAfterStore,
                io_ptw_req_valid,
                io_ptw_req_bits_valid,
  output [26:0] io_ptw_req_bits_bits_addr,
  output        io_ptw_req_bits_bits_need_gpa,
                io_ptw_req_bits_bits_vstage1,
                io_ptw_req_bits_bits_stage2
);

  wire [5:0]       metaArb_io_in_5_bits_idx;	// @[DCache.scala:993:44]
  wire             _io_cpu_s2_xcpt_ma_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_ma_ld_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_ae_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_ae_ld_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_gf_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_gf_ld_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_pf_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_pf_ld_output;	// @[DCache.scala:909:24]
  wire [21:0]      metaArb_io_in_7_bits_data;	// @[DCache.scala:890:97]
  wire             metaArb_io_in_4_valid;	// @[package.scala:73:59]
  wire [11:0]      _GEN;	// @[DCache.scala:880:72]
  wire             dataArb_io_in_2_valid;	// @[DCache.scala:877:41]
  wire [3:0]       releaseWay;	// @[DCache.scala:790:14, :840:102, :854:18]
  wire [3:0]       tl_out_c_bits_size;	// @[DCache.scala:836:48, :840:102, :841:52]
  wire [2:0]       tl_out_c_bits_opcode;	// @[DCache.scala:836:48, :840:102, :841:52]
  wire             tl_out_c_valid;	// @[DCache.scala:801:21, :827:47, :828:22, :831:48, :832:22]
  wire [5:0]       metaArb_io_in_6_bits_idx;	// @[DCache.scala:749:29, :818:44, :820:33]
  wire             metaArb_io_in_6_valid;	// @[DCache.scala:746:26, :818:44, :819:30]
  wire             s1_nack;	// @[DCache.scala:548:36, :801:21, :816:24]
  wire             _GEN_0;	// @[DCache.scala:704:33, :729:68, :732:29, :735:37]
  wire             dataArb_io_in_1_valid;	// @[DCache.scala:698:26, :729:68, :732:29, :734:32]
  wire             tl_out_d_ready;	// @[DCache.scala:648:18, :699:51, :701:20, :729:68, :730:22]
  wire [21:0]      metaArb_io_in_3_bits_data;	// @[DCache.scala:723:134]
  wire             metaArb_io_in_3_valid;	// @[DCache.scala:718:53]
  wire [11:0]      dataArb_io_in_1_bits_addr;	// @[DCache.scala:705:32]
  wire [7:0]       dataArb_io_in_0_bits_eccMask;	// @[DCache.scala:534:47]
  wire [63:0]      dataArb_io_in_0_bits_wdata;	// @[DCache.scala:528:63]
  wire [3:0]       dataArb_io_in_0_bits_way_en;	// @[DCache.scala:527:38]
  wire [11:0]      dataArb_io_in_0_bits_addr;	// @[DCache.scala:526:36]
  wire             dataArb_io_in_0_valid;	// @[DCache.scala:494:44]
  wire             dataArb_io_in_0_bits_write;	// @[DCache.scala:494:44]
  wire [21:0]      metaArb_io_in_2_bits_data;	// @[DCache.scala:444:97]
  wire [21:0]      metaArb_io_in_1_bits_data;	// @[DCache.scala:435:14]
  wire [5:0]       metaArb_io_in_1_bits_idx;	// @[DCache.scala:430:35]
  wire [5:0]       metaArb_io_in_3_bits_idx;	// @[DCache.scala:430:76]
  wire [5:0]       metaArb_io_in_4_bits_idx;	// @[DCache.scala:1176:47]
  wire [3:0]       metaArb_io_in_1_bits_way_en;	// @[DCache.scala:429:64]
  wire             metaArb_io_in_1_valid;	// @[DCache.scala:427:43]
  wire             metaArb_io_in_2_valid;	// @[DCache.scala:423:62]
  wire [3:0]       metaArb_io_in_2_bits_way_en;	// @[DCache.scala:409:33]
  reg  [39:0]      s2_req_addr;	// @[DCache.scala:316:19]
  wire             tag_array_s1_meta_en;	// @[DCache.scala:291:59]
  wire             tag_array_MPORT_en;	// @[DCache.scala:287:27]
  wire [5:0]       metaArb_io_in_7_bits_idx;	// @[DCache.scala:240:58]
  wire [11:0]      dataArb_io_in_3_bits_addr;	// @[DCache.scala:222:30]
  wire             dataArb_io_in_3_valid;	// @[DCache.scala:219:46]
  reg  [3:0]       refill_way;	// @[DCache.scala:206:23]
  reg              resetting;	// @[DCache.scala:201:26]
  reg  [1:0]       s1_tlb_req_prv;	// @[Reg.scala:19:16]
  reg              s1_tlb_req_passthrough;	// @[Reg.scala:19:16]
  reg  [39:0]      s1_tlb_req_vaddr;	// @[Reg.scala:19:16]
  reg  [39:0]      s1_req_addr;	// @[Reg.scala:19:16]
  wire [63:0]      _amoalus_0_io_out;	// @[DCache.scala:958:26]
  wire [63:0]      _data_io_resp_0;	// @[DCache.scala:128:20]
  wire [63:0]      _data_io_resp_1;	// @[DCache.scala:128:20]
  wire [63:0]      _data_io_resp_2;	// @[DCache.scala:128:20]
  wire [63:0]      _data_io_resp_3;	// @[DCache.scala:128:20]
  wire [87:0]      _tag_array_RW0_rdata;	// @[DescribedSRAM.scala:17:26]
  wire             _lfsr_prng_io_out_0;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_1;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_2;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_3;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_4;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_5;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_6;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_7;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_8;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_9;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_10;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_11;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_12;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_13;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_14;	// @[PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_15;	// @[PRNG.scala:91:22]
  wire [19:0]      _pma_checker_entries_barrier_12_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_12_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_11_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_11_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_10_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_10_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_9_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_9_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_8_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_8_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_7_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_7_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_6_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_6_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_5_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_4_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_3_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_2_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_1_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _pma_checker_entries_barrier_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_pmp_io_r;	// @[TLB.scala:403:19]
  wire             _pma_checker_pmp_io_w;	// @[TLB.scala:403:19]
  wire             _pma_checker_pmp_io_x;	// @[TLB.scala:403:19]
  wire [19:0]      _pma_checker_mpu_ppn_barrier_io_y_ppn;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_12_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_12_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_11_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_11_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_10_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_10_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_9_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_9_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_8_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_8_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_7_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_7_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_6_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_6_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_5_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_4_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_3_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_2_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_1_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_c;	// @[package.scala:259:25]
  wire [19:0]      _tlb_entries_barrier_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_pmp_io_r;	// @[TLB.scala:403:19]
  wire             _tlb_pmp_io_w;	// @[TLB.scala:403:19]
  wire             _tlb_pmp_io_x;	// @[TLB.scala:403:19]
  wire [19:0]      _tlb_mpu_ppn_barrier_io_y_ppn;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_c;	// @[package.scala:259:25]
  reg  [26:0]      tlb_sectored_entries_0_0_tag_vpn;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_0_tag_v;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_0_data_0;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_0_data_1;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_0_data_2;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_0_data_3;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_0_valid_0;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_0_valid_1;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_0_valid_2;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_0_valid_3;	// @[TLB.scala:326:29]
  reg  [26:0]      tlb_sectored_entries_0_1_tag_vpn;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_1_tag_v;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_1_data_0;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_1_data_1;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_1_data_2;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_1_data_3;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_1_valid_0;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_1_valid_1;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_1_valid_2;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_1_valid_3;	// @[TLB.scala:326:29]
  reg  [26:0]      tlb_sectored_entries_0_2_tag_vpn;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_2_tag_v;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_2_data_0;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_2_data_1;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_2_data_2;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_2_data_3;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_2_valid_0;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_2_valid_1;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_2_valid_2;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_2_valid_3;	// @[TLB.scala:326:29]
  reg  [26:0]      tlb_sectored_entries_0_3_tag_vpn;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_3_tag_v;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_3_data_0;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_3_data_1;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_3_data_2;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_3_data_3;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_3_valid_0;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_3_valid_1;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_3_valid_2;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_3_valid_3;	// @[TLB.scala:326:29]
  reg  [26:0]      tlb_sectored_entries_0_4_tag_vpn;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_4_tag_v;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_4_data_0;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_4_data_1;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_4_data_2;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_4_data_3;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_4_valid_0;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_4_valid_1;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_4_valid_2;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_4_valid_3;	// @[TLB.scala:326:29]
  reg  [26:0]      tlb_sectored_entries_0_5_tag_vpn;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_5_tag_v;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_5_data_0;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_5_data_1;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_5_data_2;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_5_data_3;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_5_valid_0;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_5_valid_1;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_5_valid_2;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_5_valid_3;	// @[TLB.scala:326:29]
  reg  [26:0]      tlb_sectored_entries_0_6_tag_vpn;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_6_tag_v;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_6_data_0;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_6_data_1;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_6_data_2;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_6_data_3;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_6_valid_0;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_6_valid_1;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_6_valid_2;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_6_valid_3;	// @[TLB.scala:326:29]
  reg  [26:0]      tlb_sectored_entries_0_7_tag_vpn;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_7_tag_v;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_7_data_0;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_7_data_1;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_7_data_2;	// @[TLB.scala:326:29]
  reg  [40:0]      tlb_sectored_entries_0_7_data_3;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_7_valid_0;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_7_valid_1;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_7_valid_2;	// @[TLB.scala:326:29]
  reg              tlb_sectored_entries_0_7_valid_3;	// @[TLB.scala:326:29]
  reg  [1:0]       tlb_superpage_entries_0_level;	// @[TLB.scala:328:30]
  reg  [26:0]      tlb_superpage_entries_0_tag_vpn;	// @[TLB.scala:328:30]
  reg              tlb_superpage_entries_0_tag_v;	// @[TLB.scala:328:30]
  reg  [40:0]      tlb_superpage_entries_0_data_0;	// @[TLB.scala:328:30]
  reg              tlb_superpage_entries_0_valid_0;	// @[TLB.scala:328:30]
  reg  [1:0]       tlb_superpage_entries_1_level;	// @[TLB.scala:328:30]
  reg  [26:0]      tlb_superpage_entries_1_tag_vpn;	// @[TLB.scala:328:30]
  reg              tlb_superpage_entries_1_tag_v;	// @[TLB.scala:328:30]
  reg  [40:0]      tlb_superpage_entries_1_data_0;	// @[TLB.scala:328:30]
  reg              tlb_superpage_entries_1_valid_0;	// @[TLB.scala:328:30]
  reg  [1:0]       tlb_superpage_entries_2_level;	// @[TLB.scala:328:30]
  reg  [26:0]      tlb_superpage_entries_2_tag_vpn;	// @[TLB.scala:328:30]
  reg              tlb_superpage_entries_2_tag_v;	// @[TLB.scala:328:30]
  reg  [40:0]      tlb_superpage_entries_2_data_0;	// @[TLB.scala:328:30]
  reg              tlb_superpage_entries_2_valid_0;	// @[TLB.scala:328:30]
  reg  [1:0]       tlb_superpage_entries_3_level;	// @[TLB.scala:328:30]
  reg  [26:0]      tlb_superpage_entries_3_tag_vpn;	// @[TLB.scala:328:30]
  reg              tlb_superpage_entries_3_tag_v;	// @[TLB.scala:328:30]
  reg  [40:0]      tlb_superpage_entries_3_data_0;	// @[TLB.scala:328:30]
  reg              tlb_superpage_entries_3_valid_0;	// @[TLB.scala:328:30]
  reg  [1:0]       tlb_special_entry_level;	// @[TLB.scala:333:56]
  reg  [26:0]      tlb_special_entry_tag_vpn;	// @[TLB.scala:333:56]
  reg              tlb_special_entry_tag_v;	// @[TLB.scala:333:56]
  reg  [40:0]      tlb_special_entry_data_0;	// @[TLB.scala:333:56]
  reg              tlb_special_entry_valid_0;	// @[TLB.scala:333:56]
  reg  [1:0]       tlb_state;	// @[TLB.scala:339:22]
  reg  [26:0]      tlb_r_refill_tag;	// @[TLB.scala:341:25]
  reg  [1:0]       tlb_r_superpage_repl_addr;	// @[TLB.scala:342:34]
  reg  [2:0]       tlb_r_sectored_repl_addr;	// @[TLB.scala:343:33]
  reg              tlb_r_sectored_hit_valid;	// @[TLB.scala:344:27]
  reg  [2:0]       tlb_r_sectored_hit_bits;	// @[TLB.scala:344:27]
  reg              tlb_r_vstage1_en;	// @[TLB.scala:346:25]
  reg              tlb_r_stage2_en;	// @[TLB.scala:347:24]
  reg              tlb_r_need_gpa;	// @[TLB.scala:348:23]
  wire             tlb_vm_enabled = io_ptw_ptbr_mode[3] & ~(s1_tlb_req_prv[1]) & ~s1_tlb_req_passthrough;	// @[Reg.scala:19:16, TLB.scala:359:27, :361:41, :386:{61,64}]
  wire             tlb_io_ptw_req_valid = tlb_state == 2'h1;	// @[TLB.scala:339:22, package.scala:16:47]
  wire             tlb__mpu_ppn_ignore_T = tlb_special_entry_level == 2'h0;	// @[TLB.scala:186:28, :333:56]
  wire [8:0]       _GEN_1 = tlb__mpu_ppn_ignore_T ? s1_tlb_req_vaddr[29:21] : 9'h0;	// @[DCache.scala:267:18, Reg.scala:19:16, TLB.scala:186:28, :187:28, :322:30]
  wire [8:0]       _GEN_2 = tlb_special_entry_level[1] ? 9'h0 : s1_tlb_req_vaddr[20:12];	// @[DCache.scala:267:18, Reg.scala:19:16, TLB.scala:186:28, :187:28, :322:30, :333:56]
  wire [27:0]      tlb_mpu_ppn = io_ptw_resp_valid ? {8'h0, io_ptw_resp_bits_pte_ppn[19:0]} : tlb_vm_enabled ? {8'h0, _tlb_mpu_ppn_barrier_io_y_ppn[19:18], _GEN_1 | _tlb_mpu_ppn_barrier_io_y_ppn[17:9], _GEN_2 | _tlb_mpu_ppn_barrier_io_y_ppn[8:0]} : s1_tlb_req_vaddr[39:12];	// @[Bitwise.scala:77:12, Reg.scala:19:16, TLB.scala:184:26, :187:{28,47}, :386:61, :393:44, :399:20, :400:{20,146}, package.scala:259:25]
  wire [24:0]      tlb__sector_hits_T_4 = tlb_sectored_entries_0_0_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire [24:0]      tlb__sector_hits_T_12 = tlb_sectored_entries_0_1_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire [24:0]      tlb__sector_hits_T_20 = tlb_sectored_entries_0_2_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire [24:0]      tlb__sector_hits_T_28 = tlb_sectored_entries_0_3_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire [24:0]      tlb__sector_hits_T_36 = tlb_sectored_entries_0_4_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire [24:0]      tlb__sector_hits_T_44 = tlb_sectored_entries_0_5_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire [24:0]      tlb__sector_hits_T_52 = tlb_sectored_entries_0_6_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire [24:0]      tlb__sector_hits_T_60 = tlb_sectored_entries_0_7_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire [17:0]      _GEN_3 = tlb_superpage_entries_0_tag_vpn[26:9] ^ s1_tlb_req_vaddr[38:21];	// @[Reg.scala:19:16, TLB.scala:172:52, :322:30, :328:30]
  wire             tlb__superpage_hits_ignore_T_1 = tlb_superpage_entries_0_level == 2'h0;	// @[TLB.scala:171:28, :328:30]
  wire [17:0]      _GEN_4 = tlb_superpage_entries_1_tag_vpn[26:9] ^ s1_tlb_req_vaddr[38:21];	// @[Reg.scala:19:16, TLB.scala:172:52, :322:30, :328:30]
  wire             tlb__superpage_hits_ignore_T_4 = tlb_superpage_entries_1_level == 2'h0;	// @[TLB.scala:171:28, :328:30]
  wire [17:0]      _GEN_5 = tlb_superpage_entries_2_tag_vpn[26:9] ^ s1_tlb_req_vaddr[38:21];	// @[Reg.scala:19:16, TLB.scala:172:52, :322:30, :328:30]
  wire             tlb__superpage_hits_ignore_T_7 = tlb_superpage_entries_2_level == 2'h0;	// @[TLB.scala:171:28, :328:30]
  wire [17:0]      _GEN_6 = tlb_superpage_entries_3_tag_vpn[26:9] ^ s1_tlb_req_vaddr[38:21];	// @[Reg.scala:19:16, TLB.scala:172:52, :322:30, :328:30]
  wire             tlb__superpage_hits_ignore_T_10 = tlb_superpage_entries_3_level == 2'h0;	// @[TLB.scala:171:28, :328:30]
  wire [3:0]       _GEN_7 = {{tlb_sectored_entries_0_0_valid_3}, {tlb_sectored_entries_0_0_valid_2}, {tlb_sectored_entries_0_0_valid_1}, {tlb_sectored_entries_0_0_valid_0}};	// @[TLB.scala:177:18, :326:29]
  wire             tlb_hitsVec_0 = tlb_vm_enabled & _GEN_7[s1_tlb_req_vaddr[13:12]] & tlb__sector_hits_T_4 == 25'h0 & ~tlb_sectored_entries_0_0_tag_v;	// @[Reg.scala:19:16, TLB.scala:163:{61,86,105}, :177:18, :322:30, :326:29, :386:61, :430:44, package.scala:155:13]
  wire [3:0]       _GEN_8 = {{tlb_sectored_entries_0_1_valid_3}, {tlb_sectored_entries_0_1_valid_2}, {tlb_sectored_entries_0_1_valid_1}, {tlb_sectored_entries_0_1_valid_0}};	// @[TLB.scala:177:18, :326:29]
  wire             tlb_hitsVec_1 = tlb_vm_enabled & _GEN_8[s1_tlb_req_vaddr[13:12]] & tlb__sector_hits_T_12 == 25'h0 & ~tlb_sectored_entries_0_1_tag_v;	// @[Reg.scala:19:16, TLB.scala:163:{61,86,105}, :177:18, :322:30, :326:29, :386:61, :430:44, package.scala:155:13]
  wire [3:0]       _GEN_9 = {{tlb_sectored_entries_0_2_valid_3}, {tlb_sectored_entries_0_2_valid_2}, {tlb_sectored_entries_0_2_valid_1}, {tlb_sectored_entries_0_2_valid_0}};	// @[TLB.scala:177:18, :326:29]
  wire             tlb_hitsVec_2 = tlb_vm_enabled & _GEN_9[s1_tlb_req_vaddr[13:12]] & tlb__sector_hits_T_20 == 25'h0 & ~tlb_sectored_entries_0_2_tag_v;	// @[Reg.scala:19:16, TLB.scala:163:{61,86,105}, :177:18, :322:30, :326:29, :386:61, :430:44, package.scala:155:13]
  wire [3:0]       _GEN_10 = {{tlb_sectored_entries_0_3_valid_3}, {tlb_sectored_entries_0_3_valid_2}, {tlb_sectored_entries_0_3_valid_1}, {tlb_sectored_entries_0_3_valid_0}};	// @[TLB.scala:177:18, :326:29]
  wire             tlb_hitsVec_3 = tlb_vm_enabled & _GEN_10[s1_tlb_req_vaddr[13:12]] & tlb__sector_hits_T_28 == 25'h0 & ~tlb_sectored_entries_0_3_tag_v;	// @[Reg.scala:19:16, TLB.scala:163:{61,86,105}, :177:18, :322:30, :326:29, :386:61, :430:44, package.scala:155:13]
  wire [3:0]       _GEN_11 = {{tlb_sectored_entries_0_4_valid_3}, {tlb_sectored_entries_0_4_valid_2}, {tlb_sectored_entries_0_4_valid_1}, {tlb_sectored_entries_0_4_valid_0}};	// @[TLB.scala:177:18, :326:29]
  wire             tlb_hitsVec_4 = tlb_vm_enabled & _GEN_11[s1_tlb_req_vaddr[13:12]] & tlb__sector_hits_T_36 == 25'h0 & ~tlb_sectored_entries_0_4_tag_v;	// @[Reg.scala:19:16, TLB.scala:163:{61,86,105}, :177:18, :322:30, :326:29, :386:61, :430:44, package.scala:155:13]
  wire [3:0]       _GEN_12 = {{tlb_sectored_entries_0_5_valid_3}, {tlb_sectored_entries_0_5_valid_2}, {tlb_sectored_entries_0_5_valid_1}, {tlb_sectored_entries_0_5_valid_0}};	// @[TLB.scala:177:18, :326:29]
  wire             tlb_hitsVec_5 = tlb_vm_enabled & _GEN_12[s1_tlb_req_vaddr[13:12]] & tlb__sector_hits_T_44 == 25'h0 & ~tlb_sectored_entries_0_5_tag_v;	// @[Reg.scala:19:16, TLB.scala:163:{61,86,105}, :177:18, :322:30, :326:29, :386:61, :430:44, package.scala:155:13]
  wire [3:0]       _GEN_13 = {{tlb_sectored_entries_0_6_valid_3}, {tlb_sectored_entries_0_6_valid_2}, {tlb_sectored_entries_0_6_valid_1}, {tlb_sectored_entries_0_6_valid_0}};	// @[TLB.scala:177:18, :326:29]
  wire             tlb_hitsVec_6 = tlb_vm_enabled & _GEN_13[s1_tlb_req_vaddr[13:12]] & tlb__sector_hits_T_52 == 25'h0 & ~tlb_sectored_entries_0_6_tag_v;	// @[Reg.scala:19:16, TLB.scala:163:{61,86,105}, :177:18, :322:30, :326:29, :386:61, :430:44, package.scala:155:13]
  wire [3:0]       _GEN_14 = {{tlb_sectored_entries_0_7_valid_3}, {tlb_sectored_entries_0_7_valid_2}, {tlb_sectored_entries_0_7_valid_1}, {tlb_sectored_entries_0_7_valid_0}};	// @[TLB.scala:177:18, :326:29]
  wire             tlb_hitsVec_7 = tlb_vm_enabled & _GEN_14[s1_tlb_req_vaddr[13:12]] & tlb__sector_hits_T_60 == 25'h0 & ~tlb_sectored_entries_0_7_tag_v;	// @[Reg.scala:19:16, TLB.scala:163:{61,86,105}, :177:18, :322:30, :326:29, :386:61, :430:44, package.scala:155:13]
  wire             tlb_hitsVec_8 = tlb_vm_enabled & tlb_superpage_entries_0_valid_0 & ~tlb_superpage_entries_0_tag_v & _GEN_3[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_1 | _GEN_3[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{40,52,58,79}, :328:30, :386:61, :430:44]
  wire             tlb_hitsVec_9 = tlb_vm_enabled & tlb_superpage_entries_1_valid_0 & ~tlb_superpage_entries_1_tag_v & _GEN_4[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_4 | _GEN_4[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{40,52,58,79}, :328:30, :386:61, :430:44]
  wire             tlb_hitsVec_10 = tlb_vm_enabled & tlb_superpage_entries_2_valid_0 & ~tlb_superpage_entries_2_tag_v & _GEN_5[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_7 | _GEN_5[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{40,52,58,79}, :328:30, :386:61, :430:44]
  wire             tlb_hitsVec_11 = tlb_vm_enabled & tlb_superpage_entries_3_valid_0 & ~tlb_superpage_entries_3_tag_v & _GEN_6[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_10 | _GEN_6[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{40,52,58,79}, :328:30, :386:61, :430:44]
  wire [26:0]      tlb__hitsVec_T_108 = tlb_special_entry_tag_vpn ^ s1_tlb_req_vaddr[38:12];	// @[Reg.scala:19:16, TLB.scala:172:52, :322:30, :333:56]
  wire             tlb_hitsVec_12 = tlb_vm_enabled & tlb_special_entry_valid_0 & ~tlb_special_entry_tag_v & tlb__hitsVec_T_108[26:18] == 9'h0 & (tlb__mpu_ppn_ignore_T | tlb__hitsVec_T_108[17:9] == 9'h0) & (~(tlb_special_entry_level[1]) | tlb__hitsVec_T_108[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :172:{40,52,58,79}, :186:28, :333:56, :386:61, :430:44]
  wire [12:0]      tlb_real_hits = {tlb_hitsVec_12, tlb_hitsVec_11, tlb_hitsVec_10, tlb_hitsVec_9, tlb_hitsVec_8, tlb_hitsVec_7, tlb_hitsVec_6, tlb_hitsVec_5, tlb_hitsVec_4, tlb_hitsVec_3, tlb_hitsVec_2, tlb_hitsVec_1, tlb_hitsVec_0};	// @[Cat.scala:33:92, TLB.scala:430:44]
  wire [3:0][40:0] _GEN_15 = {{tlb_sectored_entries_0_0_data_3}, {tlb_sectored_entries_0_0_data_2}, {tlb_sectored_entries_0_0_data_1}, {tlb_sectored_entries_0_0_data_0}};	// @[TLB.scala:159:77, :326:29]
  wire [40:0]      tlb__entries_WIRE_1 = _GEN_15[s1_tlb_req_vaddr[13:12]];	// @[Reg.scala:19:16, TLB.scala:159:77, :322:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_16 = {{tlb_sectored_entries_0_1_data_3}, {tlb_sectored_entries_0_1_data_2}, {tlb_sectored_entries_0_1_data_1}, {tlb_sectored_entries_0_1_data_0}};	// @[TLB.scala:159:77, :326:29]
  wire [40:0]      tlb__entries_WIRE_3 = _GEN_16[s1_tlb_req_vaddr[13:12]];	// @[Reg.scala:19:16, TLB.scala:159:77, :322:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_17 = {{tlb_sectored_entries_0_2_data_3}, {tlb_sectored_entries_0_2_data_2}, {tlb_sectored_entries_0_2_data_1}, {tlb_sectored_entries_0_2_data_0}};	// @[TLB.scala:159:77, :326:29]
  wire [40:0]      tlb__entries_WIRE_5 = _GEN_17[s1_tlb_req_vaddr[13:12]];	// @[Reg.scala:19:16, TLB.scala:159:77, :322:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_18 = {{tlb_sectored_entries_0_3_data_3}, {tlb_sectored_entries_0_3_data_2}, {tlb_sectored_entries_0_3_data_1}, {tlb_sectored_entries_0_3_data_0}};	// @[TLB.scala:159:77, :326:29]
  wire [40:0]      tlb__entries_WIRE_7 = _GEN_18[s1_tlb_req_vaddr[13:12]];	// @[Reg.scala:19:16, TLB.scala:159:77, :322:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_19 = {{tlb_sectored_entries_0_4_data_3}, {tlb_sectored_entries_0_4_data_2}, {tlb_sectored_entries_0_4_data_1}, {tlb_sectored_entries_0_4_data_0}};	// @[TLB.scala:159:77, :326:29]
  wire [40:0]      tlb__entries_WIRE_9 = _GEN_19[s1_tlb_req_vaddr[13:12]];	// @[Reg.scala:19:16, TLB.scala:159:77, :322:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_20 = {{tlb_sectored_entries_0_5_data_3}, {tlb_sectored_entries_0_5_data_2}, {tlb_sectored_entries_0_5_data_1}, {tlb_sectored_entries_0_5_data_0}};	// @[TLB.scala:159:77, :326:29]
  wire [40:0]      tlb__entries_WIRE_11 = _GEN_20[s1_tlb_req_vaddr[13:12]];	// @[Reg.scala:19:16, TLB.scala:159:77, :322:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_21 = {{tlb_sectored_entries_0_6_data_3}, {tlb_sectored_entries_0_6_data_2}, {tlb_sectored_entries_0_6_data_1}, {tlb_sectored_entries_0_6_data_0}};	// @[TLB.scala:159:77, :326:29]
  wire [40:0]      tlb__entries_WIRE_13 = _GEN_21[s1_tlb_req_vaddr[13:12]];	// @[Reg.scala:19:16, TLB.scala:159:77, :322:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_22 = {{tlb_sectored_entries_0_7_data_3}, {tlb_sectored_entries_0_7_data_2}, {tlb_sectored_entries_0_7_data_1}, {tlb_sectored_entries_0_7_data_0}};	// @[TLB.scala:159:77, :326:29]
  wire [40:0]      tlb__entries_WIRE_15 = _GEN_22[s1_tlb_req_vaddr[13:12]];	// @[Reg.scala:19:16, TLB.scala:159:77, :322:30, package.scala:155:13]
  wire [19:0]      tlb_ppn = (tlb_hitsVec_0 ? _tlb_entries_barrier_io_y_ppn : 20'h0) | (tlb_hitsVec_1 ? _tlb_entries_barrier_1_io_y_ppn : 20'h0) | (tlb_hitsVec_2 ? _tlb_entries_barrier_2_io_y_ppn : 20'h0) | (tlb_hitsVec_3 ? _tlb_entries_barrier_3_io_y_ppn : 20'h0) | (tlb_hitsVec_4 ? _tlb_entries_barrier_4_io_y_ppn : 20'h0) | (tlb_hitsVec_5 ? _tlb_entries_barrier_5_io_y_ppn : 20'h0) | (tlb_hitsVec_6 ? _tlb_entries_barrier_6_io_y_ppn : 20'h0) | (tlb_hitsVec_7 ? _tlb_entries_barrier_7_io_y_ppn : 20'h0) | (tlb_hitsVec_8 ? {_tlb_entries_barrier_8_io_y_ppn[19:18], (tlb__superpage_hits_ignore_T_1 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_entries_barrier_8_io_y_ppn[17:9], s1_tlb_req_vaddr[20:12] | _tlb_entries_barrier_8_io_y_ppn[8:0]} : 20'h0) | (tlb_hitsVec_9 ? {_tlb_entries_barrier_9_io_y_ppn[19:18], (tlb__superpage_hits_ignore_T_4 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_entries_barrier_9_io_y_ppn[17:9], s1_tlb_req_vaddr[20:12] | _tlb_entries_barrier_9_io_y_ppn[8:0]} : 20'h0) | (tlb_hitsVec_10 ? {_tlb_entries_barrier_10_io_y_ppn[19:18], (tlb__superpage_hits_ignore_T_7 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_entries_barrier_10_io_y_ppn[17:9], s1_tlb_req_vaddr[20:12] | _tlb_entries_barrier_10_io_y_ppn[8:0]} : 20'h0) | (tlb_hitsVec_11 ? {_tlb_entries_barrier_11_io_y_ppn[19:18], (tlb__superpage_hits_ignore_T_10 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_entries_barrier_11_io_y_ppn[17:9], s1_tlb_req_vaddr[20:12] | _tlb_entries_barrier_11_io_y_ppn[8:0]} : 20'h0) | (tlb_hitsVec_12 ? {_tlb_entries_barrier_12_io_y_ppn[19:18], _GEN_1 | _tlb_entries_barrier_12_io_y_ppn[17:9], _GEN_2 | _tlb_entries_barrier_12_io_y_ppn[8:0]} : 20'h0) | (tlb_vm_enabled ? 20'h0 : s1_tlb_req_vaddr[31:12]);	// @[Cat.scala:33:92, DCache.scala:267:18, Mux.scala:27:73, Reg.scala:19:16, TLB.scala:171:28, :184:26, :187:{28,47}, :322:30, :386:61, :430:44, :491:125, package.scala:259:25]
  wire             tlb_bad_va = tlb_vm_enabled & io_ptw_ptbr_mode[3] & ~(s1_tlb_req_vaddr[39:38] == 2'h0 | (&(s1_tlb_req_vaddr[39:38])));	// @[Reg.scala:19:16, TLB.scala:361:41, :386:61, :548:43, :549:{37,51,59,86}, :557:34]
  wire             tlb_tlb_miss = tlb_vm_enabled & ~tlb_bad_va & tlb_real_hits == 13'h0;	// @[Bitwise.scala:77:12, Cat.scala:33:92, TLB.scala:386:61, :557:34, :600:40, :602:{56,64}]
  reg  [6:0]       tlb_state_vec_0;	// @[Replacement.scala:305:17]
  reg  [2:0]       tlb_state_reg_1;	// @[Replacement.scala:168:70]
  wire             tlb_multipleHits_rightOne_1 = tlb_hitsVec_1 | tlb_hitsVec_2;	// @[Misc.scala:182:16, TLB.scala:430:44]
  wire             tlb_multipleHits_leftOne_2 = tlb_hitsVec_0 | tlb_multipleHits_rightOne_1;	// @[Misc.scala:182:16, TLB.scala:430:44]
  wire             tlb_multipleHits_rightOne_3 = tlb_hitsVec_4 | tlb_hitsVec_5;	// @[Misc.scala:182:16, TLB.scala:430:44]
  wire             tlb_multipleHits_rightOne_4 = tlb_hitsVec_3 | tlb_multipleHits_rightOne_3;	// @[Misc.scala:182:16, TLB.scala:430:44]
  wire             tlb_multipleHits_rightOne_6 = tlb_hitsVec_7 | tlb_hitsVec_8;	// @[Misc.scala:182:16, TLB.scala:430:44]
  wire             tlb_multipleHits_leftOne_8 = tlb_hitsVec_6 | tlb_multipleHits_rightOne_6;	// @[Misc.scala:182:16, TLB.scala:430:44]
  wire             tlb_multipleHits_leftOne_10 = tlb_hitsVec_9 | tlb_hitsVec_10;	// @[Misc.scala:182:16, TLB.scala:430:44]
  wire             tlb_multipleHits_rightOne_9 = tlb_hitsVec_11 | tlb_hitsVec_12;	// @[Misc.scala:182:16, TLB.scala:430:44]
  wire             tlb_multipleHits_rightOne_10 = tlb_multipleHits_leftOne_10 | tlb_multipleHits_rightOne_9;	// @[Misc.scala:182:16]
  wire             tlb_multipleHits = tlb_hitsVec_1 & tlb_hitsVec_2 | tlb_hitsVec_0 & tlb_multipleHits_rightOne_1 | tlb_hitsVec_4 & tlb_hitsVec_5 | tlb_hitsVec_3 & tlb_multipleHits_rightOne_3 | tlb_multipleHits_leftOne_2 & tlb_multipleHits_rightOne_4 | tlb_hitsVec_7 & tlb_hitsVec_8 | tlb_hitsVec_6 & tlb_multipleHits_rightOne_6 | tlb_hitsVec_9 & tlb_hitsVec_10 | tlb_hitsVec_11 & tlb_hitsVec_12 | tlb_multipleHits_leftOne_10 & tlb_multipleHits_rightOne_9 | tlb_multipleHits_leftOne_8 & tlb_multipleHits_rightOne_10 | (tlb_multipleHits_leftOne_2 | tlb_multipleHits_rightOne_4) & (tlb_multipleHits_leftOne_8 | tlb_multipleHits_rightOne_10);	// @[Misc.scala:182:{16,49,61}, TLB.scala:430:44]
  wire             tlb_io_req_ready = tlb_state == 2'h0;	// @[TLB.scala:339:22, :620:25]
  wire [40:0]      pma_checker__mpu_ppn_WIRE_1 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_17 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_19 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_21 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_23 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_25 = 41'bz;	// @[TLB.scala:159:77]
  wire             _GEN_23 = metaArb_io_in_2_valid | metaArb_io_in_3_valid;	// @[Arbiter.scala:138:26, :140:19, DCache.scala:423:62, :718:53]
  wire             metaArb_io_out_bits_write = resetting | metaArb_io_in_1_valid | (metaArb_io_in_2_valid ? ~io_cpu_s2_kill : metaArb_io_in_3_valid | metaArb_io_in_4_valid);	// @[Arbiter.scala:138:26, :140:19, DCache.scala:201:26, :315:48, :423:62, :427:43, :718:53, package.scala:73:59]
  wire             metaArb__grant_T_2 = resetting | metaArb_io_in_1_valid | metaArb_io_in_2_valid | metaArb_io_in_3_valid;	// @[Arbiter.scala:45:68, DCache.scala:201:26, :423:62, :427:43, :718:53]
  wire             metaArb__grant_T_3 = metaArb__grant_T_2 | metaArb_io_in_4_valid;	// @[Arbiter.scala:45:68, package.scala:73:59]
  wire             metaArb__grant_T_5 = metaArb__grant_T_3 | metaArb_io_in_6_valid;	// @[Arbiter.scala:45:68, DCache.scala:746:26, :818:44, :819:30]
  wire             metaArb_io_out_valid = metaArb__grant_T_5 | io_cpu_req_valid;	// @[Arbiter.scala:45:68, :147:31]
  wire             dataArb__grant_T = dataArb_io_in_0_valid | dataArb_io_in_1_valid;	// @[Arbiter.scala:45:68, DCache.scala:494:44, :698:26, :729:68, :732:29, :734:32]
  wire             dataArb__grant_T_1 = dataArb__grant_T | dataArb_io_in_2_valid;	// @[Arbiter.scala:45:68, DCache.scala:877:41]
  wire             dataArb_io_out_valid = dataArb__grant_T_1 | dataArb_io_in_3_valid;	// @[Arbiter.scala:45:68, :147:31, DCache.scala:219:46]
  reg              s1_valid;	// @[DCache.scala:159:25]
  reg              s1_probe;	// @[DCache.scala:160:25]
  reg  [1:0]       probe_bits_param;	// @[Reg.scala:19:16]
  reg  [3:0]       probe_bits_size;	// @[Reg.scala:19:16]
  reg              probe_bits_source;	// @[Reg.scala:19:16]
  reg  [31:0]      probe_bits_address;	// @[Reg.scala:19:16]
  wire             s1_valid_masked = s1_valid & ~io_cpu_s1_kill;	// @[DCache.scala:159:25, :163:{34,37}]
  reg  [6:0]       s1_req_tag;	// @[Reg.scala:19:16]
  reg  [4:0]       s1_req_cmd;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_req_size;	// @[Reg.scala:19:16]
  reg              s1_req_signed;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_req_dprv;	// @[Reg.scala:19:16]
  reg              s1_req_dv;	// @[Reg.scala:19:16]
  reg              s1_req_no_alloc;	// @[Reg.scala:19:16]
  reg              s1_req_no_xcpt;	// @[Reg.scala:19:16]
  reg  [7:0]       s1_req_mask;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_tlb_req_size;	// @[Reg.scala:19:16]
  reg  [4:0]       s1_tlb_req_cmd;	// @[Reg.scala:19:16]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_1 = s1_req_cmd == 5'h0;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_2 = s1_req_cmd == 5'h10;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_3 = s1_req_cmd == 5'h6;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_29 = s1_req_cmd == 5'h7;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_31 = s1_req_cmd == 5'h4;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_32 = s1_req_cmd == 5'h9;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_33 = s1_req_cmd == 5'hA;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_34 = s1_req_cmd == 5'hB;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_38 = s1_req_cmd == 5'h8;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_39 = s1_req_cmd == 5'hC;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_40 = s1_req_cmd == 5'hD;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_41 = s1_req_cmd == 5'hE;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_42 = s1_req_cmd == 5'hF;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             s1_read = _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[Consts.scala:85:68, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_26 = s1_req_cmd == 5'h1;	// @[Consts.scala:86:32, Reg.scala:19:16, TLB.scala:539:69]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_51 = s1_req_cmd == 5'h11;	// @[Consts.scala:86:49, Reg.scala:19:16, TLB.scala:562:41]
  wire             s1_write = _io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[Consts.scala:86:{32,49,76}, package.scala:16:47]
  wire             s1_sfence = s1_req_cmd == 5'h14 | s1_req_cmd == 5'h15 | s1_req_cmd == 5'h16;	// @[DCache.scala:190:{30,57,71,85}, Reg.scala:19:16]
  reg              cached_grant_wait;	// @[DCache.scala:200:34]
  reg  [7:0]       flushCounter;	// @[DCache.scala:202:29]
  reg              release_ack_wait;	// @[DCache.scala:203:33]
  reg  [31:0]      release_ack_addr;	// @[DCache.scala:204:29]
  reg  [3:0]       release_state;	// @[DCache.scala:205:30]
  wire             _T_338 = release_state == 4'h1;	// @[DCache.scala:205:30, package.scala:16:47]
  wire             _T_337 = release_state == 4'h2;	// @[DCache.scala:205:30, package.scala:16:47]
  wire             inWriteback = _T_338 | _T_337;	// @[package.scala:16:47, :73:59]
  wire             _io_cpu_req_ready_T_4 = release_state == 4'h0 & ~cached_grant_wait & ~s1_nack;	// @[DCache.scala:164:41, :200:34, :205:30, :210:{38,54,73}, :548:36, :801:21, :816:24]
  reg              uncachedInFlight_0;	// @[DCache.scala:213:33]
  reg  [39:0]      uncachedReqs_0_addr;	// @[DCache.scala:214:25]
  reg  [6:0]       uncachedReqs_0_tag;	// @[DCache.scala:214:25]
  reg  [1:0]       uncachedReqs_0_size;	// @[DCache.scala:214:25]
  reg              uncachedReqs_0_signed;	// @[DCache.scala:214:25]
  wire             _pstore_drain_opportunistic_T = io_cpu_req_bits_cmd == 5'h0;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_1 = io_cpu_req_bits_cmd == 5'h10;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_2 = io_cpu_req_bits_cmd == 5'h6;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_28 = io_cpu_req_bits_cmd == 5'h7;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_30 = io_cpu_req_bits_cmd == 5'h4;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_31 = io_cpu_req_bits_cmd == 5'h9;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_32 = io_cpu_req_bits_cmd == 5'hA;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_33 = io_cpu_req_bits_cmd == 5'hB;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_37 = io_cpu_req_bits_cmd == 5'h8;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_38 = io_cpu_req_bits_cmd == 5'hC;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_39 = io_cpu_req_bits_cmd == 5'hD;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_40 = io_cpu_req_bits_cmd == 5'hE;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_41 = io_cpu_req_bits_cmd == 5'hF;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_25 = io_cpu_req_bits_cmd == 5'h1;	// @[TLB.scala:539:69, package.scala:16:47]
  wire             _pstore_drain_opportunistic_res_T_1 = io_cpu_req_bits_cmd == 5'h3;	// @[package.scala:16:47]
  wire             _dataArb_io_in_3_valid_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[package.scala:16:47, :73:59]
  wire             _pstore_drain_opportunistic_T_50 = io_cpu_req_bits_cmd == 5'h11;	// @[Consts.scala:86:49, TLB.scala:562:41]
  assign dataArb_io_in_3_valid = io_cpu_req_valid & ~_dataArb_io_in_3_valid_res_T_2;	// @[DCache.scala:219:46, :1161:15, package.scala:73:59]
  assign dataArb_io_in_3_bits_addr = io_cpu_req_bits_addr[11:0];	// @[DCache.scala:222:30]
  reg              s1_did_read;	// @[Reg.scala:19:16]
  reg              s1_read_mask;	// @[Reg.scala:19:16]
  assign metaArb_io_in_7_bits_idx = io_cpu_req_bits_addr[11:6];	// @[DCache.scala:240:58]
  wire             s1_cmd_uses_tlb = s1_read | s1_write | s1_req_cmd == 5'h5 & s1_req_size[0] | s1_req_cmd == 5'h17;	// @[Consts.scala:85:68, :86:76, DCache.scala:191:{34,50,64}, :247:{55,69}, Reg.scala:19:16, package.scala:16:47]
  wire             tlb_io_req_valid = s1_valid & ~io_cpu_s1_kill & s1_cmd_uses_tlb;	// @[DCache.scala:159:25, :163:37, :247:55, :250:71]
  wire             _GEN_24 = ~tlb_io_req_ready & ~io_ptw_resp_valid & ~io_cpu_req_bits_phys | metaArb__grant_T_5 | dataArb__grant_T_1 & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41);	// @[Arbiter.scala:45:68, Consts.scala:85:68, DCache.scala:210:20, :235:{33,45,64}, :244:{34,53}, :252:{9,30,53,56,79,98}, TLB.scala:620:25, package.scala:16:47]
  wire             _T_14 = s1_valid & s1_cmd_uses_tlb & (io_ptw_resp_valid | tlb_tlb_miss | tlb_multipleHits);	// @[DCache.scala:159:25, :247:55, :253:58, Misc.scala:182:49, TLB.scala:602:64, :640:64]
  wire             tlb_io_sfence_valid = s1_valid & ~io_cpu_s1_kill & s1_sfence;	// @[DCache.scala:159:25, :163:37, :190:71, :255:54]
  assign tag_array_MPORT_en = metaArb_io_out_valid & metaArb_io_out_bits_write;	// @[Arbiter.scala:138:26, :140:19, :147:31, DCache.scala:287:27]
  assign tag_array_s1_meta_en = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// @[Arbiter.scala:138:26, :140:19, :147:31, DCache.scala:167:43, :291:59]
  wire             _T_49 = _tag_array_RW0_rdata[19:0] == tlb_ppn;	// @[DCache.scala:292:80, :294:83, DescribedSRAM.scala:17:26, Mux.scala:27:73]
  wire             _T_53 = _tag_array_RW0_rdata[41:22] == tlb_ppn;	// @[DCache.scala:292:80, :294:83, DescribedSRAM.scala:17:26, Mux.scala:27:73]
  wire             _T_57 = _tag_array_RW0_rdata[63:44] == tlb_ppn;	// @[DCache.scala:292:80, :294:83, DescribedSRAM.scala:17:26, Mux.scala:27:73]
  wire             _T_61 = _tag_array_RW0_rdata[85:66] == tlb_ppn;	// @[DCache.scala:292:80, :294:83, DescribedSRAM.scala:17:26, Mux.scala:27:73]
  wire [3:0]       s1_hit_way = {(|(_tag_array_RW0_rdata[87:86])) & _T_61, (|(_tag_array_RW0_rdata[65:64])) & _T_57, (|(_tag_array_RW0_rdata[43:42])) & _T_53, (|(_tag_array_RW0_rdata[21:20])) & _T_49};	// @[Cat.scala:33:92, DCache.scala:292:80, :294:{74,83}, DescribedSRAM.scala:17:26, Metadata.scala:50:45]
  wire [1:0]       _s1_mask_xwr_T = {s1_req_addr[0] | (|s1_req_size), ~(s1_req_addr[0])};	// @[AMOALU.scala:18:{27,42,53}, :19:22, Cat.scala:33:92, Reg.scala:19:16]
  wire [3:0]       _s1_mask_xwr_T_1 = {(s1_req_addr[1] ? _s1_mask_xwr_T : 2'h0) | {2{s1_req_size[1]}}, s1_req_addr[1] ? 2'h0 : _s1_mask_xwr_T};	// @[AMOALU.scala:18:{22,27,42,47,53}, :19:22, Cat.scala:33:92, Reg.scala:19:16]
  wire [7:0]       s1_mask_xwr = {(s1_req_addr[2] ? _s1_mask_xwr_T_1 : 4'h0) | {4{&s1_req_size}}, s1_req_addr[2] ? 4'h0 : _s1_mask_xwr_T_1};	// @[AMOALU.scala:18:{22,27,42,47,53}, :19:22, Cat.scala:33:92, DCache.scala:205:30, Reg.scala:19:16]
  reg              s2_valid;	// @[DCache.scala:308:25]
  wire             s2_valid_no_xcpt = s2_valid & {_io_cpu_s2_xcpt_ma_ld_output, _io_cpu_s2_xcpt_ma_st_output, _io_cpu_s2_xcpt_pf_ld_output, _io_cpu_s2_xcpt_pf_st_output, _io_cpu_s2_xcpt_gf_ld_output, _io_cpu_s2_xcpt_gf_st_output, _io_cpu_s2_xcpt_ae_ld_output, _io_cpu_s2_xcpt_ae_st_output} == 8'h0;	// @[Bitwise.scala:77:12, DCache.scala:308:25, :309:{35,54,61}, :909:24]
  reg              s2_probe;	// @[DCache.scala:310:25]
  wire             releaseInFlight = s1_probe | s2_probe | (|release_state);	// @[DCache.scala:160:25, :205:30, :310:25, :311:{46,63}]
  reg              s2_not_nacked_in_s1;	// @[DCache.scala:312:36]
  wire             s2_valid_masked = s2_valid_no_xcpt & s2_not_nacked_in_s1;	// @[DCache.scala:309:35, :312:36, :314:42]
  reg  [6:0]       s2_req_tag;	// @[DCache.scala:316:19]
  reg  [4:0]       s2_req_cmd;	// @[DCache.scala:316:19]
  reg  [1:0]       s2_req_size;	// @[DCache.scala:316:19]
  reg              s2_req_signed;	// @[DCache.scala:316:19]
  reg  [1:0]       s2_req_dprv;	// @[DCache.scala:316:19]
  reg              s2_req_dv;	// @[DCache.scala:316:19]
  reg              s2_req_no_alloc;	// @[DCache.scala:316:19]
  reg              s2_req_no_xcpt;	// @[DCache.scala:316:19]
  reg  [7:0]       s2_req_mask;	// @[DCache.scala:316:19]
  reg  [39:0]      s2_tlb_xcpt_gpa;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_gpa_is_pte;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_pf_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_pf_st;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_gf_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_gf_st;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ae_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ae_st;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ma_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ma_st;	// @[DCache.scala:319:24]
  reg              s2_pma_cacheable;	// @[DCache.scala:320:19]
  reg              s2_pma_must_alloc;	// @[DCache.scala:320:19]
  reg  [39:0]      s2_uncached_resp_addr;	// @[DCache.scala:321:34]
  reg  [39:0]      s2_vaddr_r;	// @[Reg.scala:19:16]
  wire             s2_lr = s2_req_cmd == 5'h6;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             s2_sc = s2_req_cmd == 5'h7;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_28 = s2_req_cmd == 5'h4;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_29 = s2_req_cmd == 5'h9;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_30 = s2_req_cmd == 5'hA;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_31 = s2_req_cmd == 5'hB;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_35 = s2_req_cmd == 5'h8;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_36 = s2_req_cmd == 5'hC;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_37 = s2_req_cmd == 5'hD;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_38 = s2_req_cmd == 5'hE;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_39 = s2_req_cmd == 5'hF;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             s2_read = s2_req_cmd == 5'h0 | s2_req_cmd == 5'h10 | s2_lr | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39;	// @[Consts.scala:85:68, DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_23 = s2_req_cmd == 5'h1;	// @[Consts.scala:86:32, DCache.scala:316:19, TLB.scala:539:69]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_24 = s2_req_cmd == 5'h11;	// @[Consts.scala:86:49, DCache.scala:316:19, TLB.scala:562:41]
  wire             s2_write = _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39;	// @[Consts.scala:86:{32,49,76}, package.scala:16:47]
  wire             s2_readwrite = s2_read | s2_write;	// @[Consts.scala:85:68, :86:76, DCache.scala:331:30]
  reg              s2_meta_correctable_errors_r;	// @[Reg.scala:19:16]
  reg              s2_meta_correctable_errors_r_1;	// @[Reg.scala:19:16]
  reg              s2_meta_correctable_errors_r_2;	// @[Reg.scala:19:16]
  reg              s2_meta_correctable_errors_r_3;	// @[Reg.scala:19:16]
  reg              s2_meta_uncorrectable_errors_r;	// @[Reg.scala:19:16]
  reg              s2_meta_uncorrectable_errors_r_1;	// @[Reg.scala:19:16]
  reg              s2_meta_uncorrectable_errors_r_2;	// @[Reg.scala:19:16]
  reg              s2_meta_uncorrectable_errors_r_3;	// @[Reg.scala:19:16]
  wire [3:0]       s2_meta_uncorrectable_errors = {s2_meta_uncorrectable_errors_r_3, s2_meta_uncorrectable_errors_r_2, s2_meta_uncorrectable_errors_r_1, s2_meta_uncorrectable_errors_r};	// @[Cat.scala:33:92, Reg.scala:19:16]
  reg  [21:0]      s2_meta_corrected_r;	// @[Reg.scala:19:16]
  reg  [21:0]      s2_meta_corrected_r_1;	// @[Reg.scala:19:16]
  reg  [21:0]      s2_meta_corrected_r_2;	// @[Reg.scala:19:16]
  reg  [21:0]      s2_meta_corrected_r_3;	// @[Reg.scala:19:16]
  wire [3:0]       _s2_meta_error_T = s2_meta_uncorrectable_errors | {s2_meta_correctable_errors_r_3, s2_meta_correctable_errors_r_2, s2_meta_correctable_errors_r_1, s2_meta_correctable_errors_r};	// @[Cat.scala:33:92, DCache.scala:339:53, Reg.scala:19:16]
  reg  [63:0]      s2_data;	// @[Reg.scala:19:16]
  reg  [3:0]       s2_probe_way;	// @[Reg.scala:19:16]
  reg  [1:0]       s2_probe_state_state;	// @[Reg.scala:19:16]
  reg  [3:0]       s2_hit_way;	// @[Reg.scala:19:16]
  reg  [1:0]       s2_hit_state_state;	// @[Reg.scala:19:16]
  reg              s2_waw_hazard;	// @[Reg.scala:19:16]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_46 = s2_req_cmd == 5'h3;	// @[Consts.scala:87:54, DCache.scala:316:19, package.scala:16:47]
  wire [3:0]       _T_80 = {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39, _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46 | s2_lr, s2_hit_state_state};	// @[Cat.scala:33:92, Consts.scala:86:{32,49,76}, :87:{54,64}, Reg.scala:19:16, package.scala:16:47]
  wire [1:0]       _T_107 = {1'h0, _T_80 == 4'hC};	// @[Cat.scala:33:92, Misc.scala:34:36, :48:20, package.scala:16:47]
  wire             s2_hit = _T_80 == 4'h3 | _T_80 == 4'h2 | _T_80 == 4'h1 | _T_80 == 4'h7 | _T_80 == 4'h6 | (&_T_80) | _T_80 == 4'hE;	// @[Cat.scala:33:92, DCache.scala:810:29, Misc.scala:34:9, :48:20, package.scala:16:47]
  wire [15:0][1:0] _GEN_25 = {{2'h3}, {2'h3}, {2'h2}, {_T_107}, {_T_107}, {_T_107}, {_T_107}, {_T_107}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[Misc.scala:34:36, :48:20, TLB.scala:186:28, package.scala:16:47]
  wire [1:0]       metaArb_io_in_2_bits_data_meta_coh_state = _GEN_25[_T_80];	// @[Cat.scala:33:92, Misc.scala:34:36, :48:20]
  wire             s2_valid_hit_maybe_flush_pre_data_ecc_and_waw = s2_valid_masked & ~(|_s2_meta_error_T) & s2_hit;	// @[DCache.scala:314:42, :339:{53,83}, :340:54, :374:89, Misc.scala:34:9]
  wire             s2_valid_hit_pre_data_ecc_and_waw = s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_readwrite;	// @[DCache.scala:331:30, :374:89, :395:89]
  wire             s2_valid_flush_line = s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_req_cmd == 5'h5 & s2_req_size[0];	// @[DCache.scala:316:19, :317:{37,68}, :374:89, :396:75, package.scala:16:47]
  wire             s2_valid_hit_pre_data_ecc = s2_valid_hit_pre_data_ecc_and_waw & ~s2_waw_hazard;	// @[DCache.scala:395:89, :397:{69,73}, Reg.scala:19:16]
  wire             s2_valid_miss = s2_valid_masked & s2_readwrite & ~(|_s2_meta_error_T) & ~s2_hit;	// @[DCache.scala:314:42, :331:30, :339:{53,83}, :340:54, :400:{73,76}, Misc.scala:34:9]
  wire             s2_uncached = ~s2_pma_cacheable | s2_req_no_alloc & ~s2_pma_must_alloc & ~(|s2_hit_state_state);	// @[DCache.scala:316:19, :320:19, :401:{21,39,61,80,83}, Metadata.scala:50:45, Reg.scala:19:16]
  wire             s2_valid_cached_miss = s2_valid_miss & ~s2_uncached & ~uncachedInFlight_0;	// @[DCache.scala:213:33, :400:73, :401:39, :402:{47,60,63}]
  wire             s2_victimize = (s2_valid_cached_miss | s2_valid_flush_line) & ~io_cpu_s2_kill;	// @[DCache.scala:396:75, :402:60, :404:77, :406:{40,43}]
  wire             s2_valid_uncached_pending = s2_valid_miss & s2_uncached & ~uncachedInFlight_0;	// @[DCache.scala:213:33, :400:73, :401:39, :407:{64,67}]
  reg  [1:0]       s2_victim_way_r;	// @[Reg.scala:19:16]
  wire [3:0]       s2_victim_way = 4'h1 << s2_victim_way_r;	// @[OneHot.scala:57:35, Reg.scala:19:16, package.scala:16:47]
  assign metaArb_io_in_2_bits_way_en = (|s2_hit_state_state) ? s2_hit_way : s2_victim_way;	// @[DCache.scala:409:33, Metadata.scala:50:45, OneHot.scala:57:35, Reg.scala:19:16]
  wire             _s2_victim_state_T = s2_victim_way_r == 2'h0;	// @[Mux.scala:29:36, Reg.scala:19:16]
  wire             _s2_victim_state_T_1 = s2_victim_way_r == 2'h1;	// @[Mux.scala:29:36, Reg.scala:19:16, package.scala:16:47]
  wire             _s2_victim_state_T_2 = s2_victim_way_r == 2'h2;	// @[Mux.scala:29:36, Reg.scala:19:16, TLB.scala:186:28]
  wire [1:0]       s2_victim_state_state = (|s2_hit_state_state) ? s2_hit_state_state : (_s2_victim_state_T ? s2_meta_corrected_r[21:20] : 2'h0) | (_s2_victim_state_T_1 ? s2_meta_corrected_r_1[21:20] : 2'h0) | (_s2_victim_state_T_2 ? s2_meta_corrected_r_2[21:20] : 2'h0) | ((&s2_victim_way_r) ? s2_meta_corrected_r_3[21:20] : 2'h0);	// @[DCache.scala:338:99, :411:28, Metadata.scala:50:45, Mux.scala:27:73, :29:36, Reg.scala:19:16]
  wire [3:0]       _T_147 = {probe_bits_param, s2_probe_state_state};	// @[Cat.scala:33:92, Reg.scala:19:16]
  wire             _T_173 = _T_147 == 4'hB;	// @[Cat.scala:33:92, Misc.scala:55:20, package.scala:16:47]
  wire             _T_176 = _T_147 == 4'h4;	// @[Cat.scala:33:92, Misc.scala:55:20, Mux.scala:47:70]
  wire             _T_180 = _T_147 == 4'h5;	// @[Cat.scala:33:92, DCache.scala:814:29, Misc.scala:55:20]
  wire             _T_184 = _T_147 == 4'h6;	// @[Cat.scala:33:92, Misc.scala:55:20, package.scala:16:47]
  wire             _T_188 = _T_147 == 4'h7;	// @[Cat.scala:33:92, DCache.scala:810:29, Misc.scala:55:20]
  wire             _T_192 = _T_147 == 4'h0;	// @[Cat.scala:33:92, DCache.scala:205:30, Misc.scala:55:20]
  wire             _T_196 = _T_147 == 4'h1;	// @[Cat.scala:33:92, Misc.scala:55:20, package.scala:16:47]
  wire             _T_200 = _T_147 == 4'h2;	// @[Cat.scala:33:92, Misc.scala:55:20, package.scala:16:47]
  wire             _T_204 = _T_147 == 4'h3;	// @[Cat.scala:33:92, DCache.scala:810:29, Misc.scala:55:20]
  wire             s2_prb_ack_data = _T_204 | ~(_T_200 | _T_196 | _T_192) & (_T_188 | ~(_T_184 | _T_180 | _T_176) & _T_173);	// @[Misc.scala:37:9, :55:20]
  wire             _GEN_26 = _T_204 | _T_200;	// @[Misc.scala:37:36, :55:20]
  wire             s2_victim_dirty;	// @[Misc.scala:37:9]
  assign s2_victim_dirty = &s2_victim_state_state;	// @[DCache.scala:411:28, Misc.scala:37:9, :55:20]
  wire             _io_cpu_s2_nack_output = s2_valid_no_xcpt & ~(s2_valid_uncached_pending & auto_out_a_ready) & ~(s2_valid_masked & ~(|_s2_meta_error_T) & s2_req_cmd == 5'h17) & ~s2_valid_hit_pre_data_ecc;	// @[DCache.scala:309:35, :314:42, :316:19, :339:{53,83}, :340:54, :397:69, :407:64, :417:57, :418:61, :421:17, :422:{41,67,86,89}, package.scala:16:47]
  assign metaArb_io_in_2_valid = s2_valid_hit_pre_data_ecc_and_waw & s2_hit_state_state != metaArb_io_in_2_bits_data_meta_coh_state;	// @[DCache.scala:395:89, :423:62, Metadata.scala:46:46, Misc.scala:34:36, Reg.scala:19:16]
  assign metaArb_io_in_1_valid = (|_s2_meta_error_T) & (s2_valid_masked | s2_probe);	// @[DCache.scala:310:25, :314:42, :339:{53,83}, :427:{43,93}]
  assign metaArb_io_in_1_bits_way_en = s2_meta_uncorrectable_errors | ((|s2_meta_uncorrectable_errors) ? 4'h0 : s2_meta_correctable_errors_r ? 4'h1 : s2_meta_correctable_errors_r_1 ? 4'h2 : s2_meta_correctable_errors_r_2 ? 4'h4 : {s2_meta_correctable_errors_r_3, 3'h0});	// @[Cat.scala:33:92, DCache.scala:205:30, :337:66, :429:{64,69}, Mux.scala:47:70, Reg.scala:19:16, Replacement.scala:168:70, package.scala:16:47]
  assign metaArb_io_in_4_bits_idx = probe_bits_address[11:6];	// @[DCache.scala:1176:47, Reg.scala:19:16]
  assign metaArb_io_in_3_bits_idx = s2_req_addr[11:6];	// @[DCache.scala:316:19, :430:76]
  assign metaArb_io_in_1_bits_idx = s2_probe ? metaArb_io_in_4_bits_idx : metaArb_io_in_3_bits_idx;	// @[DCache.scala:310:25, :430:{35,76}, :1176:47]
  assign metaArb_io_in_1_bits_data = {(|s2_meta_uncorrectable_errors) ? 2'h0 : s2_meta_correctable_errors_r ? s2_meta_corrected_r[21:20] : s2_meta_correctable_errors_r_1 ? s2_meta_corrected_r_1[21:20] : s2_meta_correctable_errors_r_2 ? s2_meta_corrected_r_2[21:20] : s2_meta_corrected_r_3[21:20], s2_meta_correctable_errors_r ? s2_meta_corrected_r[19:0] : s2_meta_correctable_errors_r_1 ? s2_meta_corrected_r_1[19:0] : s2_meta_correctable_errors_r_2 ? s2_meta_corrected_r_2[19:0] : s2_meta_corrected_r_3[19:0]};	// @[Cat.scala:33:92, DCache.scala:337:66, :338:99, :433:31, :434:{40,55}, :435:14, Mux.scala:47:70, Reg.scala:19:16]
  assign metaArb_io_in_2_bits_data = {metaArb_io_in_2_bits_data_meta_coh_state, s2_req_addr[31:12]};	// @[DCache.scala:316:19, :444:{68,97}, HellaCache.scala:292:14, Misc.scala:34:36]
  reg  [6:0]       lrscCount;	// @[DCache.scala:449:26]
  reg  [33:0]      lrscAddr;	// @[DCache.scala:452:21]
  wire             s2_sc_fail = s2_sc & ~((|(lrscCount[6:2])) & lrscAddr == s2_req_addr[39:6]);	// @[DCache.scala:316:19, :449:26, :450:29, :452:21, :453:{32,49}, :454:{26,29,41}, package.scala:16:47]
  reg  [4:0]       pstore1_cmd;	// @[Reg.scala:19:16]
  reg  [39:0]      pstore1_addr;	// @[Reg.scala:19:16]
  reg  [63:0]      pstore1_data;	// @[Reg.scala:19:16]
  reg  [3:0]       pstore1_way;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore1_mask;	// @[Reg.scala:19:16]
  reg              pstore1_rmw_r;	// @[Reg.scala:19:16]
  wire             _pstore1_held_T = s2_valid_hit_pre_data_ecc & s2_write;	// @[Consts.scala:86:76, DCache.scala:397:69, :467:46]
  reg              pstore2_valid;	// @[DCache.scala:478:30]
  wire             _pstore_drain_opportunistic_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[package.scala:16:47, :73:59]
  reg              pstore_drain_on_miss_REG;	// @[DCache.scala:480:56]
  reg              pstore1_held;	// @[DCache.scala:481:29]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_55 = s2_valid & s2_write;	// @[Consts.scala:86:76, DCache.scala:308:25, :482:39]
  wire             pstore1_valid_likely = _io_cpu_perf_canAcceptLoadThenLoad_T_55 | pstore1_held;	// @[DCache.scala:481:29, :482:{39,51}]
  wire             pstore1_valid = _pstore1_held_T & ~s2_sc_fail & ~io_cpu_s2_kill | pstore1_held;	// @[DCache.scala:315:48, :454:26, :467:{46,61}, :468:48, :481:29, :484:38]
  wire             _io_cpu_perf_canAcceptStoreThenLoad_T_6 = pstore1_valid_likely & pstore2_valid;	// @[DCache.scala:478:30, :482:51, :486:54]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T = s1_valid & s1_write;	// @[Consts.scala:86:76, DCache.scala:159:25, :486:85]
  wire             pstore_drain_structural = _io_cpu_perf_canAcceptStoreThenLoad_T_6 & (_io_cpu_perf_canAcceptLoadThenLoad_T | pstore1_rmw_r);	// @[DCache.scala:486:{54,71,85,98}, Reg.scala:19:16]
  wire             _dataArb_io_in_0_valid_T_4 = s2_valid_hit_pre_data_ecc & s2_write;	// @[Consts.scala:86:76, DCache.scala:397:69, :483:72]
  wire             _dataArb_io_in_0_valid_T_9 = ~(io_cpu_req_valid & ~_pstore_drain_opportunistic_res_T_2) | releaseInFlight | pstore_drain_on_miss_REG;	// @[DCache.scala:311:46, :479:{36,55}, :480:56, :495:107, :1161:15, package.scala:73:59]
  assign dataArb_io_in_0_bits_write = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 & ~io_cpu_s2_kill | pstore1_held) & ~pstore1_rmw_r | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[DCache.scala:478:30, :481:29, :483:{72,84,87,96}, :486:71, :494:44, :495:{41,44,58,76,107}, Reg.scala:19:16]
  reg  [39:0]      pstore2_addr;	// @[Reg.scala:19:16]
  reg  [3:0]       pstore2_way;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_1;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_2;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_3;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_4;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_5;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_6;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_7;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_mask;	// @[DCache.scala:508:19]
  assign dataArb_io_in_0_valid = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw_r | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[DCache.scala:478:30, :481:29, :483:{72,96}, :486:71, :494:44, :495:{41,44,58,76,107}, Reg.scala:19:16]
  assign dataArb_io_in_0_bits_addr = pstore2_valid ? pstore2_addr[11:0] : pstore1_addr[11:0];	// @[DCache.scala:478:30, :526:36, Reg.scala:19:16]
  assign dataArb_io_in_0_bits_way_en = pstore2_valid ? pstore2_way : pstore1_way;	// @[DCache.scala:478:30, :527:38, Reg.scala:19:16]
  assign dataArb_io_in_0_bits_wdata = pstore2_valid ? {pstore2_storegen_data_r_7, pstore2_storegen_data_r_6, pstore2_storegen_data_r_5, pstore2_storegen_data_r_4, pstore2_storegen_data_r_3, pstore2_storegen_data_r_2, pstore2_storegen_data_r_1, pstore2_storegen_data_r} : pstore1_data;	// @[Cat.scala:33:92, DCache.scala:478:30, :528:63, Reg.scala:19:16]
  assign dataArb_io_in_0_bits_eccMask = pstore2_valid ? pstore2_storegen_mask : pstore1_mask;	// @[DCache.scala:478:30, :508:19, :534:47, Reg.scala:19:16]
  wire             s1_raw_hazard = s1_read & (pstore1_valid_likely & pstore1_addr[11:3] == s1_req_addr[11:3] & (s1_write ? (|(pstore1_mask & s1_mask_xwr)) : (|(pstore1_mask & s1_mask_xwr))) | pstore2_valid & pstore2_addr[11:3] == s1_req_addr[11:3] & (s1_write ? (|(pstore2_storegen_mask & s1_mask_xwr)) : (|(pstore2_storegen_mask & s1_mask_xwr))));	// @[Cat.scala:33:92, Consts.scala:85:68, :86:76, DCache.scala:478:30, :482:51, :508:19, :538:{9,31,43}, :539:{8,38,66,77,92}, :541:{27,69}, :542:21, :543:31, Reg.scala:19:16]
  wire             _GEN_27 = s1_valid & s1_raw_hazard | _io_cpu_s2_nack_output | metaArb_io_in_2_valid;	// @[DCache.scala:159:25, :253:79, :265:{75,85}, :422:86, :423:{62,82,92}, :543:31, :548:{18,36,46}]
  reg              io_cpu_s2_nack_cause_raw_REG;	// @[DCache.scala:551:38]
  wire             get_a_mask_size = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             get_a_mask_acc = (&s2_req_size) | get_a_mask_size & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             get_a_mask_acc_1 = (&s2_req_size) | get_a_mask_size & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             get_a_mask_size_1 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             get_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             get_a_mask_acc_2 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             get_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             get_a_mask_acc_3 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             get_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             get_a_mask_acc_4 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             get_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             get_a_mask_acc_5 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_size = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             put_a_mask_acc = (&s2_req_size) | put_a_mask_size & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             put_a_mask_acc_1 = (&s2_req_size) | put_a_mask_size & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             put_a_mask_size_1 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             put_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             put_a_mask_acc_2 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             put_a_mask_acc_3 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             put_a_mask_acc_4 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             put_a_mask_acc_5 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             atomics_a_mask_acc = (&s2_req_size) | atomics_a_mask_size & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_1 = (&s2_req_size) | atomics_a_mask_size & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_1 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_2 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_3 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_4 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_5 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_3 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             atomics_a_mask_acc_14 = (&s2_req_size) | atomics_a_mask_size_3 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_15 = (&s2_req_size) | atomics_a_mask_size_3 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_4 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_16 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_16 = atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_16;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_17 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_17 = atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_17;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_18 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_18 = atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_18;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_19 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_19 = atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_19;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_6 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             atomics_a_mask_acc_28 = (&s2_req_size) | atomics_a_mask_size_6 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_29 = (&s2_req_size) | atomics_a_mask_size_6 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_7 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_30 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_30 = atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_30;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_31 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_31 = atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_31;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_32 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_32 = atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_32;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_33 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_33 = atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_33;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_9 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             atomics_a_mask_acc_42 = (&s2_req_size) | atomics_a_mask_size_9 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_43 = (&s2_req_size) | atomics_a_mask_size_9 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_10 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_44 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_44 = atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_44;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_45 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_45 = atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_45;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_46 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_46 = atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_46;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_47 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_47 = atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_47;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_12 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             atomics_a_mask_acc_56 = (&s2_req_size) | atomics_a_mask_size_12 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_57 = (&s2_req_size) | atomics_a_mask_size_12 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_13 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_58 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_58 = atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_58;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_59 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_59 = atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_59;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_60 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_60 = atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_60;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_61 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_61 = atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_61;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_15 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             atomics_a_mask_acc_70 = (&s2_req_size) | atomics_a_mask_size_15 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_71 = (&s2_req_size) | atomics_a_mask_size_15 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_16 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_72 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_72 = atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_72;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_73 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_73 = atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_73;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_74 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_74 = atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_74;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_75 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_75 = atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_75;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_18 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             atomics_a_mask_acc_84 = (&s2_req_size) | atomics_a_mask_size_18 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_85 = (&s2_req_size) | atomics_a_mask_size_18 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_19 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_86 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_86 = atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_86;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_87 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_87 = atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_87;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_88 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_88 = atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_88;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_89 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_89 = atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_89;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_21 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             atomics_a_mask_acc_98 = (&s2_req_size) | atomics_a_mask_size_21 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_99 = (&s2_req_size) | atomics_a_mask_size_21 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_22 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_100 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_100 = atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_100;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_101 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_101 = atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_101;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_102 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_102 = atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_102;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_103 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_103 = atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_103;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_24 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:186:28]
  wire             atomics_a_mask_acc_112 = (&s2_req_size) | atomics_a_mask_size_24 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_113 = (&s2_req_size) | atomics_a_mask_size_24 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_25 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_114 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_114 = atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_114;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_115 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_115 = atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_115;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_116 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_116 = atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_116;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_117 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_117 = atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_117;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire [7:0]       atomics_mask =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? {atomics_a_mask_acc_117 | atomics_a_mask_eq_117 & s2_req_addr[0], atomics_a_mask_acc_117 | atomics_a_mask_eq_117 & ~(s2_req_addr[0]), atomics_a_mask_acc_116 | atomics_a_mask_eq_116 & s2_req_addr[0], atomics_a_mask_acc_116 | atomics_a_mask_eq_116 & ~(s2_req_addr[0]), atomics_a_mask_acc_115 | atomics_a_mask_eq_115 & s2_req_addr[0], atomics_a_mask_acc_115 | atomics_a_mask_eq_115 & ~(s2_req_addr[0]), atomics_a_mask_acc_114 | atomics_a_mask_eq_114 & s2_req_addr[0], atomics_a_mask_acc_114 | atomics_a_mask_eq_114 & ~(s2_req_addr[0])}
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? {atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & s2_req_addr[0], atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & ~(s2_req_addr[0]), atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & s2_req_addr[0], atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & ~(s2_req_addr[0]), atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & s2_req_addr[0], atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & ~(s2_req_addr[0]), atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & s2_req_addr[0], atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & ~(s2_req_addr[0])}
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? {atomics_a_mask_acc_89 | atomics_a_mask_eq_89 & s2_req_addr[0], atomics_a_mask_acc_89 | atomics_a_mask_eq_89 & ~(s2_req_addr[0]), atomics_a_mask_acc_88 | atomics_a_mask_eq_88 & s2_req_addr[0], atomics_a_mask_acc_88 | atomics_a_mask_eq_88 & ~(s2_req_addr[0]), atomics_a_mask_acc_87 | atomics_a_mask_eq_87 & s2_req_addr[0], atomics_a_mask_acc_87 | atomics_a_mask_eq_87 & ~(s2_req_addr[0]), atomics_a_mask_acc_86 | atomics_a_mask_eq_86 & s2_req_addr[0], atomics_a_mask_acc_86 | atomics_a_mask_eq_86 & ~(s2_req_addr[0])}
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? {atomics_a_mask_acc_75 | atomics_a_mask_eq_75 & s2_req_addr[0], atomics_a_mask_acc_75 | atomics_a_mask_eq_75 & ~(s2_req_addr[0]), atomics_a_mask_acc_74 | atomics_a_mask_eq_74 & s2_req_addr[0], atomics_a_mask_acc_74 | atomics_a_mask_eq_74 & ~(s2_req_addr[0]), atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & s2_req_addr[0], atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & ~(s2_req_addr[0]), atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & s2_req_addr[0], atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & ~(s2_req_addr[0])}
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? {atomics_a_mask_acc_61 | atomics_a_mask_eq_61 & s2_req_addr[0], atomics_a_mask_acc_61 | atomics_a_mask_eq_61 & ~(s2_req_addr[0]), atomics_a_mask_acc_60 | atomics_a_mask_eq_60 & s2_req_addr[0], atomics_a_mask_acc_60 | atomics_a_mask_eq_60 & ~(s2_req_addr[0]), atomics_a_mask_acc_59 | atomics_a_mask_eq_59 & s2_req_addr[0], atomics_a_mask_acc_59 | atomics_a_mask_eq_59 & ~(s2_req_addr[0]), atomics_a_mask_acc_58 | atomics_a_mask_eq_58 & s2_req_addr[0], atomics_a_mask_acc_58 | atomics_a_mask_eq_58 & ~(s2_req_addr[0])}
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? {atomics_a_mask_acc_47 | atomics_a_mask_eq_47 & s2_req_addr[0], atomics_a_mask_acc_47 | atomics_a_mask_eq_47 & ~(s2_req_addr[0]), atomics_a_mask_acc_46 | atomics_a_mask_eq_46 & s2_req_addr[0], atomics_a_mask_acc_46 | atomics_a_mask_eq_46 & ~(s2_req_addr[0]), atomics_a_mask_acc_45 | atomics_a_mask_eq_45 & s2_req_addr[0], atomics_a_mask_acc_45 | atomics_a_mask_eq_45 & ~(s2_req_addr[0]), atomics_a_mask_acc_44 | atomics_a_mask_eq_44 & s2_req_addr[0], atomics_a_mask_acc_44 | atomics_a_mask_eq_44 & ~(s2_req_addr[0])}
                          : _metaArb_io_in_3_bits_data_c_cat_T_30 ? {atomics_a_mask_acc_33 | atomics_a_mask_eq_33 & s2_req_addr[0], atomics_a_mask_acc_33 | atomics_a_mask_eq_33 & ~(s2_req_addr[0]), atomics_a_mask_acc_32 | atomics_a_mask_eq_32 & s2_req_addr[0], atomics_a_mask_acc_32 | atomics_a_mask_eq_32 & ~(s2_req_addr[0]), atomics_a_mask_acc_31 | atomics_a_mask_eq_31 & s2_req_addr[0], atomics_a_mask_acc_31 | atomics_a_mask_eq_31 & ~(s2_req_addr[0]), atomics_a_mask_acc_30 | atomics_a_mask_eq_30 & s2_req_addr[0], atomics_a_mask_acc_30 | atomics_a_mask_eq_30 & ~(s2_req_addr[0])} : _metaArb_io_in_3_bits_data_c_cat_T_29 ? {atomics_a_mask_acc_19 | atomics_a_mask_eq_19 & s2_req_addr[0], atomics_a_mask_acc_19 | atomics_a_mask_eq_19 & ~(s2_req_addr[0]), atomics_a_mask_acc_18 | atomics_a_mask_eq_18 & s2_req_addr[0], atomics_a_mask_acc_18 | atomics_a_mask_eq_18 & ~(s2_req_addr[0]), atomics_a_mask_acc_17 | atomics_a_mask_eq_17 & s2_req_addr[0], atomics_a_mask_acc_17 | atomics_a_mask_eq_17 & ~(s2_req_addr[0]), atomics_a_mask_acc_16 | atomics_a_mask_eq_16 & s2_req_addr[0], atomics_a_mask_acc_16 | atomics_a_mask_eq_16 & ~(s2_req_addr[0])} : _metaArb_io_in_3_bits_data_c_cat_T_28 ? {atomics_a_mask_acc_5 | atomics_a_mask_eq_5 & s2_req_addr[0], atomics_a_mask_acc_5 | atomics_a_mask_eq_5 & ~(s2_req_addr[0]), atomics_a_mask_acc_4 | atomics_a_mask_eq_4 & s2_req_addr[0], atomics_a_mask_acc_4 | atomics_a_mask_eq_4 & ~(s2_req_addr[0]), atomics_a_mask_acc_3 | atomics_a_mask_eq_3 & s2_req_addr[0], atomics_a_mask_acc_3 | atomics_a_mask_eq_3 & ~(s2_req_addr[0]), atomics_a_mask_acc_2 | atomics_a_mask_eq_2 & s2_req_addr[0], atomics_a_mask_acc_2 | atomics_a_mask_eq_2 & ~(s2_req_addr[0])} : 8'h0;	// @[Bitwise.scala:77:12, Cat.scala:33:92, DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:81:58, package.scala:16:47]
  wire             x1_a_deq_valid = ~io_cpu_s2_kill & (s2_valid_uncached_pending | s2_valid_cached_miss & ~(release_ack_wait & (s2_req_addr[20:6] ^ release_ack_addr[20:6]) == 15'h0) & ~s2_victim_dirty);	// @[DCache.scala:203:33, :204:29, :205:30, :315:48, :316:19, :402:60, :407:64, :559:29, :580:37, :581:32, :583:{8,27,43,118,127}, :584:91, Misc.scala:37:9]
  wire             _GEN_28 = ~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28;	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:586:8, :588:8, package.scala:16:47]
  wire [2:0]       x1_a_deq_bits_opcode = s2_uncached ? (s2_write ? (_metaArb_io_in_3_bits_data_c_cat_T_24 ? 3'h1 : s2_read ? (_metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 ? 3'h2 : _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28 ? 3'h3 : 3'h0) : 3'h0) : 3'h4) : 3'h6;	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:8, :587:8, :588:8, Misc.scala:37:36, Mux.scala:81:58, Replacement.scala:168:70, TLB.scala:475:75, package.scala:16:47]
  wire [3:0]       x1_a_deq_bits_size = s2_uncached ? (_GEN_28 ? {2'h0, s2_req_size} : 4'h0) : 4'h6;	// @[DCache.scala:205:30, :316:19, :401:39, :585:23, :586:8, Edges.scala:457:15, package.scala:16:47]
  wire             _io_cpu_perf_acquire_T = auto_out_a_ready & x1_a_deq_valid;	// @[DCache.scala:580:37, Decoupled.scala:51:35]
  wire             _io_errors_bus_valid_T = tl_out_d_ready & auto_out_d_valid;	// @[DCache.scala:648:18, :699:51, :701:20, :729:68, :730:22, Decoupled.scala:51:35]
  wire [26:0]      _beats1_decode_T_1 = 27'hFFF << auto_out_d_bits_size;	// @[package.scala:235:71]
  wire [8:0]       beats1 = auto_out_d_bits_opcode[0] ? ~(_beats1_decode_T_1[11:3]) : 9'h0;	// @[DCache.scala:267:18, Edges.scala:106:36, :221:14, package.scala:235:{46,71,76}]
  reg  [8:0]       counter;	// @[Edges.scala:229:27]
  wire [8:0]       counter1 = counter - 9'h1;	// @[Edges.scala:229:27, :230:28]
  wire             d_last = counter == 9'h1 | beats1 == 9'h0;	// @[DCache.scala:267:18, Edges.scala:221:14, :229:27, :232:{25,33,43}]
  wire [8:0]       count = beats1 & ~counter1;	// @[Edges.scala:221:14, :230:28, :234:{25,27}]
  wire             grantIsUncachedData = auto_out_d_bits_opcode == 3'h1;	// @[Misc.scala:37:36, package.scala:16:47]
  wire             grantIsUncached = grantIsUncachedData | auto_out_d_bits_opcode == 3'h0 | auto_out_d_bits_opcode == 3'h2;	// @[Misc.scala:37:36, Replacement.scala:168:70, package.scala:16:47, :73:59]
  wire             grantIsRefill = auto_out_d_bits_opcode == 3'h5;	// @[TLB.scala:475:75, package.scala:16:47]
  wire             grantIsCached = auto_out_d_bits_opcode == 3'h4 | grantIsRefill;	// @[TLB.scala:475:75, package.scala:16:47, :73:59]
  wire             grantIsVoluntary = auto_out_d_bits_opcode == 3'h6;	// @[DCache.scala:642:32, TLB.scala:475:75]
  reg              grantInProgress;	// @[DCache.scala:644:32]
  reg  [2:0]       blockProbeAfterGrantCount;	// @[DCache.scala:645:42]
  wire             _metaArb_io_in_4_valid_T = release_state == 4'h6;	// @[DCache.scala:205:30, package.scala:16:47]
  wire             _T_343 = release_state == 4'h9;	// @[DCache.scala:205:30, package.scala:16:47]
  wire             _canAcceptCachedGrant_T_4 = _T_338 | _metaArb_io_in_4_valid_T | _T_343;	// @[package.scala:16:47, :73:59]
  wire             _GEN_29 = _io_errors_bus_valid_T & grantIsCached;	// @[DCache.scala:652:26, Decoupled.scala:51:35, package.scala:73:59]
  wire             _T_306 = auto_out_d_bits_source & d_last;	// @[DCache.scala:663:17, Edges.scala:232:33]
  wire             _T_322 = grantIsRefill & dataArb_io_in_0_valid;	// @[DCache.scala:494:44, :699:23, package.scala:16:47]
  wire             tl_out_e_valid = ~_T_322 & auto_out_d_valid & ~(|counter) & grantIsCached & ~_canAcceptCachedGrant_T_4;	// @[DCache.scala:647:30, :691:18, :699:{23,51}, :700:20, Edges.scala:229:27, :231:25, package.scala:73:59]
  assign dataArb_io_in_1_bits_addr = {s2_req_addr[11:6] | count[8:3], count[2:0], 3'h0};	// @[Cat.scala:33:92, DCache.scala:316:19, :705:{32,67}, Edges.scala:234:25, Replacement.scala:168:70]
  assign metaArb_io_in_3_valid = grantIsCached & d_last & _io_errors_bus_valid_T & ~auto_out_d_bits_denied;	// @[DCache.scala:718:{53,56}, Decoupled.scala:51:35, Edges.scala:232:33, package.scala:73:59]
  wire [3:0]       _metaArb_io_in_3_bits_data_T_1 = {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39, _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46 | s2_lr, auto_out_d_bits_param};	// @[Cat.scala:33:92, Consts.scala:86:{32,49,76}, :87:{54,64}, package.scala:16:47]
  assign metaArb_io_in_3_bits_data = {_metaArb_io_in_3_bits_data_T_1 == 4'hC ? 2'h3 : _metaArb_io_in_3_bits_data_T_1 == 4'h4 | _metaArb_io_in_3_bits_data_T_1 == 4'h0 ? 2'h2 : {1'h0, _metaArb_io_in_3_bits_data_T_1 == 4'h1}, s2_req_addr[31:12]};	// @[Cat.scala:33:92, DCache.scala:205:30, :316:19, :444:68, :723:134, HellaCache.scala:292:14, Mux.scala:47:70, :81:{58,61}, TLB.scala:186:28, package.scala:16:47]
  reg              blockUncachedGrant;	// @[DCache.scala:727:33]
  wire             _T_324 = grantIsUncachedData & (blockUncachedGrant | s1_valid);	// @[DCache.scala:159:25, :727:33, :729:{31,54}, package.scala:16:47]
  assign tl_out_d_ready = ~(_T_324 | _T_322) & (~grantIsCached | ((|counter) | auto_out_e_ready) & ~_canAcceptCachedGrant_T_4);	// @[DCache.scala:647:30, :648:{18,24,50,69}, :699:{23,51}, :701:20, :729:{31,68}, :730:22, Edges.scala:229:27, :231:25, package.scala:73:59]
  wire             _io_cpu_req_ready_output = _T_324 ? ~(auto_out_d_valid | _GEN_24) & _io_cpu_req_ready_T_4 : ~_GEN_24 & _io_cpu_req_ready_T_4;	// @[DCache.scala:210:{20,73}, :235:{45,64}, :244:{34,53}, :252:{79,98}, :729:{31,68}, :732:29, :733:26]
  wire             _GEN_30 = _T_324 & auto_out_d_valid;	// @[DCache.scala:698:26, :729:{31,68}, :732:29, :734:32]
  assign dataArb_io_in_1_valid = _GEN_30 | auto_out_d_valid & grantIsRefill & ~_canAcceptCachedGrant_T_4;	// @[DCache.scala:647:30, :698:{26,61}, :729:68, :732:29, :734:32, package.scala:16:47, :73:59]
  assign _GEN_0 = ~_GEN_30;	// @[DCache.scala:698:26, :704:33, :729:68, :732:29, :734:32, :735:37]
  wire             block_probe_for_core_progress = (|blockProbeAfterGrantCount) | (|(lrscCount[6:2]));	// @[DCache.scala:449:26, :450:29, :645:42, :646:35, :743:71]
  wire             tl_out_b_ready = ~metaArb__grant_T_3 & ~(block_probe_for_core_progress | releaseInFlight | release_ack_wait & (auto_out_b_bits_address[20:6] ^ release_ack_addr[20:6]) == 15'h0 | grantInProgress | s1_valid | s2_valid);	// @[Arbiter.scala:45:{68,78}, DCache.scala:159:25, :203:33, :204:29, :205:30, :308:25, :311:46, :559:29, :583:43, :644:32, :743:71, :744:{62,88,163}, :747:{44,47,119}]
  wire             _T_358 = auto_out_c_ready & tl_out_c_valid;	// @[DCache.scala:801:21, :827:47, :828:22, :831:48, :832:22, Decoupled.scala:51:35]
  wire [26:0]      _GEN_31 = {23'h0, tl_out_c_bits_size};	// @[DCache.scala:836:48, :840:102, :841:52, package.scala:235:71]
  wire [26:0]      _beats1_decode_T_5 = 27'hFFF << _GEN_31;	// @[package.scala:235:71]
  wire [8:0]       beats1_1 = tl_out_c_bits_opcode[0] ? ~(_beats1_decode_T_5[11:3]) : 9'h0;	// @[DCache.scala:267:18, :836:48, :840:102, :841:52, Edges.scala:102:36, :221:14, package.scala:235:{46,71,76}]
  reg  [8:0]       counter_1;	// @[Edges.scala:229:27]
  wire [8:0]       counter1_1 = counter_1 - 9'h1;	// @[Edges.scala:229:27, :230:28]
  wire             c_first = counter_1 == 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27, :231:25]
  wire             releaseDone = (counter_1 == 9'h1 | beats1_1 == 9'h0) & _T_358;	// @[DCache.scala:267:18, Decoupled.scala:51:35, Edges.scala:221:14, :229:27, :232:{25,33,43}, :233:22]
  reg              s1_release_data_valid;	// @[DCache.scala:778:38]
  reg              s2_release_data_valid;	// @[DCache.scala:779:38]
  wire             releaseRejected = s2_release_data_valid & ~_T_358;	// @[DCache.scala:779:38, :780:{44,47}, Decoupled.scala:51:35]
  wire [9:0]       releaseDataBeat = {1'h0, beats1_1 & ~counter1_1} + {8'h0, releaseRejected ? 2'h0 : {1'h0, s1_release_data_valid} + {1'h0, s2_release_data_valid}};	// @[Bitwise.scala:77:12, DCache.scala:778:38, :779:38, :780:44, :781:{43,48,93}, Edges.scala:221:14, :230:28, :234:{25,27}]
  wire             _GEN_32 = (|_s2_meta_error_T) | s2_prb_ack_data;	// @[DCache.scala:339:{53,83}, :788:17, :803:28, :805:36, :807:45, Misc.scala:37:9]
  assign s1_nack = s2_probe ? (|_s2_meta_error_T) | s2_prb_ack_data | (|s2_probe_state_state) | ~releaseDone | _GEN_27 | _T_14 : _GEN_27 | _T_14;	// @[DCache.scala:253:{58,79}, :265:{75,85}, :310:25, :339:{53,83}, :423:{82,92}, :548:{36,46}, :801:21, :813:22, :816:{24,34}, Edges.scala:233:22, Metadata.scala:50:45, Misc.scala:37:9, Reg.scala:19:16]
  wire             _T_334 = release_state == 4'h4;	// @[DCache.scala:205:30, :818:25, Mux.scala:47:70]
  assign metaArb_io_in_6_valid = _T_334 | auto_out_b_valid & (~block_probe_for_core_progress | (|lrscCount) & ~(|(lrscCount[6:2])));	// @[DCache.scala:449:26, :450:29, :451:{34,40,43}, :743:71, :746:{26,44,48,79}, :818:{25,44}, :819:30]
  assign metaArb_io_in_6_bits_idx = _T_334 ? metaArb_io_in_4_bits_idx : auto_out_b_bits_address[11:6];	// @[DCache.scala:749:29, :818:{25,44}, :820:33, :1176:47]
  wire             _T_335 = release_state == 4'h5;	// @[DCache.scala:205:30, :814:29, :827:25]
  wire             _T_336 = release_state == 4'h3;	// @[DCache.scala:205:30, :810:29, :831:25]
  assign tl_out_c_valid = _T_336 | _T_335 | s2_probe & ~_GEN_32 | s2_release_data_valid & ~(c_first & release_ack_wait);	// @[DCache.scala:203:33, :310:25, :779:38, :787:{18,117,120,130}, :788:17, :801:21, :803:28, :805:36, :807:45, :827:{25,47}, :828:22, :831:{25,48}, :832:22, Edges.scala:231:25]
  wire             _T_342 = _T_338 | _metaArb_io_in_4_valid_T | _T_343;	// @[package.scala:16:47, :73:59]
  assign tl_out_c_bits_opcode = _T_342 ? {2'h3, ~_T_343} : {2'h2, _T_337};	// @[DCache.scala:831:48, :836:48, :837:21, :840:102, :841:52, :842:23, :847:23, TLB.scala:186:28, package.scala:16:47, :73:59]
  assign tl_out_c_bits_size = _T_342 ? 4'h6 : probe_bits_size;	// @[DCache.scala:836:48, :840:102, :841:52, Reg.scala:19:16, package.scala:16:47, :73:59]
  assign releaseWay = _T_342 ? metaArb_io_in_2_bits_way_en : s2_probe_way;	// @[DCache.scala:409:33, :790:14, :840:102, :854:18, Reg.scala:19:16, package.scala:73:59]
  assign dataArb_io_in_2_valid = inWriteback & releaseDataBeat < 10'h8;	// @[DCache.scala:781:43, :877:{41,60}, package.scala:73:59]
  assign _GEN = {metaArb_io_in_4_bits_idx, releaseDataBeat[2:0], 3'h0};	// @[DCache.scala:781:43, :880:{72,90}, :1176:47, Replacement.scala:168:70]
  assign metaArb_io_in_4_valid = _metaArb_io_in_4_valid_T | release_state == 4'h7;	// @[DCache.scala:205:30, :810:29, package.scala:16:47, :73:59]
  assign metaArb_io_in_7_bits_data = {_T_342 ? 2'h0 : _GEN_26 ? 2'h2 : _T_196 ? 2'h1 : _T_192 ? 2'h0 : {1'h0, _T_188 | _T_184 | _T_180}, probe_bits_address[31:12]};	// @[DCache.scala:789:27, :840:102, :853:14, :890:{78,97}, Misc.scala:37:{36,63}, :55:20, Reg.scala:19:16, TLB.scala:186:28, package.scala:16:47, :73:59]
  reg              io_cpu_s2_xcpt_REG;	// @[DCache.scala:909:32]
  assign _io_cpu_s2_xcpt_pf_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_pf_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_st;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_gf_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_gf_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_st;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ae_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ae_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_st;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ma_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ma_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_st;	// @[DCache.scala:319:24, :909:{24,32}]
  reg              doUncachedResp;	// @[DCache.scala:924:31]
  wire             _io_cpu_replay_next_output = _io_errors_bus_valid_T & grantIsUncachedData;	// @[DCache.scala:926:41, Decoupled.scala:51:35, package.scala:16:47]
  wire [31:0]      io_cpu_resp_bits_data_shifted = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26, Reg.scala:19:16]
  wire             _io_cpu_resp_bits_data_word_bypass_T_1 = s2_req_size == 2'h2;	// @[AMOALU.scala:43:26, DCache.scala:316:19, TLB.scala:186:28]
  wire [15:0]      io_cpu_resp_bits_data_shifted_1 = s2_req_addr[1] ? io_cpu_resp_bits_data_shifted[31:16] : io_cpu_resp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26]
  wire [7:0]       io_cpu_resp_bits_data_zeroed_2 = s2_sc ? 8'h0 : s2_req_addr[0] ? io_cpu_resp_bits_data_shifted_1[15:8] : io_cpu_resp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,37,55}, :42:23, Bitwise.scala:77:12, DCache.scala:316:19, Misc.scala:209:26, package.scala:16:47]
  wire [31:0]      io_cpu_resp_bits_data_word_bypass_shifted = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26, Reg.scala:19:16]
  reg              REG;	// @[DCache.scala:984:18]
  assign metaArb_io_in_5_bits_idx = flushCounter[5:0];	// @[DCache.scala:202:29, :993:44]
  wire [26:0]      _io_cpu_perf_acquire_beats1_decode_T_1 = 27'hFFF << x1_a_deq_bits_size;	// @[DCache.scala:585:23, package.scala:235:71]
  reg  [8:0]       io_cpu_perf_acquire_counter;	// @[Edges.scala:229:27]
  wire [26:0]      _io_cpu_perf_release_beats1_decode_T_1 = 27'hFFF << _GEN_31;	// @[package.scala:235:71]
  reg  [8:0]       io_cpu_perf_release_counter;	// @[Edges.scala:229:27]
  wire             _io_cpu_perf_canAcceptStoreThenLoad_T_9 = _io_cpu_perf_canAcceptLoadThenLoad_T_55 & pstore1_rmw_r & _io_cpu_perf_canAcceptLoadThenLoad_T | _io_cpu_perf_canAcceptStoreThenLoad_T_6 & _io_cpu_perf_canAcceptLoadThenLoad_T;	// @[DCache.scala:482:39, :486:{54,85}, :1065:{44,89}, :1066:44, Reg.scala:19:16]
  reg  [2:0]       io_cpu_perf_blocked_near_end_of_refill_refill_count;	// @[DCache.scala:1078:33]
  wire [2:0]       _GEN_33 = ~{tlb_superpage_entries_2_valid_0, tlb_superpage_entries_1_valid_0, tlb_superpage_entries_0_valid_0};	// @[Cat.scala:33:92, TLB.scala:328:30, :744:43]
  wire [39:0]      s0_tlb_req_vaddr = {resetting ? {io_cpu_req_bits_addr[39:12], metaArb_io_in_5_bits_idx} : metaArb_io_in_1_valid ? {io_cpu_req_bits_addr[39:12], metaArb_io_in_1_bits_idx} : _GEN_23 ? {io_cpu_req_bits_addr[39:12], s2_req_addr[11:6]} : metaArb_io_in_4_valid ? {io_cpu_req_bits_addr[39:12], probe_bits_address[11:6]} : metaArb_io_in_6_valid ? {io_cpu_req_bits_addr[39:32], _T_334 ? probe_bits_address[31:6] : auto_out_b_bits_address[31:6]} : io_cpu_req_bits_addr[39:6], io_cpu_req_bits_addr[5:0]};	// @[Arbiter.scala:136:15, :138:26, :140:19, Cat.scala:33:92, DCache.scala:170:84, :201:26, :222:89, :316:19, :427:43, :430:35, :746:26, :750:{30,58}, :818:{25,44}, :819:30, :821:34, :993:44, Reg.scala:19:16, package.scala:73:59]
  wire [13:0]      tlb_hits = {~tlb_vm_enabled, tlb_hitsVec_12, tlb_hitsVec_11, tlb_hitsVec_10, tlb_hitsVec_9, tlb_hitsVec_8, tlb_hitsVec_7, tlb_hitsVec_6, tlb_hitsVec_5, tlb_hitsVec_4, tlb_hitsVec_3, tlb_hitsVec_2, tlb_hitsVec_1, tlb_hitsVec_0};	// @[Cat.scala:33:92, TLB.scala:386:61, :430:44, :432:18]
  wire [13:0]      tlb_ptw_pf_array = {1'h0, _tlb_entries_barrier_12_io_y_pf, _tlb_entries_barrier_11_io_y_pf, _tlb_entries_barrier_10_io_y_pf, _tlb_entries_barrier_9_io_y_pf, _tlb_entries_barrier_8_io_y_pf, _tlb_entries_barrier_7_io_y_pf, _tlb_entries_barrier_6_io_y_pf, _tlb_entries_barrier_5_io_y_pf, _tlb_entries_barrier_4_io_y_pf, _tlb_entries_barrier_3_io_y_pf, _tlb_entries_barrier_2_io_y_pf, _tlb_entries_barrier_1_io_y_pf, _tlb_entries_barrier_io_y_pf};	// @[Cat.scala:33:92, package.scala:259:25]
  wire [12:0]      tlb_priv_rw_ok = (~(s1_tlb_req_prv[0]) | io_ptw_status_sum ? {_tlb_entries_barrier_12_io_y_u, _tlb_entries_barrier_11_io_y_u, _tlb_entries_barrier_10_io_y_u, _tlb_entries_barrier_9_io_y_u, _tlb_entries_barrier_8_io_y_u, _tlb_entries_barrier_7_io_y_u, _tlb_entries_barrier_6_io_y_u, _tlb_entries_barrier_5_io_y_u, _tlb_entries_barrier_4_io_y_u, _tlb_entries_barrier_3_io_y_u, _tlb_entries_barrier_2_io_y_u, _tlb_entries_barrier_1_io_y_u, _tlb_entries_barrier_io_y_u} : 13'h0) | (s1_tlb_req_prv[0] ? ~{_tlb_entries_barrier_12_io_y_u, _tlb_entries_barrier_11_io_y_u, _tlb_entries_barrier_10_io_y_u, _tlb_entries_barrier_9_io_y_u, _tlb_entries_barrier_8_io_y_u, _tlb_entries_barrier_7_io_y_u, _tlb_entries_barrier_6_io_y_u, _tlb_entries_barrier_5_io_y_u, _tlb_entries_barrier_4_io_y_u, _tlb_entries_barrier_3_io_y_u, _tlb_entries_barrier_2_io_y_u, _tlb_entries_barrier_1_io_y_u, _tlb_entries_barrier_io_y_u} : 13'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reg.scala:19:16, TLB.scala:357:20, :502:{23,24,32,70,75,84}, package.scala:259:25]
  wire             _GEN_34 = _tlb_entries_barrier_12_io_y_ae_ptw | _tlb_entries_barrier_12_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_35 = _tlb_entries_barrier_11_io_y_ae_ptw | _tlb_entries_barrier_11_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_36 = _tlb_entries_barrier_10_io_y_ae_ptw | _tlb_entries_barrier_10_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_37 = _tlb_entries_barrier_9_io_y_ae_ptw | _tlb_entries_barrier_9_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_38 = _tlb_entries_barrier_8_io_y_ae_ptw | _tlb_entries_barrier_8_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_39 = _tlb_entries_barrier_7_io_y_ae_ptw | _tlb_entries_barrier_7_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_40 = _tlb_entries_barrier_6_io_y_ae_ptw | _tlb_entries_barrier_6_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_41 = _tlb_entries_barrier_5_io_y_ae_ptw | _tlb_entries_barrier_5_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_42 = _tlb_entries_barrier_4_io_y_ae_ptw | _tlb_entries_barrier_4_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_43 = _tlb_entries_barrier_3_io_y_ae_ptw | _tlb_entries_barrier_3_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_44 = _tlb_entries_barrier_2_io_y_ae_ptw | _tlb_entries_barrier_2_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_45 = _tlb_entries_barrier_1_io_y_ae_ptw | _tlb_entries_barrier_1_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire             _GEN_46 = _tlb_entries_barrier_io_y_ae_ptw | _tlb_entries_barrier_io_y_ae_final;	// @[TLB.scala:518:104, package.scala:259:25]
  wire [3:0]       _GEN_47 = s1_tlb_req_vaddr[3:0] & (4'h1 << s1_tlb_req_size) - 4'h1;	// @[OneHot.scala:57:35, Reg.scala:19:16, TLB.scala:539:{39,69}, package.scala:16:47]
  wire             tlb__cmd_lrsc_T = s1_tlb_req_cmd == 5'h6;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_lrsc_T_1 = s1_tlb_req_cmd == 5'h7;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_lrsc_T_2 = tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1;	// @[package.scala:16:47, :73:59]
  wire             tlb__cmd_amo_logical_T = s1_tlb_req_cmd == 5'h4;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_1 = s1_tlb_req_cmd == 5'h9;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_2 = s1_tlb_req_cmd == 5'hA;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_3 = s1_tlb_req_cmd == 5'hB;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_6 = tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2 | tlb__cmd_amo_logical_T_3;	// @[package.scala:16:47, :73:59]
  wire             tlb__cmd_amo_arithmetic_T = s1_tlb_req_cmd == 5'h8;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_1 = s1_tlb_req_cmd == 5'hC;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_2 = s1_tlb_req_cmd == 5'hD;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_3 = s1_tlb_req_cmd == 5'hE;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_4 = s1_tlb_req_cmd == 5'hF;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_8 = tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// @[package.scala:16:47, :73:59]
  wire             tlb_cmd_put_partial = s1_tlb_req_cmd == 5'h11;	// @[Reg.scala:19:16, TLB.scala:562:41]
  wire             tlb_cmd_read = s1_tlb_req_cmd == 5'h0 | s1_tlb_req_cmd == 5'h10 | tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1 | tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2 | tlb__cmd_amo_logical_T_3 | tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// @[Consts.scala:85:68, Reg.scala:19:16, package.scala:16:47]
  wire             tlb_cmd_write = s1_tlb_req_cmd == 5'h1 | tlb_cmd_put_partial | tlb__cmd_lrsc_T_1 | tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2 | tlb__cmd_amo_logical_T_3 | tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// @[Consts.scala:86:{32,76}, Reg.scala:19:16, TLB.scala:539:69, :562:41, package.scala:16:47]
  wire             tlb_cmd_write_perms = tlb_cmd_write | s1_tlb_req_cmd == 5'h5 | s1_tlb_req_cmd == 5'h17;	// @[Consts.scala:86:76, Reg.scala:19:16, TLB.scala:566:35, package.scala:16:47]
  wire [13:0]      tlb__pf_ld_array_T_2 = {1'h1, ~_tlb_entries_barrier_12_io_y_ae_ptw, ~_tlb_entries_barrier_11_io_y_ae_ptw, ~_tlb_entries_barrier_10_io_y_ae_ptw, ~_tlb_entries_barrier_9_io_y_ae_ptw, ~_tlb_entries_barrier_8_io_y_ae_ptw, ~_tlb_entries_barrier_7_io_y_ae_ptw, ~_tlb_entries_barrier_6_io_y_ae_ptw, ~_tlb_entries_barrier_5_io_y_ae_ptw, ~_tlb_entries_barrier_4_io_y_ae_ptw, ~_tlb_entries_barrier_3_io_y_ae_ptw, ~_tlb_entries_barrier_2_io_y_ae_ptw, ~_tlb_entries_barrier_1_io_y_ae_ptw, ~_tlb_entries_barrier_io_y_ae_ptw};	// @[Cat.scala:33:92, TLB.scala:586:73, package.scala:259:25]
  wire [13:0]      tlb__pf_ld_array_T_5 = {1'h1, ~_tlb_entries_barrier_12_io_y_gf, ~_tlb_entries_barrier_11_io_y_gf, ~_tlb_entries_barrier_10_io_y_gf, ~_tlb_entries_barrier_9_io_y_gf, ~_tlb_entries_barrier_8_io_y_gf, ~_tlb_entries_barrier_7_io_y_gf, ~_tlb_entries_barrier_6_io_y_gf, ~_tlb_entries_barrier_5_io_y_gf, ~_tlb_entries_barrier_4_io_y_gf, ~_tlb_entries_barrier_3_io_y_gf, ~_tlb_entries_barrier_2_io_y_gf, ~_tlb_entries_barrier_1_io_y_gf, ~_tlb_entries_barrier_io_y_gf};	// @[Cat.scala:33:92, TLB.scala:586:106, package.scala:259:25]
  wire [4:0]       _s2_data_T_1 = _io_cpu_replay_next_output | inWriteback | s1_did_read & s1_read_mask ? (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData) ? {1'h0, inWriteback ? releaseWay : s1_hit_way} : 5'h10) : 5'h0;	// @[Cat.scala:33:92, DCache.scala:300:{32,61}, :344:63, :354:27, :356:28, :608:26, :651:26, :652:26, :661:35, :668:34, :671:25, :790:14, :840:102, :854:18, :926:41, Decoupled.scala:51:35, Reg.scala:19:16, package.scala:16:47, :73:59]
  wire             tlb__superpage_hits_T_23 = tlb_superpage_entries_1_valid_0 & ~tlb_superpage_entries_1_tag_v & _GEN_4[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_4 | _GEN_4[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{29,40,52,58,79}, :328:30]
  wire             tlb__superpage_hits_T_37 = tlb_superpage_entries_2_valid_0 & ~tlb_superpage_entries_2_tag_v & _GEN_5[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_7 | _GEN_5[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{29,40,52,58,79}, :328:30]
  wire             tlb__superpage_hits_T_51 = tlb_superpage_entries_3_valid_0 & ~tlb_superpage_entries_3_tag_v & _GEN_6[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_10 | _GEN_6[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{29,40,52,58,79}, :328:30]
  wire             tlb__T_23 = tlb_io_req_valid & tlb_vm_enabled;	// @[DCache.scala:250:71, TLB.scala:386:61, :606:22]
  wire             _GEN_48 = _io_errors_bus_valid_T & grantIsCached & d_last;	// @[DCache.scala:608:26, :651:26, :652:26, :655:20, :656:27, Decoupled.scala:51:35, Edges.scala:232:33, package.scala:73:59]
  wire             _GEN_49 = _T_334 & ~metaArb__grant_T_3;	// @[Arbiter.scala:45:{68,78}, DCache.scala:801:21, :818:{25,44}, :822:37, :823:23]
  wire [8:0]       flushCounterNext = {1'h0, flushCounter} + 9'h1;	// @[DCache.scala:202:29, :985:39, Edges.scala:232:25]
  wire [1:0]       tlb_hi_4 = {tlb__superpage_hits_T_51, tlb__superpage_hits_T_37};	// @[OneHot.scala:30:18, TLB.scala:172:29]
  wire             tlb__T_45 = tlb__superpage_hits_T_51 | tlb__superpage_hits_T_23;	// @[OneHot.scala:32:28, TLB.scala:172:29]
  wire             tlb_invalidate_refill = tlb_io_ptw_req_valid | (&tlb_state) | tlb_io_sfence_valid;	// @[DCache.scala:255:54, TLB.scala:339:22, :397:88, package.scala:16:47]
  wire [10:0]      _GEN_50 = tlb_mpu_ppn[14:4] ^ 11'h201;	// @[Parameters.scala:137:31, TLB.scala:399:20]
  wire [1:0]       _GEN_51 = tlb_mpu_ppn[14:13] ^ 2'h1;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:399:20, package.scala:16:47]
  wire             tlb_legal_address = tlb_mpu_ppn == 28'h3 | tlb_mpu_ppn == 28'h2010 | tlb_mpu_ppn == 28'h4 | tlb_mpu_ppn == 28'h64000 | tlb_mpu_ppn == 28'h64001 | tlb_mpu_ppn[27:14] == 14'h3 | tlb_mpu_ppn[27:4] == 24'h200 | tlb_mpu_ppn[27:4] == 24'h1 | tlb_mpu_ppn == 28'h100 | tlb_mpu_ppn == 28'h110 | tlb_mpu_ppn[27:19] == 9'h1;	// @[Cat.scala:33:92, Edges.scala:232:25, Parameters.scala:137:{31,65}, TLB.scala:399:20, :410:67]
  wire             tlb_newEntry_c = tlb_legal_address & tlb_mpu_ppn[19];	// @[Cat.scala:33:92, TLB.scala:399:20, :410:67, :413:19]
  wire             tlb_newEntry_pr = tlb_legal_address & _tlb_pmp_io_r;	// @[TLB.scala:403:19, :410:67, :419:66]
  wire [3:0]       _GEN_52 = {tlb_mpu_ppn[19], tlb_mpu_ppn[13], tlb_mpu_ppn[8], tlb_mpu_ppn[4]};	// @[Cat.scala:33:92, Parameters.scala:137:45, TLB.scala:399:20]
  wire [3:0]       _GEN_53 = {tlb_mpu_ppn[19], tlb_mpu_ppn[14:13], ~(tlb_mpu_ppn[8])};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:399:20]
  wire [3:0]       _GEN_54 = {tlb_mpu_ppn[19], _GEN_51, tlb_mpu_ppn[8]};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:399:20]
  wire [1:0]       _GEN_55 = tlb_mpu_ppn[14:13] ^ 2'h2;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:186:28, :399:20]
  wire [1:0]       _GEN_56 = {tlb_mpu_ppn[19], _GEN_55[1]};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:399:20]
  wire             tlb_newEntry_pw = tlb_legal_address & (_GEN_52 == 4'h0 | _GEN_53 == 4'h0 | _GEN_54 == 4'h0 | _GEN_56 == 2'h0 | tlb_mpu_ppn[19]) & _tlb_pmp_io_w;	// @[Cat.scala:33:92, DCache.scala:205:30, Parameters.scala:137:{45,65}, :616:89, TLB.scala:399:20, :403:19, :410:67, :420:70]
  wire             tlb_newEntry_ppp = tlb_legal_address & (_GEN_52 == 4'h0 | _GEN_53 == 4'h0 | _GEN_54 == 4'h0 | _GEN_56 == 2'h0 | tlb_mpu_ppn[19]);	// @[Cat.scala:33:92, DCache.scala:205:30, Parameters.scala:137:{45,65}, :616:89, TLB.scala:399:20, :410:67, :413:19]
  wire             tlb_newEntry_pal = tlb_legal_address & (_GEN_52 == 4'h0 | _GEN_53 == 4'h0 | _GEN_54 == 4'h0 | _GEN_56 == 2'h0 | tlb_mpu_ppn[19]);	// @[Cat.scala:33:92, DCache.scala:205:30, Parameters.scala:137:{45,65}, :616:89, TLB.scala:399:20, :410:67, :413:19]
  wire             tlb_newEntry_paa = tlb_legal_address & (_GEN_52 == 4'h0 | _GEN_53 == 4'h0 | _GEN_54 == 4'h0 | _GEN_56 == 2'h0 | tlb_mpu_ppn[19]);	// @[Cat.scala:33:92, DCache.scala:205:30, Parameters.scala:137:{45,65}, :616:89, TLB.scala:399:20, :410:67, :413:19]
  wire             tlb_newEntry_px = tlb_legal_address & ({tlb_mpu_ppn[19], tlb_mpu_ppn[14:13], tlb_mpu_ppn[8], tlb_mpu_ppn[4], ~(tlb_mpu_ppn[0])} == 6'h0 | {tlb_mpu_ppn[19], tlb_mpu_ppn[14:13], tlb_mpu_ppn[8], ~(tlb_mpu_ppn[4])} == 5'h0 | tlb_mpu_ppn[19]) & _tlb_pmp_io_x;	// @[Cat.scala:33:92, DCache.scala:431:98, Parameters.scala:137:{31,45,65}, :616:89, TLB.scala:399:20, :403:19, :410:67, :424:65]
  wire             tlb_newEntry_eff = tlb_legal_address & ({tlb_mpu_ppn[19], tlb_mpu_ppn[14:13], tlb_mpu_ppn[8], tlb_mpu_ppn[4], tlb_mpu_ppn[0]} == 6'h0 | {tlb_mpu_ppn[19], tlb_mpu_ppn[14:13], ~(tlb_mpu_ppn[8]), tlb_mpu_ppn[0]} == 5'h0 | {tlb_mpu_ppn[19], _GEN_51, tlb_mpu_ppn[8], tlb_mpu_ppn[4]} == 5'h0 | {tlb_mpu_ppn[19], _GEN_50[10:9], tlb_mpu_ppn[8], _GEN_50[0], tlb_mpu_ppn[0]} == 6'h0 | _GEN_56 == 2'h0 | {tlb_mpu_ppn[19], _GEN_55, tlb_mpu_ppn[8], tlb_mpu_ppn[4]} == 5'h0);	// @[Cat.scala:33:92, DCache.scala:431:98, Parameters.scala:137:{31,45,65}, :616:89, TLB.scala:399:20, :410:67, :413:19]
  wire             tlb__sector_hits_T = tlb_sectored_entries_0_0_valid_0 | tlb_sectored_entries_0_0_valid_1;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb_sector_hits_0 = (tlb__sector_hits_T | tlb_sectored_entries_0_0_valid_2 | tlb_sectored_entries_0_0_valid_3) & tlb__sector_hits_T_4 == 25'h0 & ~tlb_sectored_entries_0_0_tag_v;	// @[TLB.scala:161:55, :163:{61,86,105}, :326:29, package.scala:73:59]
  wire             tlb__sector_hits_T_8 = tlb_sectored_entries_0_1_valid_0 | tlb_sectored_entries_0_1_valid_1;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb_sector_hits_1 = (tlb__sector_hits_T_8 | tlb_sectored_entries_0_1_valid_2 | tlb_sectored_entries_0_1_valid_3) & tlb__sector_hits_T_12 == 25'h0 & ~tlb_sectored_entries_0_1_tag_v;	// @[TLB.scala:161:55, :163:{61,86,105}, :326:29, package.scala:73:59]
  wire             tlb__sector_hits_T_16 = tlb_sectored_entries_0_2_valid_0 | tlb_sectored_entries_0_2_valid_1;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb_sector_hits_2 = (tlb__sector_hits_T_16 | tlb_sectored_entries_0_2_valid_2 | tlb_sectored_entries_0_2_valid_3) & tlb__sector_hits_T_20 == 25'h0 & ~tlb_sectored_entries_0_2_tag_v;	// @[TLB.scala:161:55, :163:{61,86,105}, :326:29, package.scala:73:59]
  wire             tlb__sector_hits_T_24 = tlb_sectored_entries_0_3_valid_0 | tlb_sectored_entries_0_3_valid_1;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb_sector_hits_3 = (tlb__sector_hits_T_24 | tlb_sectored_entries_0_3_valid_2 | tlb_sectored_entries_0_3_valid_3) & tlb__sector_hits_T_28 == 25'h0 & ~tlb_sectored_entries_0_3_tag_v;	// @[TLB.scala:161:55, :163:{61,86,105}, :326:29, package.scala:73:59]
  wire             tlb__sector_hits_T_32 = tlb_sectored_entries_0_4_valid_0 | tlb_sectored_entries_0_4_valid_1;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb_sector_hits_4 = (tlb__sector_hits_T_32 | tlb_sectored_entries_0_4_valid_2 | tlb_sectored_entries_0_4_valid_3) & tlb__sector_hits_T_36 == 25'h0 & ~tlb_sectored_entries_0_4_tag_v;	// @[TLB.scala:161:55, :163:{61,86,105}, :326:29, package.scala:73:59]
  wire             tlb__sector_hits_T_40 = tlb_sectored_entries_0_5_valid_0 | tlb_sectored_entries_0_5_valid_1;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb_sector_hits_5 = (tlb__sector_hits_T_40 | tlb_sectored_entries_0_5_valid_2 | tlb_sectored_entries_0_5_valid_3) & tlb__sector_hits_T_44 == 25'h0 & ~tlb_sectored_entries_0_5_tag_v;	// @[TLB.scala:161:55, :163:{61,86,105}, :326:29, package.scala:73:59]
  wire             tlb__sector_hits_T_48 = tlb_sectored_entries_0_6_valid_0 | tlb_sectored_entries_0_6_valid_1;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb_sector_hits_6 = (tlb__sector_hits_T_48 | tlb_sectored_entries_0_6_valid_2 | tlb_sectored_entries_0_6_valid_3) & tlb__sector_hits_T_52 == 25'h0 & ~tlb_sectored_entries_0_6_tag_v;	// @[TLB.scala:161:55, :163:{61,86,105}, :326:29, package.scala:73:59]
  wire             tlb__sector_hits_T_56 = tlb_sectored_entries_0_7_valid_0 | tlb_sectored_entries_0_7_valid_1;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb_sector_hits_7 = (tlb__sector_hits_T_56 | tlb_sectored_entries_0_7_valid_2 | tlb_sectored_entries_0_7_valid_3) & tlb__sector_hits_T_60 == 25'h0 & ~tlb_sectored_entries_0_7_tag_v;	// @[TLB.scala:161:55, :163:{61,86,105}, :326:29, package.scala:73:59]
  wire             tlb_refill_v = tlb_r_vstage1_en | tlb_r_stage2_en;	// @[TLB.scala:346:25, :347:24, :438:33]
  wire             tlb_newEntry_g = io_ptw_resp_bits_pte_g & io_ptw_resp_bits_pte_v;	// @[TLB.scala:443:25]
  wire             tlb_newEntry_sr = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_r;	// @[PTW.scala:141:{38,44,47}, :149:35]
  wire             tlb_newEntry_sw = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_w & io_ptw_resp_bits_pte_d;	// @[PTW.scala:141:{38,44,47}, :151:40]
  wire             tlb_newEntry_sx = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_x;	// @[PTW.scala:141:{38,44,47}, :153:35]
  wire             _GEN_57 = io_ptw_resp_valid & ~io_ptw_resp_bits_homogeneous;	// @[TLB.scala:200:18, :333:56, :436:20, :463:{39,70}]
  wire             _GEN_58 = _GEN_57 | tlb_special_entry_valid_0;	// @[TLB.scala:200:18, :205:16, :333:56, :436:20, :463:70]
  wire             _GEN_59 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & tlb_r_superpage_repl_addr == 2'h0;	// @[TLB.scala:328:30, :342:34, :436:20, :463:70, :465:40, :467:82]
  wire             _GEN_60 = _GEN_59 ? ~tlb_invalidate_refill : tlb_superpage_entries_0_valid_0;	// @[TLB.scala:205:16, :209:46, :328:30, :397:88, :436:20, :463:70, :469:34]
  wire             _GEN_61 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & tlb_r_superpage_repl_addr == 2'h1;	// @[TLB.scala:328:30, :342:34, :436:20, :463:70, :465:40, :467:82, package.scala:16:47]
  wire             _GEN_62 = _GEN_61 ? ~tlb_invalidate_refill : tlb_superpage_entries_1_valid_0;	// @[TLB.scala:205:16, :209:46, :328:30, :397:88, :436:20, :463:70, :469:34]
  wire             _GEN_63 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & tlb_r_superpage_repl_addr == 2'h2;	// @[TLB.scala:186:28, :328:30, :342:34, :436:20, :463:70, :465:40, :467:82]
  wire             _GEN_64 = _GEN_63 ? ~tlb_invalidate_refill : tlb_superpage_entries_2_valid_0;	// @[TLB.scala:205:16, :209:46, :328:30, :397:88, :436:20, :463:70, :469:34]
  wire             _GEN_65 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & (&tlb_r_superpage_repl_addr);	// @[TLB.scala:328:30, :342:34, :436:20, :463:70, :465:40, :467:82]
  wire             _GEN_66 = _GEN_65 ? ~tlb_invalidate_refill : tlb_superpage_entries_3_valid_0;	// @[TLB.scala:205:16, :209:46, :328:30, :397:88, :436:20, :463:70, :469:34]
  wire [2:0]       tlb_waddr_1 = tlb_r_sectored_hit_valid ? tlb_r_sectored_hit_bits : tlb_r_sectored_repl_addr;	// @[TLB.scala:343:33, :344:27, :474:22]
  wire             tlb__T_7 = tlb_waddr_1 == 3'h0;	// @[Replacement.scala:168:70, TLB.scala:474:22, :475:75]
  wire             _GEN_67 = ~io_ptw_resp_bits_homogeneous | ~(io_ptw_resp_bits_level[1]);	// @[TLB.scala:326:29, :463:{39,70}, :465:{40,58}, :475:84]
  wire             _GEN_68 = ~io_ptw_resp_valid | _GEN_67 | ~tlb__T_7;	// @[TLB.scala:326:29, :436:20, :463:70, :465:58, :475:{75,84}]
  wire             _GEN_69 = tlb_r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:205:16, :341:25, package.scala:155:13]
  wire             _GEN_70 = tlb_r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:205:16, :341:25, package.scala:16:47, :155:13]
  wire             _GEN_71 = tlb_r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:186:28, :205:16, :341:25, package.scala:155:13]
  wire [40:0]      tlb__sectored_entries_0_0_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
  wire             _GEN_72 = _GEN_68 ? tlb_sectored_entries_0_0_valid_0 : ~tlb_invalidate_refill & (_GEN_69 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_0);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_73 = _GEN_68 ? tlb_sectored_entries_0_0_valid_1 : ~tlb_invalidate_refill & (_GEN_70 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_1);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_74 = _GEN_68 ? tlb_sectored_entries_0_0_valid_2 : ~tlb_invalidate_refill & (_GEN_71 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_2);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_75 = _GEN_68 ? tlb_sectored_entries_0_0_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_3);	// @[TLB.scala:205:16, :209:46, :326:29, :341:25, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34, package.scala:155:13]
  wire             tlb__T_9 = tlb_waddr_1 == 3'h1;	// @[Misc.scala:37:36, TLB.scala:474:22, :475:75]
  wire             _GEN_76 = ~io_ptw_resp_valid | _GEN_67 | ~tlb__T_9;	// @[TLB.scala:326:29, :436:20, :463:70, :465:58, :475:{75,84}]
  wire             _GEN_77 = tlb_r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:205:16, :341:25, package.scala:155:13]
  wire             _GEN_78 = tlb_r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:205:16, :341:25, package.scala:16:47, :155:13]
  wire             _GEN_79 = tlb_r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:186:28, :205:16, :341:25, package.scala:155:13]
  wire [40:0]      tlb__sectored_entries_0_1_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
  wire             _GEN_80 = _GEN_76 ? tlb_sectored_entries_0_1_valid_0 : ~tlb_invalidate_refill & (_GEN_77 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_0);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_81 = _GEN_76 ? tlb_sectored_entries_0_1_valid_1 : ~tlb_invalidate_refill & (_GEN_78 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_1);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_82 = _GEN_76 ? tlb_sectored_entries_0_1_valid_2 : ~tlb_invalidate_refill & (_GEN_79 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_2);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_83 = _GEN_76 ? tlb_sectored_entries_0_1_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_3);	// @[TLB.scala:205:16, :209:46, :326:29, :341:25, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34, package.scala:155:13]
  wire             tlb__T_11 = tlb_waddr_1 == 3'h2;	// @[Misc.scala:37:36, TLB.scala:474:22, :475:75]
  wire             _GEN_84 = ~io_ptw_resp_valid | _GEN_67 | ~tlb__T_11;	// @[TLB.scala:326:29, :436:20, :463:70, :465:58, :475:{75,84}]
  wire             _GEN_85 = tlb_r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:205:16, :341:25, package.scala:155:13]
  wire             _GEN_86 = tlb_r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:205:16, :341:25, package.scala:16:47, :155:13]
  wire             _GEN_87 = tlb_r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:186:28, :205:16, :341:25, package.scala:155:13]
  wire [40:0]      tlb__sectored_entries_0_2_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
  wire             _GEN_88 = _GEN_84 ? tlb_sectored_entries_0_2_valid_0 : ~tlb_invalidate_refill & (_GEN_85 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_0);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_89 = _GEN_84 ? tlb_sectored_entries_0_2_valid_1 : ~tlb_invalidate_refill & (_GEN_86 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_1);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_90 = _GEN_84 ? tlb_sectored_entries_0_2_valid_2 : ~tlb_invalidate_refill & (_GEN_87 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_2);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_91 = _GEN_84 ? tlb_sectored_entries_0_2_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_3);	// @[TLB.scala:205:16, :209:46, :326:29, :341:25, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34, package.scala:155:13]
  wire             tlb__T_13 = tlb_waddr_1 == 3'h3;	// @[Misc.scala:37:36, TLB.scala:474:22, :475:75]
  wire             _GEN_92 = ~io_ptw_resp_valid | _GEN_67 | ~tlb__T_13;	// @[TLB.scala:326:29, :436:20, :463:70, :465:58, :475:{75,84}]
  wire             _GEN_93 = tlb_r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:205:16, :341:25, package.scala:155:13]
  wire             _GEN_94 = tlb_r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:205:16, :341:25, package.scala:16:47, :155:13]
  wire             _GEN_95 = tlb_r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:186:28, :205:16, :341:25, package.scala:155:13]
  wire [40:0]      tlb__sectored_entries_0_3_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
  wire             _GEN_96 = _GEN_92 ? tlb_sectored_entries_0_3_valid_0 : ~tlb_invalidate_refill & (_GEN_93 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_0);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_97 = _GEN_92 ? tlb_sectored_entries_0_3_valid_1 : ~tlb_invalidate_refill & (_GEN_94 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_1);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_98 = _GEN_92 ? tlb_sectored_entries_0_3_valid_2 : ~tlb_invalidate_refill & (_GEN_95 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_2);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_99 = _GEN_92 ? tlb_sectored_entries_0_3_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_3);	// @[TLB.scala:205:16, :209:46, :326:29, :341:25, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34, package.scala:155:13]
  wire             tlb__T_15 = tlb_waddr_1 == 3'h4;	// @[TLB.scala:474:22, :475:75]
  wire             _GEN_100 = ~io_ptw_resp_valid | _GEN_67 | ~tlb__T_15;	// @[TLB.scala:326:29, :436:20, :463:70, :465:58, :475:{75,84}]
  wire             _GEN_101 = tlb_r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:205:16, :341:25, package.scala:155:13]
  wire             _GEN_102 = tlb_r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:205:16, :341:25, package.scala:16:47, :155:13]
  wire             _GEN_103 = tlb_r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:186:28, :205:16, :341:25, package.scala:155:13]
  wire [40:0]      tlb__sectored_entries_0_4_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
  wire             _GEN_104 = _GEN_100 ? tlb_sectored_entries_0_4_valid_0 : ~tlb_invalidate_refill & (_GEN_101 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_0);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_105 = _GEN_100 ? tlb_sectored_entries_0_4_valid_1 : ~tlb_invalidate_refill & (_GEN_102 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_1);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_106 = _GEN_100 ? tlb_sectored_entries_0_4_valid_2 : ~tlb_invalidate_refill & (_GEN_103 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_2);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_107 = _GEN_100 ? tlb_sectored_entries_0_4_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_3);	// @[TLB.scala:205:16, :209:46, :326:29, :341:25, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34, package.scala:155:13]
  wire             tlb__T_17 = tlb_waddr_1 == 3'h5;	// @[TLB.scala:474:22, :475:75]
  wire             _GEN_108 = ~io_ptw_resp_valid | _GEN_67 | ~tlb__T_17;	// @[TLB.scala:326:29, :436:20, :463:70, :465:58, :475:{75,84}]
  wire             _GEN_109 = tlb_r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:205:16, :341:25, package.scala:155:13]
  wire             _GEN_110 = tlb_r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:205:16, :341:25, package.scala:16:47, :155:13]
  wire             _GEN_111 = tlb_r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:186:28, :205:16, :341:25, package.scala:155:13]
  wire [40:0]      tlb__sectored_entries_0_5_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
  wire             _GEN_112 = _GEN_108 ? tlb_sectored_entries_0_5_valid_0 : ~tlb_invalidate_refill & (_GEN_109 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_0);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_113 = _GEN_108 ? tlb_sectored_entries_0_5_valid_1 : ~tlb_invalidate_refill & (_GEN_110 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_1);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_114 = _GEN_108 ? tlb_sectored_entries_0_5_valid_2 : ~tlb_invalidate_refill & (_GEN_111 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_2);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_115 = _GEN_108 ? tlb_sectored_entries_0_5_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_3);	// @[TLB.scala:205:16, :209:46, :326:29, :341:25, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34, package.scala:155:13]
  wire             tlb__T_19 = tlb_waddr_1 == 3'h6;	// @[TLB.scala:474:22, :475:75]
  wire             _GEN_116 = ~io_ptw_resp_valid | _GEN_67 | ~tlb__T_19;	// @[TLB.scala:326:29, :436:20, :463:70, :465:58, :475:{75,84}]
  wire             _GEN_117 = tlb_r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:205:16, :341:25, package.scala:155:13]
  wire             _GEN_118 = tlb_r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:205:16, :341:25, package.scala:16:47, :155:13]
  wire             _GEN_119 = tlb_r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:186:28, :205:16, :341:25, package.scala:155:13]
  wire [40:0]      tlb__sectored_entries_0_6_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
  wire             _GEN_120 = _GEN_116 ? tlb_sectored_entries_0_6_valid_0 : ~tlb_invalidate_refill & (_GEN_117 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_0);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_121 = _GEN_116 ? tlb_sectored_entries_0_6_valid_1 : ~tlb_invalidate_refill & (_GEN_118 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_1);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_122 = _GEN_116 ? tlb_sectored_entries_0_6_valid_2 : ~tlb_invalidate_refill & (_GEN_119 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_2);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_123 = _GEN_116 ? tlb_sectored_entries_0_6_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_3);	// @[TLB.scala:205:16, :209:46, :326:29, :341:25, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34, package.scala:155:13]
  wire             _GEN_124 = ~io_ptw_resp_valid | _GEN_67 | ~(&tlb_waddr_1);	// @[TLB.scala:326:29, :436:20, :463:70, :465:58, :474:22, :475:{75,84}]
  wire             _GEN_125 = tlb_r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:205:16, :341:25, package.scala:155:13]
  wire             _GEN_126 = tlb_r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:205:16, :341:25, package.scala:16:47, :155:13]
  wire             _GEN_127 = tlb_r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:186:28, :205:16, :341:25, package.scala:155:13]
  wire [40:0]      tlb__sectored_entries_0_7_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
  wire             _GEN_128 = _GEN_124 ? tlb_sectored_entries_0_7_valid_0 : ~tlb_invalidate_refill & (_GEN_125 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_0);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_129 = _GEN_124 ? tlb_sectored_entries_0_7_valid_1 : ~tlb_invalidate_refill & (_GEN_126 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_1);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_130 = _GEN_124 ? tlb_sectored_entries_0_7_valid_2 : ~tlb_invalidate_refill & (_GEN_127 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_2);	// @[TLB.scala:205:16, :209:46, :326:29, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34]
  wire             _GEN_131 = _GEN_124 ? tlb_sectored_entries_0_7_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_3);	// @[TLB.scala:205:16, :209:46, :326:29, :341:25, :344:27, :397:88, :436:20, :463:70, :469:34, :476:38, :478:34, package.scala:155:13]
  wire [2:0]       _GEN_132 = {tlb_sector_hits_7, tlb_sector_hits_6, tlb_sector_hits_5} | {tlb_sector_hits_3, tlb_sector_hits_2, tlb_sector_hits_1};	// @[OneHot.scala:30:18, :31:18, :32:28, TLB.scala:161:55]
  wire             tlb__T_50 = tlb_io_req_ready & tlb_io_req_valid & tlb_tlb_miss;	// @[DCache.scala:250:71, TLB.scala:602:64, :620:25, :666:23]
  wire [24:0]      tlb__T_64 = tlb_sectored_entries_0_0_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire             tlb__T_67 = tlb__T_64 == 25'h0 & ~tlb_sectored_entries_0_0_tag_v;	// @[TLB.scala:163:{61,86,95,105}, :326:29]
  wire             _GEN_133 = tlb__T_67 & ~tlb_sectored_entries_0_0_tag_v & ~(|(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_134 = tlb__T_67 & ~tlb_sectored_entries_0_0_tag_v & s1_tlb_req_vaddr[13:12] == 2'h1;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:16:47, :155:13]
  wire             _GEN_135 = tlb__T_67 & ~tlb_sectored_entries_0_0_tag_v & s1_tlb_req_vaddr[13:12] == 2'h2;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :186:28, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_136 = tlb__T_67 & ~tlb_sectored_entries_0_0_tag_v & (&(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             tlb__T_174 = tlb__T_64[24:16] == 9'h0;	// @[DCache.scala:267:18, TLB.scala:163:61, :225:{28,63}]
  wire [24:0]      tlb__T_469 = tlb_sectored_entries_0_1_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire             tlb__T_472 = tlb__T_469 == 25'h0 & ~tlb_sectored_entries_0_1_tag_v;	// @[TLB.scala:163:{61,86,95,105}, :326:29]
  wire             _GEN_137 = tlb__T_472 & ~tlb_sectored_entries_0_1_tag_v & ~(|(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_138 = tlb__T_472 & ~tlb_sectored_entries_0_1_tag_v & s1_tlb_req_vaddr[13:12] == 2'h1;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:16:47, :155:13]
  wire             _GEN_139 = tlb__T_472 & ~tlb_sectored_entries_0_1_tag_v & s1_tlb_req_vaddr[13:12] == 2'h2;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :186:28, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_140 = tlb__T_472 & ~tlb_sectored_entries_0_1_tag_v & (&(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             tlb__T_579 = tlb__T_469[24:16] == 9'h0;	// @[DCache.scala:267:18, TLB.scala:163:61, :225:{28,63}]
  wire [24:0]      tlb__T_874 = tlb_sectored_entries_0_2_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire             tlb__T_877 = tlb__T_874 == 25'h0 & ~tlb_sectored_entries_0_2_tag_v;	// @[TLB.scala:163:{61,86,95,105}, :326:29]
  wire             _GEN_141 = tlb__T_877 & ~tlb_sectored_entries_0_2_tag_v & ~(|(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_142 = tlb__T_877 & ~tlb_sectored_entries_0_2_tag_v & s1_tlb_req_vaddr[13:12] == 2'h1;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:16:47, :155:13]
  wire             _GEN_143 = tlb__T_877 & ~tlb_sectored_entries_0_2_tag_v & s1_tlb_req_vaddr[13:12] == 2'h2;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :186:28, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_144 = tlb__T_877 & ~tlb_sectored_entries_0_2_tag_v & (&(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             tlb__T_984 = tlb__T_874[24:16] == 9'h0;	// @[DCache.scala:267:18, TLB.scala:163:61, :225:{28,63}]
  wire [24:0]      tlb__T_1279 = tlb_sectored_entries_0_3_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire             tlb__T_1282 = tlb__T_1279 == 25'h0 & ~tlb_sectored_entries_0_3_tag_v;	// @[TLB.scala:163:{61,86,95,105}, :326:29]
  wire             _GEN_145 = tlb__T_1282 & ~tlb_sectored_entries_0_3_tag_v & ~(|(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_146 = tlb__T_1282 & ~tlb_sectored_entries_0_3_tag_v & s1_tlb_req_vaddr[13:12] == 2'h1;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:16:47, :155:13]
  wire             _GEN_147 = tlb__T_1282 & ~tlb_sectored_entries_0_3_tag_v & s1_tlb_req_vaddr[13:12] == 2'h2;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :186:28, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_148 = tlb__T_1282 & ~tlb_sectored_entries_0_3_tag_v & (&(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             tlb__T_1389 = tlb__T_1279[24:16] == 9'h0;	// @[DCache.scala:267:18, TLB.scala:163:61, :225:{28,63}]
  wire [24:0]      tlb__T_1684 = tlb_sectored_entries_0_4_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire             tlb__T_1687 = tlb__T_1684 == 25'h0 & ~tlb_sectored_entries_0_4_tag_v;	// @[TLB.scala:163:{61,86,95,105}, :326:29]
  wire             _GEN_149 = tlb__T_1687 & ~tlb_sectored_entries_0_4_tag_v & ~(|(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_150 = tlb__T_1687 & ~tlb_sectored_entries_0_4_tag_v & s1_tlb_req_vaddr[13:12] == 2'h1;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:16:47, :155:13]
  wire             _GEN_151 = tlb__T_1687 & ~tlb_sectored_entries_0_4_tag_v & s1_tlb_req_vaddr[13:12] == 2'h2;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :186:28, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_152 = tlb__T_1687 & ~tlb_sectored_entries_0_4_tag_v & (&(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             tlb__T_1794 = tlb__T_1684[24:16] == 9'h0;	// @[DCache.scala:267:18, TLB.scala:163:61, :225:{28,63}]
  wire [24:0]      tlb__T_2089 = tlb_sectored_entries_0_5_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire             tlb__T_2092 = tlb__T_2089 == 25'h0 & ~tlb_sectored_entries_0_5_tag_v;	// @[TLB.scala:163:{61,86,95,105}, :326:29]
  wire             _GEN_153 = tlb__T_2092 & ~tlb_sectored_entries_0_5_tag_v & ~(|(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_154 = tlb__T_2092 & ~tlb_sectored_entries_0_5_tag_v & s1_tlb_req_vaddr[13:12] == 2'h1;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:16:47, :155:13]
  wire             _GEN_155 = tlb__T_2092 & ~tlb_sectored_entries_0_5_tag_v & s1_tlb_req_vaddr[13:12] == 2'h2;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :186:28, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_156 = tlb__T_2092 & ~tlb_sectored_entries_0_5_tag_v & (&(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             tlb__T_2199 = tlb__T_2089[24:16] == 9'h0;	// @[DCache.scala:267:18, TLB.scala:163:61, :225:{28,63}]
  wire [24:0]      tlb__T_2494 = tlb_sectored_entries_0_6_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire             tlb__T_2497 = tlb__T_2494 == 25'h0 & ~tlb_sectored_entries_0_6_tag_v;	// @[TLB.scala:163:{61,86,95,105}, :326:29]
  wire             _GEN_157 = tlb__T_2497 & ~tlb_sectored_entries_0_6_tag_v & ~(|(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_158 = tlb__T_2497 & ~tlb_sectored_entries_0_6_tag_v & s1_tlb_req_vaddr[13:12] == 2'h1;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:16:47, :155:13]
  wire             _GEN_159 = tlb__T_2497 & ~tlb_sectored_entries_0_6_tag_v & s1_tlb_req_vaddr[13:12] == 2'h2;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :186:28, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_160 = tlb__T_2497 & ~tlb_sectored_entries_0_6_tag_v & (&(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             tlb__T_2604 = tlb__T_2494[24:16] == 9'h0;	// @[DCache.scala:267:18, TLB.scala:163:61, :225:{28,63}]
  wire [24:0]      tlb__T_2899 = tlb_sectored_entries_0_7_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[Reg.scala:19:16, TLB.scala:163:61, :322:30, :326:29]
  wire             tlb__T_2902 = tlb__T_2899 == 25'h0 & ~tlb_sectored_entries_0_7_tag_v;	// @[TLB.scala:163:{61,86,95,105}, :326:29]
  wire             _GEN_161 = tlb__T_2902 & ~tlb_sectored_entries_0_7_tag_v & ~(|(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_162 = tlb__T_2902 & ~tlb_sectored_entries_0_7_tag_v & s1_tlb_req_vaddr[13:12] == 2'h1;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:16:47, :155:13]
  wire             _GEN_163 = tlb__T_2902 & ~tlb_sectored_entries_0_7_tag_v & s1_tlb_req_vaddr[13:12] == 2'h2;	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :186:28, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             _GEN_164 = tlb__T_2902 & ~tlb_sectored_entries_0_7_tag_v & (&(s1_tlb_req_vaddr[13:12]));	// @[Reg.scala:19:16, TLB.scala:163:{95,105}, :218:43, :220:{42,62,66}, :322:30, :326:29, :436:20, package.scala:155:13]
  wire             tlb__T_3009 = tlb__T_2899[24:16] == 9'h0;	// @[DCache.scala:267:18, TLB.scala:163:61, :225:{28,63}]
  wire             tlb__T_3312 = tlb_superpage_entries_0_valid_0 & ~tlb_superpage_entries_0_tag_v & _GEN_3[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_1 | _GEN_3[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{29,40,52,58,79}, :328:30]
  wire             tlb__T_3407 = tlb_superpage_entries_1_valid_0 & ~tlb_superpage_entries_1_tag_v & _GEN_4[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_4 | _GEN_4[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{29,40,52,58,79}, :328:30]
  wire             tlb__T_3502 = tlb_superpage_entries_2_valid_0 & ~tlb_superpage_entries_2_tag_v & _GEN_5[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_7 | _GEN_5[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{29,40,52,58,79}, :328:30]
  wire             tlb__T_3597 = tlb_superpage_entries_3_valid_0 & ~tlb_superpage_entries_3_tag_v & _GEN_6[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_10 | _GEN_6[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :171:28, :172:{29,40,52,58,79}, :328:30]
  wire             tlb__T_3697 = tlb_special_entry_valid_0 & ~tlb_special_entry_tag_v & tlb__hitsVec_T_108[26:18] == 9'h0 & (tlb__mpu_ppn_ignore_T | tlb__hitsVec_T_108[17:9] == 9'h0) & (~(tlb_special_entry_level[1]) | tlb__hitsVec_T_108[8:0] == 9'h0);	// @[DCache.scala:267:18, TLB.scala:167:43, :172:{29,40,52,58,79}, :186:28, :333:56]
  wire             tlb__T_4630 = tlb_multipleHits | reset;	// @[Misc.scala:182:49, TLB.scala:719:24]
  wire             _probe_bits_T = tl_out_b_ready & auto_out_b_valid;	// @[DCache.scala:747:44, Decoupled.scala:51:35]
  wire             s1_valid_not_nacked = s1_valid & ~s1_nack;	// @[DCache.scala:159:25, :164:{38,41}, :548:36, :801:21, :816:24]
  wire             s0_clk_en = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// @[Arbiter.scala:138:26, :140:19, :147:31, DCache.scala:167:{40,43}]
  wire [1:0]       _T_68 = (_T_49 ? _tag_array_RW0_rdata[21:20] : 2'h0) | (_T_53 ? _tag_array_RW0_rdata[43:42] : 2'h0) | (_T_57 ? _tag_array_RW0_rdata[65:64] : 2'h0) | (_T_61 ? _tag_array_RW0_rdata[87:86] : 2'h0);	// @[DCache.scala:292:80, :294:83, :296:41, :297:19, DescribedSRAM.scala:17:26]
  wire             s1_meta_clk_en = s1_valid_not_nacked | s1_probe;	// @[DCache.scala:160:25, :164:38, :334:62]
  wire             _T_278 = (s2_valid_hit_pre_data_ecc & s2_lr & ~cached_grant_wait | s2_valid_cached_miss) & ~io_cpu_s2_kill;	// @[DCache.scala:200:34, :210:54, :315:48, :397:69, :402:60, :455:{32,54,79}, package.scala:16:47]
  wire             advance_pstore1 = pstore1_valid & pstore2_valid == dataArb_io_in_0_bits_write;	// @[DCache.scala:478:30, :484:38, :494:44, :499:{61,79}]
  wire             _GEN_165 = _io_cpu_perf_acquire_T & s2_uncached;	// @[DCache.scala:213:33, :401:39, :608:26, :609:24, :611:18, :612:13, Decoupled.scala:51:35]
  wire             _GEN_166 = _T_342 & _T_358 & c_first;	// @[DCache.scala:651:26, :840:102, :856:41, :857:26, Decoupled.scala:51:35, Edges.scala:231:25, package.scala:73:59]
  wire             tlb__r_sectored_repl_addr_valids_T_2 = tlb__sector_hits_T | tlb_sectored_entries_0_0_valid_2 | tlb_sectored_entries_0_0_valid_3;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb__r_sectored_repl_addr_valids_T_5 = tlb__sector_hits_T_8 | tlb_sectored_entries_0_1_valid_2 | tlb_sectored_entries_0_1_valid_3;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb__r_sectored_repl_addr_valids_T_8 = tlb__sector_hits_T_16 | tlb_sectored_entries_0_2_valid_2 | tlb_sectored_entries_0_2_valid_3;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb__r_sectored_repl_addr_valids_T_11 = tlb__sector_hits_T_24 | tlb_sectored_entries_0_3_valid_2 | tlb_sectored_entries_0_3_valid_3;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb__r_sectored_repl_addr_valids_T_14 = tlb__sector_hits_T_32 | tlb_sectored_entries_0_4_valid_2 | tlb_sectored_entries_0_4_valid_3;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb__r_sectored_repl_addr_valids_T_17 = tlb__sector_hits_T_40 | tlb_sectored_entries_0_5_valid_2 | tlb_sectored_entries_0_5_valid_3;	// @[TLB.scala:326:29, package.scala:73:59]
  wire             tlb__r_sectored_repl_addr_valids_T_20 = tlb__sector_hits_T_48 | tlb_sectored_entries_0_6_valid_2 | tlb_sectored_entries_0_6_valid_3;	// @[TLB.scala:326:29, package.scala:73:59]
  wire [6:0]       _GEN_167 = ~{tlb__r_sectored_repl_addr_valids_T_20, tlb__r_sectored_repl_addr_valids_T_17, tlb__r_sectored_repl_addr_valids_T_14, tlb__r_sectored_repl_addr_valids_T_11, tlb__r_sectored_repl_addr_valids_T_8, tlb__r_sectored_repl_addr_valids_T_5, tlb__r_sectored_repl_addr_valids_T_2};	// @[Cat.scala:33:92, TLB.scala:744:43, package.scala:73:59]
  wire [13:0]      tlb_c_array = {{2{tlb_newEntry_c}}, _tlb_entries_barrier_11_io_y_c, _tlb_entries_barrier_10_io_y_c, _tlb_entries_barrier_9_io_y_c, _tlb_entries_barrier_8_io_y_c, _tlb_entries_barrier_7_io_y_c, _tlb_entries_barrier_6_io_y_c, _tlb_entries_barrier_5_io_y_c, _tlb_entries_barrier_4_io_y_c, _tlb_entries_barrier_3_io_y_c, _tlb_entries_barrier_2_io_y_c, _tlb_entries_barrier_1_io_y_c, _tlb_entries_barrier_io_y_c};	// @[Bitwise.scala:77:12, Cat.scala:33:92, TLB.scala:413:19, package.scala:259:25]
  wire [13:0]      tlb_ppp_array = {{2{tlb_newEntry_ppp}}, _tlb_entries_barrier_11_io_y_ppp, _tlb_entries_barrier_10_io_y_ppp, _tlb_entries_barrier_9_io_y_ppp, _tlb_entries_barrier_8_io_y_ppp, _tlb_entries_barrier_7_io_y_ppp, _tlb_entries_barrier_6_io_y_ppp, _tlb_entries_barrier_5_io_y_ppp, _tlb_entries_barrier_4_io_y_ppp, _tlb_entries_barrier_3_io_y_ppp, _tlb_entries_barrier_2_io_y_ppp, _tlb_entries_barrier_1_io_y_ppp, _tlb_entries_barrier_io_y_ppp};	// @[Bitwise.scala:77:12, Cat.scala:33:92, TLB.scala:413:19, package.scala:259:25]
  wire [13:0]      tlb_paa_array = {{2{tlb_newEntry_paa}}, _tlb_entries_barrier_11_io_y_paa, _tlb_entries_barrier_10_io_y_paa, _tlb_entries_barrier_9_io_y_paa, _tlb_entries_barrier_8_io_y_paa, _tlb_entries_barrier_7_io_y_paa, _tlb_entries_barrier_6_io_y_paa, _tlb_entries_barrier_5_io_y_paa, _tlb_entries_barrier_4_io_y_paa, _tlb_entries_barrier_3_io_y_paa, _tlb_entries_barrier_2_io_y_paa, _tlb_entries_barrier_1_io_y_paa, _tlb_entries_barrier_io_y_paa};	// @[Bitwise.scala:77:12, Cat.scala:33:92, TLB.scala:413:19, package.scala:259:25]
  wire [13:0]      tlb_pal_array = {{2{tlb_newEntry_pal}}, _tlb_entries_barrier_11_io_y_pal, _tlb_entries_barrier_10_io_y_pal, _tlb_entries_barrier_9_io_y_pal, _tlb_entries_barrier_8_io_y_pal, _tlb_entries_barrier_7_io_y_pal, _tlb_entries_barrier_6_io_y_pal, _tlb_entries_barrier_5_io_y_pal, _tlb_entries_barrier_4_io_y_pal, _tlb_entries_barrier_3_io_y_pal, _tlb_entries_barrier_2_io_y_pal, _tlb_entries_barrier_1_io_y_pal, _tlb_entries_barrier_io_y_pal};	// @[Bitwise.scala:77:12, Cat.scala:33:92, TLB.scala:413:19, package.scala:259:25]
  wire [13:0]      tlb_ae_array = ((|_GEN_47) ? {{2{tlb_newEntry_eff}}, _tlb_entries_barrier_11_io_y_eff, _tlb_entries_barrier_10_io_y_eff, _tlb_entries_barrier_9_io_y_eff, _tlb_entries_barrier_8_io_y_eff, _tlb_entries_barrier_7_io_y_eff, _tlb_entries_barrier_6_io_y_eff, _tlb_entries_barrier_5_io_y_eff, _tlb_entries_barrier_4_io_y_eff, _tlb_entries_barrier_3_io_y_eff, _tlb_entries_barrier_2_io_y_eff, _tlb_entries_barrier_1_io_y_eff, _tlb_entries_barrier_io_y_eff} : 14'h0) | (tlb__cmd_lrsc_T_2 ? ~tlb_c_array : 14'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, TLB.scala:413:19, :539:{39,77}, :571:{8,37}, :572:{8,19}, :585:19, package.scala:73:59, :259:25]
  wire [3:0]       tlb_hi_1 = {tlb_sector_hits_7, tlb_sector_hits_6, tlb_sector_hits_5, tlb_sector_hits_4};	// @[OneHot.scala:30:18, TLB.scala:161:55]
  wire             tlb__T_36 = _GEN_132[2] | _GEN_132[0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  always @(posedge clock) begin
    if (_GEN_68) begin	// @[TLB.scala:326:29, :436:20, :463:70]
    end
    else begin	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_0_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:326:29, :341:25]
      tlb_sectored_entries_0_0_tag_v <= tlb_refill_v;	// @[TLB.scala:326:29, :438:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_7 & _GEN_69)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_0_data_0 <= tlb__sectored_entries_0_0_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_7 & _GEN_70)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_0_data_1 <= tlb__sectored_entries_0_0_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_7 & _GEN_71)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_0_data_2 <= tlb__sectored_entries_0_0_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_7 & (&(tlb_r_refill_tag[1:0])))) begin	// @[TLB.scala:205:16, :206:15, :326:29, :341:25, :436:20, :463:70, :465:58, :475:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_0_data_3 <= tlb__sectored_entries_0_0_data_T;	// @[TLB.scala:206:24, :326:29]
    tlb_sectored_entries_0_0_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_174 ? ~(~tlb_sectored_entries_0_0_tag_v & tlb_sectored_entries_0_0_data_0[0] | _GEN_133) & _GEN_72 : ~_GEN_133 & _GEN_72) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_0_tag_v & ~(tlb_sectored_entries_0_0_data_0[19])) & _GEN_72 : tlb_sectored_entries_0_0_tag_v & _GEN_72) : _GEN_72);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_0_valid_1 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_174 ? ~(~tlb_sectored_entries_0_0_tag_v & tlb_sectored_entries_0_0_data_1[0] | _GEN_134) & _GEN_73 : ~_GEN_134 & _GEN_73) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_0_tag_v & ~(tlb_sectored_entries_0_0_data_1[19])) & _GEN_73 : tlb_sectored_entries_0_0_tag_v & _GEN_73) : _GEN_73);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_0_valid_2 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_174 ? ~(~tlb_sectored_entries_0_0_tag_v & tlb_sectored_entries_0_0_data_2[0] | _GEN_135) & _GEN_74 : ~_GEN_135 & _GEN_74) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_0_tag_v & ~(tlb_sectored_entries_0_0_data_2[19])) & _GEN_74 : tlb_sectored_entries_0_0_tag_v & _GEN_74) : _GEN_74);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_0_valid_3 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_174 ? ~(~tlb_sectored_entries_0_0_tag_v & tlb_sectored_entries_0_0_data_3[0] | _GEN_136) & _GEN_75 : ~_GEN_136 & _GEN_75) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_0_tag_v & ~(tlb_sectored_entries_0_0_data_3[19])) & _GEN_75 : tlb_sectored_entries_0_0_tag_v & _GEN_75) : _GEN_75);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_76) begin	// @[TLB.scala:326:29, :436:20, :463:70]
    end
    else begin	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_1_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:326:29, :341:25]
      tlb_sectored_entries_0_1_tag_v <= tlb_refill_v;	// @[TLB.scala:326:29, :438:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_9 & _GEN_77)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_1_data_0 <= tlb__sectored_entries_0_1_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_9 & _GEN_78)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_1_data_1 <= tlb__sectored_entries_0_1_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_9 & _GEN_79)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_1_data_2 <= tlb__sectored_entries_0_1_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_9 & (&(tlb_r_refill_tag[1:0])))) begin	// @[TLB.scala:205:16, :206:15, :326:29, :341:25, :436:20, :463:70, :465:58, :475:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_1_data_3 <= tlb__sectored_entries_0_1_data_T;	// @[TLB.scala:206:24, :326:29]
    tlb_sectored_entries_0_1_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_579 ? ~(~tlb_sectored_entries_0_1_tag_v & tlb_sectored_entries_0_1_data_0[0] | _GEN_137) & _GEN_80 : ~_GEN_137 & _GEN_80) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_1_tag_v & ~(tlb_sectored_entries_0_1_data_0[19])) & _GEN_80 : tlb_sectored_entries_0_1_tag_v & _GEN_80) : _GEN_80);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_1_valid_1 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_579 ? ~(~tlb_sectored_entries_0_1_tag_v & tlb_sectored_entries_0_1_data_1[0] | _GEN_138) & _GEN_81 : ~_GEN_138 & _GEN_81) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_1_tag_v & ~(tlb_sectored_entries_0_1_data_1[19])) & _GEN_81 : tlb_sectored_entries_0_1_tag_v & _GEN_81) : _GEN_81);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_1_valid_2 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_579 ? ~(~tlb_sectored_entries_0_1_tag_v & tlb_sectored_entries_0_1_data_2[0] | _GEN_139) & _GEN_82 : ~_GEN_139 & _GEN_82) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_1_tag_v & ~(tlb_sectored_entries_0_1_data_2[19])) & _GEN_82 : tlb_sectored_entries_0_1_tag_v & _GEN_82) : _GEN_82);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_1_valid_3 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_579 ? ~(~tlb_sectored_entries_0_1_tag_v & tlb_sectored_entries_0_1_data_3[0] | _GEN_140) & _GEN_83 : ~_GEN_140 & _GEN_83) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_1_tag_v & ~(tlb_sectored_entries_0_1_data_3[19])) & _GEN_83 : tlb_sectored_entries_0_1_tag_v & _GEN_83) : _GEN_83);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_84) begin	// @[TLB.scala:326:29, :436:20, :463:70]
    end
    else begin	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_2_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:326:29, :341:25]
      tlb_sectored_entries_0_2_tag_v <= tlb_refill_v;	// @[TLB.scala:326:29, :438:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_11 & _GEN_85)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_2_data_0 <= tlb__sectored_entries_0_2_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_11 & _GEN_86)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_2_data_1 <= tlb__sectored_entries_0_2_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_11 & _GEN_87)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_2_data_2 <= tlb__sectored_entries_0_2_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_11 & (&(tlb_r_refill_tag[1:0])))) begin	// @[TLB.scala:205:16, :206:15, :326:29, :341:25, :436:20, :463:70, :465:58, :475:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_2_data_3 <= tlb__sectored_entries_0_2_data_T;	// @[TLB.scala:206:24, :326:29]
    tlb_sectored_entries_0_2_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_984 ? ~(~tlb_sectored_entries_0_2_tag_v & tlb_sectored_entries_0_2_data_0[0] | _GEN_141) & _GEN_88 : ~_GEN_141 & _GEN_88) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_2_tag_v & ~(tlb_sectored_entries_0_2_data_0[19])) & _GEN_88 : tlb_sectored_entries_0_2_tag_v & _GEN_88) : _GEN_88);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_2_valid_1 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_984 ? ~(~tlb_sectored_entries_0_2_tag_v & tlb_sectored_entries_0_2_data_1[0] | _GEN_142) & _GEN_89 : ~_GEN_142 & _GEN_89) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_2_tag_v & ~(tlb_sectored_entries_0_2_data_1[19])) & _GEN_89 : tlb_sectored_entries_0_2_tag_v & _GEN_89) : _GEN_89);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_2_valid_2 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_984 ? ~(~tlb_sectored_entries_0_2_tag_v & tlb_sectored_entries_0_2_data_2[0] | _GEN_143) & _GEN_90 : ~_GEN_143 & _GEN_90) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_2_tag_v & ~(tlb_sectored_entries_0_2_data_2[19])) & _GEN_90 : tlb_sectored_entries_0_2_tag_v & _GEN_90) : _GEN_90);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_2_valid_3 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_984 ? ~(~tlb_sectored_entries_0_2_tag_v & tlb_sectored_entries_0_2_data_3[0] | _GEN_144) & _GEN_91 : ~_GEN_144 & _GEN_91) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_2_tag_v & ~(tlb_sectored_entries_0_2_data_3[19])) & _GEN_91 : tlb_sectored_entries_0_2_tag_v & _GEN_91) : _GEN_91);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_92) begin	// @[TLB.scala:326:29, :436:20, :463:70]
    end
    else begin	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_3_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:326:29, :341:25]
      tlb_sectored_entries_0_3_tag_v <= tlb_refill_v;	// @[TLB.scala:326:29, :438:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_13 & _GEN_93)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_3_data_0 <= tlb__sectored_entries_0_3_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_13 & _GEN_94)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_3_data_1 <= tlb__sectored_entries_0_3_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_13 & _GEN_95)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_3_data_2 <= tlb__sectored_entries_0_3_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_13 & (&(tlb_r_refill_tag[1:0])))) begin	// @[TLB.scala:205:16, :206:15, :326:29, :341:25, :436:20, :463:70, :465:58, :475:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_3_data_3 <= tlb__sectored_entries_0_3_data_T;	// @[TLB.scala:206:24, :326:29]
    tlb_sectored_entries_0_3_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_1389 ? ~(~tlb_sectored_entries_0_3_tag_v & tlb_sectored_entries_0_3_data_0[0] | _GEN_145) & _GEN_96 : ~_GEN_145 & _GEN_96) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_3_tag_v & ~(tlb_sectored_entries_0_3_data_0[19])) & _GEN_96 : tlb_sectored_entries_0_3_tag_v & _GEN_96) : _GEN_96);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_3_valid_1 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_1389 ? ~(~tlb_sectored_entries_0_3_tag_v & tlb_sectored_entries_0_3_data_1[0] | _GEN_146) & _GEN_97 : ~_GEN_146 & _GEN_97) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_3_tag_v & ~(tlb_sectored_entries_0_3_data_1[19])) & _GEN_97 : tlb_sectored_entries_0_3_tag_v & _GEN_97) : _GEN_97);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_3_valid_2 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_1389 ? ~(~tlb_sectored_entries_0_3_tag_v & tlb_sectored_entries_0_3_data_2[0] | _GEN_147) & _GEN_98 : ~_GEN_147 & _GEN_98) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_3_tag_v & ~(tlb_sectored_entries_0_3_data_2[19])) & _GEN_98 : tlb_sectored_entries_0_3_tag_v & _GEN_98) : _GEN_98);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_3_valid_3 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_1389 ? ~(~tlb_sectored_entries_0_3_tag_v & tlb_sectored_entries_0_3_data_3[0] | _GEN_148) & _GEN_99 : ~_GEN_148 & _GEN_99) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_3_tag_v & ~(tlb_sectored_entries_0_3_data_3[19])) & _GEN_99 : tlb_sectored_entries_0_3_tag_v & _GEN_99) : _GEN_99);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_100) begin	// @[TLB.scala:326:29, :436:20, :463:70]
    end
    else begin	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_4_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:326:29, :341:25]
      tlb_sectored_entries_0_4_tag_v <= tlb_refill_v;	// @[TLB.scala:326:29, :438:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_15 & _GEN_101)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_4_data_0 <= tlb__sectored_entries_0_4_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_15 & _GEN_102)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_4_data_1 <= tlb__sectored_entries_0_4_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_15 & _GEN_103)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_4_data_2 <= tlb__sectored_entries_0_4_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_15 & (&(tlb_r_refill_tag[1:0])))) begin	// @[TLB.scala:205:16, :206:15, :326:29, :341:25, :436:20, :463:70, :465:58, :475:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_4_data_3 <= tlb__sectored_entries_0_4_data_T;	// @[TLB.scala:206:24, :326:29]
    tlb_sectored_entries_0_4_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_1794 ? ~(~tlb_sectored_entries_0_4_tag_v & tlb_sectored_entries_0_4_data_0[0] | _GEN_149) & _GEN_104 : ~_GEN_149 & _GEN_104) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_4_tag_v & ~(tlb_sectored_entries_0_4_data_0[19])) & _GEN_104 : tlb_sectored_entries_0_4_tag_v & _GEN_104) : _GEN_104);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_4_valid_1 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_1794 ? ~(~tlb_sectored_entries_0_4_tag_v & tlb_sectored_entries_0_4_data_1[0] | _GEN_150) & _GEN_105 : ~_GEN_150 & _GEN_105) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_4_tag_v & ~(tlb_sectored_entries_0_4_data_1[19])) & _GEN_105 : tlb_sectored_entries_0_4_tag_v & _GEN_105) : _GEN_105);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_4_valid_2 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_1794 ? ~(~tlb_sectored_entries_0_4_tag_v & tlb_sectored_entries_0_4_data_2[0] | _GEN_151) & _GEN_106 : ~_GEN_151 & _GEN_106) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_4_tag_v & ~(tlb_sectored_entries_0_4_data_2[19])) & _GEN_106 : tlb_sectored_entries_0_4_tag_v & _GEN_106) : _GEN_106);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_4_valid_3 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_1794 ? ~(~tlb_sectored_entries_0_4_tag_v & tlb_sectored_entries_0_4_data_3[0] | _GEN_152) & _GEN_107 : ~_GEN_152 & _GEN_107) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_4_tag_v & ~(tlb_sectored_entries_0_4_data_3[19])) & _GEN_107 : tlb_sectored_entries_0_4_tag_v & _GEN_107) : _GEN_107);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_108) begin	// @[TLB.scala:326:29, :436:20, :463:70]
    end
    else begin	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_5_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:326:29, :341:25]
      tlb_sectored_entries_0_5_tag_v <= tlb_refill_v;	// @[TLB.scala:326:29, :438:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_17 & _GEN_109)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_5_data_0 <= tlb__sectored_entries_0_5_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_17 & _GEN_110)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_5_data_1 <= tlb__sectored_entries_0_5_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_17 & _GEN_111)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_5_data_2 <= tlb__sectored_entries_0_5_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_17 & (&(tlb_r_refill_tag[1:0])))) begin	// @[TLB.scala:205:16, :206:15, :326:29, :341:25, :436:20, :463:70, :465:58, :475:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_5_data_3 <= tlb__sectored_entries_0_5_data_T;	// @[TLB.scala:206:24, :326:29]
    tlb_sectored_entries_0_5_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_2199 ? ~(~tlb_sectored_entries_0_5_tag_v & tlb_sectored_entries_0_5_data_0[0] | _GEN_153) & _GEN_112 : ~_GEN_153 & _GEN_112) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_5_tag_v & ~(tlb_sectored_entries_0_5_data_0[19])) & _GEN_112 : tlb_sectored_entries_0_5_tag_v & _GEN_112) : _GEN_112);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_5_valid_1 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_2199 ? ~(~tlb_sectored_entries_0_5_tag_v & tlb_sectored_entries_0_5_data_1[0] | _GEN_154) & _GEN_113 : ~_GEN_154 & _GEN_113) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_5_tag_v & ~(tlb_sectored_entries_0_5_data_1[19])) & _GEN_113 : tlb_sectored_entries_0_5_tag_v & _GEN_113) : _GEN_113);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_5_valid_2 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_2199 ? ~(~tlb_sectored_entries_0_5_tag_v & tlb_sectored_entries_0_5_data_2[0] | _GEN_155) & _GEN_114 : ~_GEN_155 & _GEN_114) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_5_tag_v & ~(tlb_sectored_entries_0_5_data_2[19])) & _GEN_114 : tlb_sectored_entries_0_5_tag_v & _GEN_114) : _GEN_114);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_5_valid_3 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_2199 ? ~(~tlb_sectored_entries_0_5_tag_v & tlb_sectored_entries_0_5_data_3[0] | _GEN_156) & _GEN_115 : ~_GEN_156 & _GEN_115) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_5_tag_v & ~(tlb_sectored_entries_0_5_data_3[19])) & _GEN_115 : tlb_sectored_entries_0_5_tag_v & _GEN_115) : _GEN_115);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_116) begin	// @[TLB.scala:326:29, :436:20, :463:70]
    end
    else begin	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_6_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:326:29, :341:25]
      tlb_sectored_entries_0_6_tag_v <= tlb_refill_v;	// @[TLB.scala:326:29, :438:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_19 & _GEN_117)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_6_data_0 <= tlb__sectored_entries_0_6_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_19 & _GEN_118)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_6_data_1 <= tlb__sectored_entries_0_6_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_19 & _GEN_119)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_6_data_2 <= tlb__sectored_entries_0_6_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(tlb__T_19 & (&(tlb_r_refill_tag[1:0])))) begin	// @[TLB.scala:205:16, :206:15, :326:29, :341:25, :436:20, :463:70, :465:58, :475:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_6_data_3 <= tlb__sectored_entries_0_6_data_T;	// @[TLB.scala:206:24, :326:29]
    tlb_sectored_entries_0_6_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_2604 ? ~(~tlb_sectored_entries_0_6_tag_v & tlb_sectored_entries_0_6_data_0[0] | _GEN_157) & _GEN_120 : ~_GEN_157 & _GEN_120) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_6_tag_v & ~(tlb_sectored_entries_0_6_data_0[19])) & _GEN_120 : tlb_sectored_entries_0_6_tag_v & _GEN_120) : _GEN_120);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_6_valid_1 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_2604 ? ~(~tlb_sectored_entries_0_6_tag_v & tlb_sectored_entries_0_6_data_1[0] | _GEN_158) & _GEN_121 : ~_GEN_158 & _GEN_121) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_6_tag_v & ~(tlb_sectored_entries_0_6_data_1[19])) & _GEN_121 : tlb_sectored_entries_0_6_tag_v & _GEN_121) : _GEN_121);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_6_valid_2 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_2604 ? ~(~tlb_sectored_entries_0_6_tag_v & tlb_sectored_entries_0_6_data_2[0] | _GEN_159) & _GEN_122 : ~_GEN_159 & _GEN_122) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_6_tag_v & ~(tlb_sectored_entries_0_6_data_2[19])) & _GEN_122 : tlb_sectored_entries_0_6_tag_v & _GEN_122) : _GEN_122);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_6_valid_3 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_2604 ? ~(~tlb_sectored_entries_0_6_tag_v & tlb_sectored_entries_0_6_data_3[0] | _GEN_160) & _GEN_123 : ~_GEN_160 & _GEN_123) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_6_tag_v & ~(tlb_sectored_entries_0_6_data_3[19])) & _GEN_123 : tlb_sectored_entries_0_6_tag_v & _GEN_123) : _GEN_123);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_124) begin	// @[TLB.scala:326:29, :436:20, :463:70]
    end
    else begin	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_7_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:326:29, :341:25]
      tlb_sectored_entries_0_7_tag_v <= tlb_refill_v;	// @[TLB.scala:326:29, :438:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~((&tlb_waddr_1) & _GEN_125)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :474:22, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_7_data_0 <= tlb__sectored_entries_0_7_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~((&tlb_waddr_1) & _GEN_126)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :474:22, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_7_data_1 <= tlb__sectored_entries_0_7_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~((&tlb_waddr_1) & _GEN_127)) begin	// @[TLB.scala:205:16, :206:15, :326:29, :436:20, :463:70, :465:58, :474:22, :475:{75,84}]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_7_data_2 <= tlb__sectored_entries_0_7_data_T;	// @[TLB.scala:206:24, :326:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~((&tlb_waddr_1) & (&(tlb_r_refill_tag[1:0])))) begin	// @[TLB.scala:205:16, :206:15, :326:29, :341:25, :436:20, :463:70, :465:58, :474:22, :475:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:326:29, :436:20, :463:70]
      tlb_sectored_entries_0_7_data_3 <= tlb__sectored_entries_0_7_data_T;	// @[TLB.scala:206:24, :326:29]
    tlb_sectored_entries_0_7_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_3009 ? ~(~tlb_sectored_entries_0_7_tag_v & tlb_sectored_entries_0_7_data_0[0] | _GEN_161) & _GEN_128 : ~_GEN_161 & _GEN_128) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_7_tag_v & ~(tlb_sectored_entries_0_7_data_0[19])) & _GEN_128 : tlb_sectored_entries_0_7_tag_v & _GEN_128) : _GEN_128);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_7_valid_1 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_3009 ? ~(~tlb_sectored_entries_0_7_tag_v & tlb_sectored_entries_0_7_data_1[0] | _GEN_162) & _GEN_129 : ~_GEN_162 & _GEN_129) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_7_tag_v & ~(tlb_sectored_entries_0_7_data_1[19])) & _GEN_129 : tlb_sectored_entries_0_7_tag_v & _GEN_129) : _GEN_129);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_7_valid_2 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_3009 ? ~(~tlb_sectored_entries_0_7_tag_v & tlb_sectored_entries_0_7_data_2[0] | _GEN_163) & _GEN_130 : ~_GEN_163 & _GEN_130) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_7_tag_v & ~(tlb_sectored_entries_0_7_data_2[19])) & _GEN_130 : tlb_sectored_entries_0_7_tag_v & _GEN_130) : _GEN_130);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    tlb_sectored_entries_0_7_valid_3 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__T_3009 ? ~(~tlb_sectored_entries_0_7_tag_v & tlb_sectored_entries_0_7_data_3[0] | _GEN_164) & _GEN_131 : ~_GEN_164 & _GEN_131) : s1_req_size[1] ? ~(~tlb_sectored_entries_0_7_tag_v & ~(tlb_sectored_entries_0_7_data_3[19])) & _GEN_131 : tlb_sectored_entries_0_7_tag_v & _GEN_131) : _GEN_131);	// @[DCache.scala:191:64, :255:54, :257:40, Reg.scala:19:16, TLB.scala:155:39, :163:105, :209:46, :212:{32,36}, :218:43, :220:{62,66}, :225:{63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :326:29, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_59) begin	// @[TLB.scala:328:30, :436:20, :463:70]
      tlb_superpage_entries_0_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:202:16, :328:30, package.scala:155:13]
      tlb_superpage_entries_0_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:328:30, :341:25]
      tlb_superpage_entries_0_tag_v <= tlb_refill_v;	// @[TLB.scala:328:30, :438:33]
      tlb_superpage_entries_0_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :328:30, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
    end
    tlb_superpage_entries_0_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (_GEN_3[17:9] == 9'h0 ? ~(~tlb_superpage_entries_0_tag_v & tlb_superpage_entries_0_data_0[0] | tlb__T_3312) & _GEN_60 : ~tlb__T_3312 & _GEN_60) : s1_req_size[1] ? ~(~tlb_superpage_entries_0_tag_v & ~(tlb_superpage_entries_0_data_0[19])) & _GEN_60 : tlb_superpage_entries_0_tag_v & _GEN_60) : _GEN_60);	// @[DCache.scala:191:64, :255:54, :257:40, :267:18, Reg.scala:19:16, TLB.scala:155:39, :167:43, :172:{29,52}, :209:46, :212:{32,36}, :216:32, :225:{28,63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :328:30, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_61) begin	// @[TLB.scala:328:30, :436:20, :463:70]
      tlb_superpage_entries_1_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:202:16, :328:30, package.scala:155:13]
      tlb_superpage_entries_1_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:328:30, :341:25]
      tlb_superpage_entries_1_tag_v <= tlb_refill_v;	// @[TLB.scala:328:30, :438:33]
      tlb_superpage_entries_1_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :328:30, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
    end
    tlb_superpage_entries_1_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (_GEN_4[17:9] == 9'h0 ? ~(~tlb_superpage_entries_1_tag_v & tlb_superpage_entries_1_data_0[0] | tlb__T_3407) & _GEN_62 : ~tlb__T_3407 & _GEN_62) : s1_req_size[1] ? ~(~tlb_superpage_entries_1_tag_v & ~(tlb_superpage_entries_1_data_0[19])) & _GEN_62 : tlb_superpage_entries_1_tag_v & _GEN_62) : _GEN_62);	// @[DCache.scala:191:64, :255:54, :257:40, :267:18, Reg.scala:19:16, TLB.scala:155:39, :167:43, :172:{29,52}, :209:46, :212:{32,36}, :216:32, :225:{28,63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :328:30, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_63) begin	// @[TLB.scala:328:30, :436:20, :463:70]
      tlb_superpage_entries_2_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:202:16, :328:30, package.scala:155:13]
      tlb_superpage_entries_2_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:328:30, :341:25]
      tlb_superpage_entries_2_tag_v <= tlb_refill_v;	// @[TLB.scala:328:30, :438:33]
      tlb_superpage_entries_2_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :328:30, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
    end
    tlb_superpage_entries_2_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (_GEN_5[17:9] == 9'h0 ? ~(~tlb_superpage_entries_2_tag_v & tlb_superpage_entries_2_data_0[0] | tlb__T_3502) & _GEN_64 : ~tlb__T_3502 & _GEN_64) : s1_req_size[1] ? ~(~tlb_superpage_entries_2_tag_v & ~(tlb_superpage_entries_2_data_0[19])) & _GEN_64 : tlb_superpage_entries_2_tag_v & _GEN_64) : _GEN_64);	// @[DCache.scala:191:64, :255:54, :257:40, :267:18, Reg.scala:19:16, TLB.scala:155:39, :167:43, :172:{29,52}, :209:46, :212:{32,36}, :216:32, :225:{28,63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :328:30, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_65) begin	// @[TLB.scala:328:30, :436:20, :463:70]
      tlb_superpage_entries_3_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:202:16, :328:30, package.scala:155:13]
      tlb_superpage_entries_3_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:328:30, :341:25]
      tlb_superpage_entries_3_tag_v <= tlb_refill_v;	// @[TLB.scala:328:30, :438:33]
      tlb_superpage_entries_3_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :328:30, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
    end
    tlb_superpage_entries_3_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (_GEN_6[17:9] == 9'h0 ? ~(~tlb_superpage_entries_3_tag_v & tlb_superpage_entries_3_data_0[0] | tlb__T_3597) & _GEN_66 : ~tlb__T_3597 & _GEN_66) : s1_req_size[1] ? ~(~tlb_superpage_entries_3_tag_v & ~(tlb_superpage_entries_3_data_0[19])) & _GEN_66 : tlb_superpage_entries_3_tag_v & _GEN_66) : _GEN_66);	// @[DCache.scala:191:64, :255:54, :257:40, :267:18, Reg.scala:19:16, TLB.scala:155:39, :167:43, :172:{29,52}, :209:46, :212:{32,36}, :216:32, :225:{28,63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :328:30, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (_GEN_57) begin	// @[TLB.scala:200:18, :333:56, :436:20, :463:70]
      tlb_special_entry_level <= io_ptw_resp_bits_level;	// @[TLB.scala:333:56]
      tlb_special_entry_tag_vpn <= tlb_r_refill_tag;	// @[TLB.scala:333:56, :341:25]
      tlb_special_entry_tag_v <= tlb_refill_v;	// @[TLB.scala:333:56, :438:33]
      tlb_special_entry_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_newEntry_pw, tlb_newEntry_px, tlb_newEntry_pr, tlb_newEntry_ppp, tlb_newEntry_pal, tlb_newEntry_paa, tlb_newEntry_eff, tlb_newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:206:24, :333:56, :413:19, :419:66, :420:70, :424:65, :440:18, :443:25]
    end
    tlb_special_entry_valid_0 <= ~tlb__T_4630 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__hitsVec_T_108[26:18] == 9'h0 ? ~(~tlb_special_entry_tag_v & tlb_special_entry_data_0[0] | tlb__T_3697) & _GEN_58 : ~tlb__T_3697 & _GEN_58) : s1_req_size[1] ? ~(~tlb_special_entry_tag_v & ~(tlb_special_entry_data_0[19])) & _GEN_58 : tlb_special_entry_tag_v & _GEN_58) : _GEN_58);	// @[DCache.scala:191:64, :255:54, :257:40, :267:18, Reg.scala:19:16, TLB.scala:155:39, :167:43, :172:{29,52}, :205:16, :209:46, :212:{32,36}, :216:32, :225:{28,63,72}, :227:{33,60,64}, :232:{19,31,34,40,44}, :333:56, :436:20, :463:70, :705:19, :710:42, :711:47, :715:46, :719:{24,41}]
    if (tlb__T_50) begin	// @[TLB.scala:666:23]
      tlb_r_refill_tag <= s1_tlb_req_vaddr[38:12];	// @[Reg.scala:19:16, TLB.scala:322:30, :341:25]
      if (&{tlb_superpage_entries_3_valid_0, tlb_superpage_entries_2_valid_0, tlb_superpage_entries_1_valid_0, tlb_superpage_entries_0_valid_0})	// @[Cat.scala:33:92, TLB.scala:328:30, :744:16]
        tlb_r_superpage_repl_addr <= {tlb_state_reg_1[2], tlb_state_reg_1[2] ? tlb_state_reg_1[1] : tlb_state_reg_1[0]};	// @[Cat.scala:33:92, Replacement.scala:168:70, :243:38, :245:38, :250:16, TLB.scala:342:34, package.scala:155:13]
      else if (_GEN_33[0])	// @[OneHot.scala:47:45, TLB.scala:744:43]
        tlb_r_superpage_repl_addr <= 2'h0;	// @[TLB.scala:342:34]
      else if (_GEN_33[1])	// @[OneHot.scala:47:45, TLB.scala:744:43]
        tlb_r_superpage_repl_addr <= 2'h1;	// @[TLB.scala:342:34, package.scala:16:47]
      else	// @[OneHot.scala:47:45]
        tlb_r_superpage_repl_addr <= {1'h1, ~(_GEN_33[2])};	// @[Mux.scala:47:70, OneHot.scala:47:45, TLB.scala:342:34, :744:43]
      if (&{tlb__sector_hits_T_56 | tlb_sectored_entries_0_7_valid_2 | tlb_sectored_entries_0_7_valid_3, tlb__r_sectored_repl_addr_valids_T_20, tlb__r_sectored_repl_addr_valids_T_17, tlb__r_sectored_repl_addr_valids_T_14, tlb__r_sectored_repl_addr_valids_T_11, tlb__r_sectored_repl_addr_valids_T_8, tlb__r_sectored_repl_addr_valids_T_5, tlb__r_sectored_repl_addr_valids_T_2})	// @[Cat.scala:33:92, TLB.scala:326:29, :744:16, package.scala:73:59]
        tlb_r_sectored_repl_addr <= {tlb_state_vec_0[6], tlb_state_vec_0[6] ? {tlb_state_vec_0[5], tlb_state_vec_0[5] ? tlb_state_vec_0[4] : tlb_state_vec_0[3]} : {tlb_state_vec_0[2], tlb_state_vec_0[2] ? tlb_state_vec_0[1] : tlb_state_vec_0[0]}};	// @[Cat.scala:33:92, Replacement.scala:243:38, :245:38, :250:16, :305:17, TLB.scala:343:33, package.scala:155:13]
      else if (_GEN_167[0])	// @[OneHot.scala:47:45, TLB.scala:744:43]
        tlb_r_sectored_repl_addr <= 3'h0;	// @[Replacement.scala:168:70, TLB.scala:343:33]
      else if (_GEN_167[1])	// @[OneHot.scala:47:45, TLB.scala:744:43]
        tlb_r_sectored_repl_addr <= 3'h1;	// @[Misc.scala:37:36, TLB.scala:343:33]
      else if (_GEN_167[2])	// @[OneHot.scala:47:45, TLB.scala:744:43]
        tlb_r_sectored_repl_addr <= 3'h2;	// @[Misc.scala:37:36, TLB.scala:343:33]
      else if (_GEN_167[3])	// @[OneHot.scala:47:45, TLB.scala:744:43]
        tlb_r_sectored_repl_addr <= 3'h3;	// @[Misc.scala:37:36, TLB.scala:343:33]
      else if (_GEN_167[4])	// @[OneHot.scala:47:45, TLB.scala:744:43]
        tlb_r_sectored_repl_addr <= 3'h4;	// @[TLB.scala:343:33, :475:75]
      else if (_GEN_167[5])	// @[OneHot.scala:47:45, TLB.scala:744:43]
        tlb_r_sectored_repl_addr <= 3'h5;	// @[TLB.scala:343:33, :475:75]
      else	// @[OneHot.scala:47:45]
        tlb_r_sectored_repl_addr <= {2'h3, ~(_GEN_167[6])};	// @[Mux.scala:47:70, OneHot.scala:47:45, TLB.scala:343:33, :744:43, package.scala:16:47]
      tlb_r_sectored_hit_valid <= tlb_sector_hits_0 | tlb_sector_hits_1 | tlb_sector_hits_2 | tlb_sector_hits_3 | tlb_sector_hits_4 | tlb_sector_hits_5 | tlb_sector_hits_6 | tlb_sector_hits_7;	// @[TLB.scala:161:55, :344:27, package.scala:73:59]
      tlb_r_sectored_hit_bits <= {|{tlb_sector_hits_7, tlb_sector_hits_6, tlb_sector_hits_5, tlb_sector_hits_4}, |(_GEN_132[2:1]), _GEN_132[2] | _GEN_132[0]};	// @[Cat.scala:33:92, OneHot.scala:30:18, :31:18, :32:{14,28}, TLB.scala:161:55, :344:27]
      tlb_r_need_gpa <= |tlb_real_hits;	// @[Cat.scala:33:92, TLB.scala:348:23, :599:43]
    end
    tlb_r_vstage1_en <= ~tlb__T_50 & tlb_r_vstage1_en;	// @[TLB.scala:346:25, :666:{23,36}, :670:20]
    tlb_r_stage2_en <= ~tlb__T_50 & tlb_r_stage2_en;	// @[TLB.scala:346:25, :347:24, :666:{23,36}, :670:20, :671:19]
    if (s2_victimize) begin	// @[DCache.scala:406:40]
      probe_bits_param <= 2'h0;	// @[Reg.scala:19:16]
      probe_bits_size <= 4'h0;	// @[DCache.scala:205:30, Reg.scala:19:16]
      probe_bits_address <= {s2_valid_flush_line ? s2_req_addr[31:12] : (_s2_victim_state_T ? s2_meta_corrected_r[19:0] : 20'h0) | (_s2_victim_state_T_1 ? s2_meta_corrected_r_1[19:0] : 20'h0) | (_s2_victim_state_T_2 ? s2_meta_corrected_r_2[19:0] : 20'h0) | ((&s2_victim_way_r) ? s2_meta_corrected_r_3[19:0] : 20'h0), s2_req_addr[11:6], 6'h0};	// @[DCache.scala:316:19, :338:99, :396:75, :410:{26,82}, :431:98, :799:{76,96}, Mux.scala:27:73, :29:36, Reg.scala:19:16]
    end
    else if (_probe_bits_T) begin	// @[Decoupled.scala:51:35]
      probe_bits_param <= auto_out_b_bits_param;	// @[Reg.scala:19:16]
      probe_bits_size <= auto_out_b_bits_size;	// @[Reg.scala:19:16]
      probe_bits_address <= auto_out_b_bits_address;	// @[Reg.scala:19:16]
    end
    probe_bits_source <= ~s2_victimize & (_probe_bits_T ? auto_out_b_bits_source : probe_bits_source);	// @[DCache.scala:406:40, :793:25, :799:18, Decoupled.scala:51:35, Reg.scala:19:16, :20:{18,22}]
    if (s0_clk_en) begin	// @[DCache.scala:167:40]
      s1_req_addr <= s0_tlb_req_vaddr;	// @[Cat.scala:33:92, Reg.scala:19:16]
      s1_req_tag <= io_cpu_req_bits_tag;	// @[Reg.scala:19:16]
      s1_req_cmd <= io_cpu_req_bits_cmd;	// @[Reg.scala:19:16]
      s1_req_size <= io_cpu_req_bits_size;	// @[Reg.scala:19:16]
      s1_req_signed <= io_cpu_req_bits_signed;	// @[Reg.scala:19:16]
      s1_req_dprv <= io_cpu_req_bits_dprv;	// @[Reg.scala:19:16]
      s1_req_dv <= io_cpu_req_bits_dv;	// @[Reg.scala:19:16]
      s1_req_no_alloc <= io_cpu_req_bits_no_alloc;	// @[Reg.scala:19:16]
      s1_req_no_xcpt <= io_cpu_req_bits_no_xcpt;	// @[Reg.scala:19:16]
      s1_req_mask <= io_cpu_req_bits_mask;	// @[Reg.scala:19:16]
      s1_tlb_req_vaddr <= s0_tlb_req_vaddr;	// @[Cat.scala:33:92, Reg.scala:19:16]
      s1_tlb_req_passthrough <= metaArb__grant_T_5 | io_cpu_req_bits_phys;	// @[Arbiter.scala:45:68, DCache.scala:169:24, :172:{34,48}, Reg.scala:19:16]
      s1_tlb_req_size <= io_cpu_req_bits_size;	// @[Reg.scala:19:16]
      s1_tlb_req_cmd <= io_cpu_req_bits_cmd;	// @[Reg.scala:19:16]
      s1_tlb_req_prv <= io_cpu_req_bits_dprv;	// @[Reg.scala:19:16]
      s1_did_read <= ~dataArb__grant_T_1 & io_cpu_req_valid & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50);	// @[Arbiter.scala:45:{68,78}, Consts.scala:86:{49,76}, DCache.scala:236:54, :1166:21, :1167:23, Reg.scala:19:16, package.scala:16:47]
    end
    if (_GEN_166)	// @[DCache.scala:651:26, :840:102, :856:41, :857:26]
      release_ack_addr <= probe_bits_address;	// @[DCache.scala:204:29, Reg.scala:19:16]
    if (~_io_cpu_perf_acquire_T | s2_uncached) begin	// @[DCache.scala:206:23, :401:39, :608:26, :609:24, Decoupled.scala:51:35]
    end
    else if (|s2_hit_state_state)	// @[Metadata.scala:50:45, Reg.scala:19:16]
      refill_way <= s2_hit_way;	// @[DCache.scala:206:23, Reg.scala:19:16]
    else	// @[Metadata.scala:50:45]
      refill_way <= s2_victim_way;	// @[DCache.scala:206:23, OneHot.scala:57:35]
    if (_GEN_165) begin	// @[DCache.scala:213:33, :608:26, :609:24, :611:18, :612:13]
      uncachedReqs_0_addr <= s2_req_addr;	// @[DCache.scala:214:25, :316:19]
      uncachedReqs_0_tag <= s2_req_tag;	// @[DCache.scala:214:25, :316:19]
      uncachedReqs_0_size <= s2_req_size;	// @[DCache.scala:214:25, :316:19]
      uncachedReqs_0_signed <= s2_req_signed;	// @[DCache.scala:214:25, :316:19]
    end
    s1_read_mask <= s0_clk_en | s1_read_mask;	// @[DCache.scala:167:40, Reg.scala:19:16, :20:{18,22}]
    s2_not_nacked_in_s1 <= ~s1_nack;	// @[DCache.scala:164:41, :312:36, :548:36, :801:21, :816:24]
    if (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData)) begin	// @[DCache.scala:322:48, :608:26, :651:26, :652:26, :661:35, :668:34, :672:22, Decoupled.scala:51:35, package.scala:16:47, :73:59]
      if (s1_valid_not_nacked) begin	// @[DCache.scala:164:38]
        s2_req_addr <= {8'h0, tlb_ppn, s1_req_addr[11:0]};	// @[Bitwise.scala:77:12, DCache.scala:174:78, :316:19, :324:17, Mux.scala:27:73, Reg.scala:19:16]
        s2_req_tag <= s1_req_tag;	// @[DCache.scala:316:19, Reg.scala:19:16]
        s2_req_cmd <= s1_req_cmd;	// @[DCache.scala:316:19, Reg.scala:19:16]
        s2_req_size <= s1_req_size;	// @[DCache.scala:316:19, Reg.scala:19:16]
        s2_req_signed <= s1_req_signed;	// @[DCache.scala:316:19, Reg.scala:19:16]
      end
    end
    else begin	// @[DCache.scala:322:48, :651:26, :652:26]
      s2_req_addr <= {8'h0, tlb_ppn, s1_req_addr[11:3], uncachedReqs_0_addr[2:0]};	// @[Bitwise.scala:77:12, DCache.scala:214:25, :316:19, :676:23, :678:41, :679:45, Mux.scala:27:73, Reg.scala:19:16]
      s2_req_tag <= uncachedReqs_0_tag;	// @[DCache.scala:214:25, :316:19]
      s2_req_cmd <= 5'h0;	// @[DCache.scala:316:19]
      s2_req_size <= uncachedReqs_0_size;	// @[DCache.scala:214:25, :316:19]
      s2_req_signed <= uncachedReqs_0_signed;	// @[DCache.scala:214:25, :316:19]
      s2_uncached_resp_addr <= uncachedReqs_0_addr;	// @[DCache.scala:214:25, :321:34]
    end
    if (s1_valid_not_nacked) begin	// @[DCache.scala:164:38]
      s2_req_dprv <= s1_req_dprv;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_dv <= s1_req_dv;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_no_alloc <= s1_req_no_alloc;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_no_xcpt <= s1_req_no_xcpt;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_mask <= s1_req_mask;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_tlb_xcpt_gpa <= {1'h0, s1_tlb_req_vaddr[38:0]};	// @[Cat.scala:33:92, DCache.scala:319:24, Reg.scala:19:16]
      s2_tlb_xcpt_pf_ld <= tlb_bad_va & tlb_cmd_read | (|((tlb_cmd_read ? ({1'h0, ~(tlb_priv_rw_ok & ({_tlb_entries_barrier_12_io_y_sr, _tlb_entries_barrier_11_io_y_sr, _tlb_entries_barrier_10_io_y_sr, _tlb_entries_barrier_9_io_y_sr, _tlb_entries_barrier_8_io_y_sr, _tlb_entries_barrier_7_io_y_sr, _tlb_entries_barrier_6_io_y_sr, _tlb_entries_barrier_5_io_y_sr, _tlb_entries_barrier_4_io_y_sr, _tlb_entries_barrier_3_io_y_sr, _tlb_entries_barrier_2_io_y_sr, _tlb_entries_barrier_1_io_y_sr, _tlb_entries_barrier_io_y_sr} | (io_ptw_status_mxr ? {_tlb_entries_barrier_12_io_y_sx, _tlb_entries_barrier_11_io_y_sx, _tlb_entries_barrier_10_io_y_sx, _tlb_entries_barrier_9_io_y_sx, _tlb_entries_barrier_8_io_y_sx, _tlb_entries_barrier_7_io_y_sx, _tlb_entries_barrier_6_io_y_sx, _tlb_entries_barrier_5_io_y_sx, _tlb_entries_barrier_4_io_y_sx, _tlb_entries_barrier_3_io_y_sx, _tlb_entries_barrier_2_io_y_sx, _tlb_entries_barrier_1_io_y_sx, _tlb_entries_barrier_io_y_sx} : 13'h0)))} & tlb__pf_ld_array_T_2 | tlb_ptw_pf_array) & tlb__pf_ld_array_T_5 : 14'h0) & tlb_hits));	// @[Bitwise.scala:77:12, Cat.scala:33:92, Consts.scala:85:68, DCache.scala:319:24, TLB.scala:502:70, :509:{41,69,74}, :557:34, :585:19, :586:{24,37,71,88,104}, :622:{28,41,57,65}, package.scala:259:25]
      s2_tlb_xcpt_pf_st <= tlb_bad_va & tlb_cmd_write_perms | (|((tlb_cmd_write_perms ? ({1'h0, ~(tlb_priv_rw_ok & {_tlb_entries_barrier_12_io_y_sw, _tlb_entries_barrier_11_io_y_sw, _tlb_entries_barrier_10_io_y_sw, _tlb_entries_barrier_9_io_y_sw, _tlb_entries_barrier_8_io_y_sw, _tlb_entries_barrier_7_io_y_sw, _tlb_entries_barrier_6_io_y_sw, _tlb_entries_barrier_5_io_y_sw, _tlb_entries_barrier_4_io_y_sw, _tlb_entries_barrier_3_io_y_sw, _tlb_entries_barrier_2_io_y_sw, _tlb_entries_barrier_1_io_y_sw, _tlb_entries_barrier_io_y_sw})} & tlb__pf_ld_array_T_2 | tlb_ptw_pf_array) & tlb__pf_ld_array_T_5 : 14'h0) & tlb_hits));	// @[Cat.scala:33:92, DCache.scala:319:24, TLB.scala:502:70, :510:41, :557:34, :566:35, :585:19, :587:{24,44,53,70,86}, :623:{28,48,64,72}, package.scala:259:25]
      s2_tlb_xcpt_ae_ld <= |((tlb_cmd_read ? tlb_ae_array | ~({{2{tlb_newEntry_pr}}, _tlb_entries_barrier_11_io_y_pr, _tlb_entries_barrier_10_io_y_pr, _tlb_entries_barrier_9_io_y_pr, _tlb_entries_barrier_8_io_y_pr, _tlb_entries_barrier_7_io_y_pr, _tlb_entries_barrier_6_io_y_pr, _tlb_entries_barrier_5_io_y_pr, _tlb_entries_barrier_4_io_y_pr, _tlb_entries_barrier_3_io_y_pr, _tlb_entries_barrier_2_io_y_pr, _tlb_entries_barrier_1_io_y_pr, _tlb_entries_barrier_io_y_pr} & {1'h1, ~_GEN_34, ~_GEN_35, ~_GEN_36, ~_GEN_37, ~_GEN_38, ~_GEN_39, ~_GEN_40, ~_GEN_41, ~_GEN_42, ~_GEN_43, ~_GEN_44, ~_GEN_45, ~_GEN_46}) : 14'h0) & tlb_hits);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Consts.scala:85:68, DCache.scala:319:24, TLB.scala:419:66, :518:{87,89,104}, :571:37, :575:{24,44,46}, :585:19, :630:{33,41}, package.scala:259:25]
      s2_tlb_xcpt_ae_st <= |(((tlb_cmd_write_perms ? tlb_ae_array | ~({{2{tlb_newEntry_pw}}, _tlb_entries_barrier_11_io_y_pw, _tlb_entries_barrier_10_io_y_pw, _tlb_entries_barrier_9_io_y_pw, _tlb_entries_barrier_8_io_y_pw, _tlb_entries_barrier_7_io_y_pw, _tlb_entries_barrier_6_io_y_pw, _tlb_entries_barrier_5_io_y_pw, _tlb_entries_barrier_4_io_y_pw, _tlb_entries_barrier_3_io_y_pw, _tlb_entries_barrier_2_io_y_pw, _tlb_entries_barrier_1_io_y_pw, _tlb_entries_barrier_io_y_pw} & {1'h1, ~_GEN_34, ~_GEN_35, ~_GEN_36, ~_GEN_37, ~_GEN_38, ~_GEN_39, ~_GEN_40, ~_GEN_41, ~_GEN_42, ~_GEN_43, ~_GEN_44, ~_GEN_45, ~_GEN_46}) : 14'h0) | (tlb_cmd_put_partial ? ~(tlb_ppp_array | tlb_c_array) : 14'h0) | (tlb__cmd_amo_logical_T_6 ? ~(tlb_pal_array | tlb_c_array) : 14'h0) | (tlb__cmd_amo_arithmetic_T_8 ? ~(tlb_paa_array | tlb_c_array) : 14'h0)) & tlb_hits);	// @[Bitwise.scala:77:12, Cat.scala:33:92, DCache.scala:319:24, TLB.scala:420:70, :518:{89,104}, :520:87, :533:39, :534:39, :535:39, :562:41, :566:35, :571:37, :577:{8,35,37}, :578:{8,26}, :579:{8,26,53}, :580:{8,29}, :585:19, :631:{33,41}, package.scala:73:59, :259:25]
      s2_tlb_xcpt_ma_ld <= (|_GEN_47) & tlb_cmd_read;	// @[Consts.scala:85:68, DCache.scala:319:24, TLB.scala:539:{39,77}, :634:31]
      s2_tlb_xcpt_ma_st <= (|_GEN_47) & tlb_cmd_write;	// @[Consts.scala:86:76, DCache.scala:319:24, TLB.scala:539:{39,77}, :635:31]
      s2_pma_cacheable <= |(tlb_c_array & tlb_hits);	// @[Cat.scala:33:92, DCache.scala:320:19, TLB.scala:637:{33,41}]
      s2_pma_must_alloc <= |(((tlb_cmd_put_partial ? ~tlb_ppp_array : 14'h0) | (tlb__cmd_amo_logical_T_6 ? ~tlb_paa_array : 14'h0) | (tlb__cmd_amo_arithmetic_T_8 ? ~tlb_pal_array : 14'h0) | {14{tlb__cmd_lrsc_T_2}}) & tlb_hits);	// @[Cat.scala:33:92, DCache.scala:320:19, TLB.scala:562:41, :582:{8,26}, :583:{8,26}, :584:{8,29,46}, :585:{8,19}, :638:{43,51}, package.scala:73:59]
      s2_vaddr_r <= s1_req_addr;	// @[Reg.scala:19:16]
      s2_hit_way <= s1_hit_way;	// @[Cat.scala:33:92, Reg.scala:19:16]
      s2_hit_state_state <= _T_68;	// @[DCache.scala:297:19, Reg.scala:19:16]
      s2_victim_way_r <= {_lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// @[PRNG.scala:91:22, Reg.scala:19:16, package.scala:155:13]
    end
    s2_tlb_xcpt_gpa_is_pte <= ~s1_valid_not_nacked & s2_tlb_xcpt_gpa_is_pte;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_tlb_xcpt_gf_ld <= ~s1_valid_not_nacked & s2_tlb_xcpt_gf_ld;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_tlb_xcpt_gf_st <= ~s1_valid_not_nacked & s2_tlb_xcpt_gf_st;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_meta_correctable_errors_r <= ~s1_meta_clk_en & s2_meta_correctable_errors_r;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    s2_meta_correctable_errors_r_1 <= ~s1_meta_clk_en & s2_meta_correctable_errors_r_1;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    s2_meta_correctable_errors_r_2 <= ~s1_meta_clk_en & s2_meta_correctable_errors_r_2;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    s2_meta_correctable_errors_r_3 <= ~s1_meta_clk_en & s2_meta_correctable_errors_r_3;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    s2_meta_uncorrectable_errors_r <= ~s1_meta_clk_en & s2_meta_uncorrectable_errors_r;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    s2_meta_uncorrectable_errors_r_1 <= ~s1_meta_clk_en & s2_meta_uncorrectable_errors_r_1;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    s2_meta_uncorrectable_errors_r_2 <= ~s1_meta_clk_en & s2_meta_uncorrectable_errors_r_2;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    s2_meta_uncorrectable_errors_r_3 <= ~s1_meta_clk_en & s2_meta_uncorrectable_errors_r_3;	// @[DCache.scala:334:62, Reg.scala:19:16, :20:{18,22}]
    if (s1_meta_clk_en) begin	// @[DCache.scala:334:62]
      s2_meta_corrected_r <= _tag_array_RW0_rdata[21:0];	// @[DescribedSRAM.scala:17:26, Reg.scala:19:16]
      s2_meta_corrected_r_1 <= _tag_array_RW0_rdata[43:22];	// @[DescribedSRAM.scala:17:26, Reg.scala:19:16]
      s2_meta_corrected_r_2 <= _tag_array_RW0_rdata[65:44];	// @[DescribedSRAM.scala:17:26, Reg.scala:19:16]
      s2_meta_corrected_r_3 <= _tag_array_RW0_rdata[87:66];	// @[DescribedSRAM.scala:17:26, Reg.scala:19:16]
    end
    if (s1_valid | inWriteback | _io_cpu_replay_next_output)	// @[DCache.scala:159:25, :343:38, :926:41, package.scala:73:59]
      s2_data <= (_s2_data_T_1[0] ? _data_io_resp_0 : 64'h0) | (_s2_data_T_1[1] ? _data_io_resp_1 : 64'h0) | (_s2_data_T_1[2] ? _data_io_resp_2 : 64'h0) | (_s2_data_T_1[3] ? _data_io_resp_3 : 64'h0) | (_s2_data_T_1[4] ? auto_out_d_bits_data : 64'h0);	// @[DCache.scala:128:20, :267:18, :356:28, Mux.scala:27:73, :29:36, Reg.scala:19:16]
    if (s1_probe) begin	// @[DCache.scala:160:25]
      s2_probe_way <= s1_hit_way;	// @[Cat.scala:33:92, Reg.scala:19:16]
      s2_probe_state_state <= _T_68;	// @[DCache.scala:297:19, Reg.scala:19:16]
    end
    s2_waw_hazard <= ~s1_valid_not_nacked & s2_waw_hazard;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17, Reg.scala:19:16, :20:{18,22}]
    if (_T_278)	// @[DCache.scala:455:79]
      lrscAddr <= s2_req_addr[39:6];	// @[DCache.scala:316:19, :452:21, :453:49]
    if (s1_valid_not_nacked & s1_write) begin	// @[Consts.scala:86:76, DCache.scala:164:38, :469:63]
      pstore1_cmd <= s1_req_cmd;	// @[Reg.scala:19:16]
      pstore1_addr <= s1_req_addr;	// @[Reg.scala:19:16]
      pstore1_data <= io_cpu_s1_data_data;	// @[Reg.scala:19:16]
      pstore1_way <= s1_hit_way;	// @[Cat.scala:33:92, Reg.scala:19:16]
      if (_io_cpu_perf_canAcceptLoadThenLoad_T_51)	// @[Consts.scala:86:49]
        pstore1_mask <= io_cpu_s1_data_mask;	// @[Reg.scala:19:16]
      else	// @[Consts.scala:86:49]
        pstore1_mask <= s1_mask_xwr;	// @[Cat.scala:33:92, Reg.scala:19:16]
      pstore1_rmw_r <= _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42 | (_io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42) & _io_cpu_perf_canAcceptLoadThenLoad_T_51;	// @[Consts.scala:86:{32,49,76}, DCache.scala:1166:21, :1167:23, Reg.scala:19:16, package.scala:16:47]
    end
    pstore_drain_on_miss_REG <= _io_cpu_s2_nack_output;	// @[DCache.scala:422:86, :480:56]
    if (advance_pstore1) begin	// @[DCache.scala:499:61]
      pstore2_addr <= pstore1_addr;	// @[Reg.scala:19:16]
      pstore2_way <= pstore1_way;	// @[Reg.scala:19:16]
      pstore2_storegen_data_r <= _amoalus_0_io_out[7:0];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_1 <= _amoalus_0_io_out[15:8];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_2 <= _amoalus_0_io_out[23:16];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_3 <= _amoalus_0_io_out[31:24];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_4 <= _amoalus_0_io_out[39:32];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_5 <= _amoalus_0_io_out[47:40];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_6 <= _amoalus_0_io_out[55:48];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_data_r_7 <= _amoalus_0_io_out[63:56];	// @[DCache.scala:505:44, :958:26, Reg.scala:19:16]
      pstore2_storegen_mask <= pstore1_mask;	// @[DCache.scala:508:19, Reg.scala:19:16]
    end
    io_cpu_s2_nack_cause_raw_REG <= s1_raw_hazard;	// @[DCache.scala:543:31, :551:38]
    if (_GEN_30)	// @[DCache.scala:698:26, :729:68, :732:29, :734:32]
      blockUncachedGrant <= dataArb_io_in_0_valid;	// @[DCache.scala:494:44, :727:33]
    else	// @[DCache.scala:698:26, :729:68, :732:29, :734:32]
      blockUncachedGrant <= dataArb_io_out_valid;	// @[Arbiter.scala:147:31, DCache.scala:727:33]
    s1_release_data_valid <= ~dataArb__grant_T & dataArb_io_in_2_valid;	// @[Arbiter.scala:45:{68,78}, DCache.scala:778:38, :877:41, Decoupled.scala:51:35]
    s2_release_data_valid <= s1_release_data_valid & ~releaseRejected;	// @[DCache.scala:778:38, :779:{38,61,64}, :780:44]
    io_cpu_s2_xcpt_REG <= tlb_io_req_valid & ~s1_req_no_xcpt & ~s1_nack;	// @[DCache.scala:164:41, :250:71, :548:36, :801:21, :816:24, :906:35, :908:65, :909:32, Reg.scala:19:16]
    doUncachedResp <= _io_cpu_replay_next_output;	// @[DCache.scala:924:31, :926:41]
    REG <= reset;	// @[DCache.scala:984:18]
    if (reset) begin
      tlb_state <= 2'h0;	// @[TLB.scala:339:22]
      tlb_state_vec_0 <= 7'h0;	// @[Replacement.scala:168:70, :305:17]
      tlb_state_reg_1 <= 3'h0;	// @[Replacement.scala:168:70]
      s1_valid <= 1'h0;	// @[DCache.scala:159:25]
      s1_probe <= 1'h0;	// @[DCache.scala:160:25]
      cached_grant_wait <= 1'h0;	// @[DCache.scala:200:34]
      resetting <= 1'h0;	// @[DCache.scala:201:26]
      flushCounter <= 8'hC0;	// @[DCache.scala:202:29]
      release_ack_wait <= 1'h0;	// @[DCache.scala:203:33]
      release_state <= 4'h0;	// @[DCache.scala:205:30]
      uncachedInFlight_0 <= 1'h0;	// @[DCache.scala:213:33]
      s2_valid <= 1'h0;	// @[DCache.scala:308:25]
      s2_probe <= 1'h0;	// @[DCache.scala:310:25]
      lrscCount <= 7'h0;	// @[DCache.scala:449:26, Replacement.scala:168:70]
      pstore2_valid <= 1'h0;	// @[DCache.scala:478:30]
      pstore1_held <= 1'h0;	// @[DCache.scala:481:29]
      counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
      grantInProgress <= 1'h0;	// @[DCache.scala:644:32]
      blockProbeAfterGrantCount <= 3'h0;	// @[DCache.scala:645:42, Replacement.scala:168:70]
      counter_1 <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
      io_cpu_perf_acquire_counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
      io_cpu_perf_release_counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
      io_cpu_perf_blocked_near_end_of_refill_refill_count <= 3'h0;	// @[DCache.scala:1078:33, Replacement.scala:168:70]
    end
    else begin
      if (io_ptw_resp_valid)
        tlb_state <= 2'h0;	// @[TLB.scala:339:22]
      else if (tlb_state == 2'h2 & tlb_io_sfence_valid)	// @[DCache.scala:255:54, TLB.scala:186:28, :339:22, :696:{17,28}]
        tlb_state <= 2'h3;	// @[TLB.scala:339:22, package.scala:16:47]
      else if (tlb_io_ptw_req_valid) begin	// @[package.scala:16:47]
        if (io_cpu_s2_kill)
          tlb_state <= 2'h0;	// @[TLB.scala:339:22]
        else if (io_ptw_req_ready)
          tlb_state <= {1'h1, tlb_io_sfence_valid};	// @[DCache.scala:255:54, TLB.scala:339:22, :691:45]
        else if (tlb_io_sfence_valid)	// @[DCache.scala:255:54]
          tlb_state <= 2'h0;	// @[TLB.scala:339:22]
        else if (tlb__T_50)	// @[TLB.scala:666:23]
          tlb_state <= 2'h1;	// @[TLB.scala:339:22, package.scala:16:47]
      end
      else if (tlb__T_50)	// @[TLB.scala:666:23]
        tlb_state <= 2'h1;	// @[TLB.scala:339:22, package.scala:16:47]
      if (tlb__T_23 & (tlb_sector_hits_0 | tlb_sector_hits_1 | tlb_sector_hits_2 | tlb_sector_hits_3 | tlb_sector_hits_4 | tlb_sector_hits_5 | tlb_sector_hits_6 | tlb_sector_hits_7))	// @[Replacement.scala:305:17, :308:20, TLB.scala:161:55, :606:{22,37}, :608:28, package.scala:73:59]
        tlb_state_vec_0 <= {~(|tlb_hi_1), (|tlb_hi_1) ? {~(|(_GEN_132[2:1])), (|(_GEN_132[2:1])) ? ~tlb__T_36 : tlb_state_vec_0[4], (|(_GEN_132[2:1])) ? tlb_state_vec_0[3] : ~tlb__T_36} : tlb_state_vec_0[5:3], (|tlb_hi_1) ? tlb_state_vec_0[2:0] : {~(|(_GEN_132[2:1])), (|(_GEN_132[2:1])) ? ~tlb__T_36 : tlb_state_vec_0[1], (|(_GEN_132[2:1])) ? tlb_state_vec_0[0] : ~tlb__T_36}};	// @[Cat.scala:33:92, OneHot.scala:30:18, :32:{14,28}, Replacement.scala:196:33, :198:38, :203:16, :206:16, :218:7, :305:17, package.scala:155:13]
      if (tlb__T_23 & (tlb_superpage_entries_0_valid_0 & ~tlb_superpage_entries_0_tag_v & _GEN_3[17:9] == 9'h0 & (tlb__superpage_hits_ignore_T_1 | _GEN_3[8:0] == 9'h0) | tlb__superpage_hits_T_23 | tlb__superpage_hits_T_37 | tlb__superpage_hits_T_51))	// @[DCache.scala:267:18, Replacement.scala:168:70, :172:15, TLB.scala:167:43, :171:28, :172:{29,40,52,58,79}, :328:30, :606:{22,37}, :609:31, package.scala:73:59]
        tlb_state_reg_1 <= {~(|tlb_hi_4), (|tlb_hi_4) ? ~tlb__T_45 : tlb_state_reg_1[1], (|tlb_hi_4) ? tlb_state_reg_1[0] : ~tlb__T_45};	// @[Cat.scala:33:92, OneHot.scala:30:18, :32:{14,28}, Replacement.scala:168:70, :196:33, :198:38, :203:16, :206:16, :218:7, package.scala:155:13]
      s1_valid <= _io_cpu_req_ready_output & io_cpu_req_valid;	// @[DCache.scala:159:25, :252:79, :729:68, :732:29, Decoupled.scala:51:35]
      s1_probe <= _GEN_49 | _probe_bits_T;	// @[DCache.scala:160:25, :801:21, :818:44, :822:37, :823:23, :824:18, Decoupled.scala:51:35]
      cached_grant_wait <= ~_GEN_48 & (_io_cpu_perf_acquire_T & ~s2_uncached | cached_grant_wait);	// @[DCache.scala:200:34, :401:39, :608:26, :609:24, :618:25, :651:26, :652:26, :655:20, :656:27, Decoupled.scala:51:35]
      resetting <= ~(resetting & flushCounterNext[8:6] == 3'h4) & (REG | resetting);	// @[DCache.scala:201:26, :984:{18,34,46}, :985:39, :986:{37,57}, :1027:20, :1029:22, :1030:17, TLB.scala:475:75]
      if (resetting)	// @[DCache.scala:201:26]
        flushCounter <= flushCounterNext[7:0];	// @[DCache.scala:202:29, :985:39, :1028:18]
      release_ack_wait <= _GEN_166 | (~_io_errors_bus_valid_T | grantIsCached | grantIsUncached | ~grantIsVoluntary) & release_ack_wait;	// @[DCache.scala:203:33, :608:26, :642:32, :651:26, :652:26, :684:36, :686:24, :840:102, :856:41, :857:26, Decoupled.scala:51:35, package.scala:73:59]
      if (~metaArb__grant_T_2 & metaArb_io_in_4_valid)	// @[Arbiter.scala:45:{68,78}, Decoupled.scala:51:35, package.scala:73:59]
        release_state <= 4'h0;	// @[DCache.scala:205:30]
      else if (_T_342 & releaseDone)	// @[DCache.scala:836:48, :840:102, :855:{26,42}, Edges.scala:233:22, package.scala:73:59]
        release_state <= 4'h6;	// @[DCache.scala:205:30, package.scala:16:47]
      else if (_T_337 & releaseDone | _T_336 & releaseDone)	// @[DCache.scala:827:47, :831:{25,48}, :834:{26,42}, :836:48, :838:{26,42}, Edges.scala:233:22, package.scala:16:47]
        release_state <= 4'h7;	// @[DCache.scala:205:30, :810:29]
      else if (_T_335 & releaseDone | _GEN_49)	// @[DCache.scala:801:21, :818:44, :822:37, :823:23, :827:{25,47}, :829:{26,42}, Edges.scala:233:22]
        release_state <= 4'h0;	// @[DCache.scala:205:30]
      else if (s2_probe) begin	// @[DCache.scala:310:25]
        if (|_s2_meta_error_T)	// @[DCache.scala:339:{53,83}]
          release_state <= 4'h4;	// @[DCache.scala:205:30, Mux.scala:47:70]
        else if (s2_prb_ack_data)	// @[Misc.scala:37:9]
          release_state <= 4'h2;	// @[DCache.scala:205:30, package.scala:16:47]
        else if (|s2_probe_state_state)	// @[Metadata.scala:50:45, Reg.scala:19:16]
          release_state <= {1'h0, releaseDone, 2'h3};	// @[DCache.scala:205:30, :810:29, Edges.scala:233:22, package.scala:16:47]
        else if (releaseDone)	// @[Edges.scala:233:22]
          release_state <= 4'h0;	// @[DCache.scala:205:30]
        else	// @[Edges.scala:233:22]
          release_state <= 4'h5;	// @[DCache.scala:205:30, :814:29]
      end
      else if (s2_victimize) begin	// @[DCache.scala:406:40]
        if (s2_victim_dirty & ~(s2_valid_flush_line & s2_req_size[1]))	// @[DCache.scala:316:19, :396:75, :795:{46,60}, :796:{44,47}, Misc.scala:37:9]
          release_state <= 4'h1;	// @[DCache.scala:205:30, package.scala:16:47]
        else	// @[DCache.scala:796:44]
          release_state <= 4'h6;	// @[DCache.scala:205:30, package.scala:16:47]
      end
      uncachedInFlight_0 <= (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & _T_306)) & (_GEN_165 | uncachedInFlight_0);	// @[DCache.scala:213:33, :608:26, :609:24, :611:18, :612:13, :651:26, :652:26, :661:35, :663:{17,28}, :665:13, Decoupled.scala:51:35, package.scala:73:59]
      s2_valid <= s1_valid_masked & ~s1_sfence;	// @[DCache.scala:163:34, :190:71, :308:{25,42,45}]
      s2_probe <= s1_probe;	// @[DCache.scala:160:25, :310:25]
      if (s1_probe)	// @[DCache.scala:160:25]
        lrscCount <= 7'h0;	// @[DCache.scala:449:26, Replacement.scala:168:70]
      else if (s2_valid_masked & ~io_cpu_s2_kill & (|(lrscCount[6:2])))	// @[DCache.scala:314:42, :315:48, :449:26, :450:29, :460:29]
        lrscCount <= 7'h3;	// @[DCache.scala:449:26, :459:26, :460:{43,55}]
      else if (|lrscCount)	// @[DCache.scala:449:26, :451:34]
        lrscCount <= lrscCount - 7'h1;	// @[DCache.scala:449:26, :459:51]
      else if (_T_278) begin	// @[DCache.scala:455:79]
        if (s2_hit)	// @[Misc.scala:34:9]
          lrscCount <= 7'h4F;	// @[DCache.scala:449:26, :456:21]
        else	// @[Misc.scala:34:9]
          lrscCount <= 7'h0;	// @[DCache.scala:449:26, Replacement.scala:168:70]
      end
      pstore2_valid <= pstore2_valid & ~dataArb_io_in_0_bits_write | advance_pstore1;	// @[DCache.scala:478:30, :494:44, :498:91, :499:61, :500:{34,51}]
      pstore1_held <= (_pstore1_held_T & ~s2_sc_fail & ~io_cpu_s2_kill | pstore1_held) & pstore2_valid & ~dataArb_io_in_0_bits_write;	// @[DCache.scala:315:48, :454:26, :467:{46,61}, :468:48, :478:30, :481:29, :494:44, :498:{54,88,91}]
      if (_io_errors_bus_valid_T) begin	// @[Decoupled.scala:51:35]
        if (|counter)	// @[Edges.scala:229:27, :231:25]
          counter <= counter1;	// @[Edges.scala:229:27, :230:28]
        else if (auto_out_d_bits_opcode[0])	// @[Edges.scala:106:36]
          counter <= ~(_beats1_decode_T_1[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
        else	// @[Edges.scala:106:36]
          counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
      end
      if (_GEN_29)	// @[DCache.scala:652:26]
        grantInProgress <= ~d_last;	// @[DCache.scala:644:32, :653:23, :655:20, :657:25, Edges.scala:232:33]
      if (_GEN_48)	// @[DCache.scala:608:26, :651:26, :652:26, :655:20, :656:27]
        blockProbeAfterGrantCount <= 3'h7;	// @[DCache.scala:645:42, TLB.scala:475:75]
      else if (|blockProbeAfterGrantCount)	// @[DCache.scala:645:42, :646:35]
        blockProbeAfterGrantCount <= blockProbeAfterGrantCount - 3'h1;	// @[DCache.scala:645:42, :646:99]
      if (_T_358) begin	// @[Decoupled.scala:51:35]
        if (c_first) begin	// @[Edges.scala:231:25]
          if (tl_out_c_bits_opcode[0])	// @[DCache.scala:836:48, :840:102, :841:52, Edges.scala:102:36]
            counter_1 <= ~(_beats1_decode_T_5[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
          else	// @[Edges.scala:102:36]
            counter_1 <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
        end
        else	// @[Edges.scala:231:25]
          counter_1 <= counter1_1;	// @[Edges.scala:229:27, :230:28]
        if (io_cpu_perf_release_counter == 9'h0) begin	// @[DCache.scala:267:18, Edges.scala:229:27, :231:25]
          if (tl_out_c_bits_opcode[0])	// @[DCache.scala:836:48, :840:102, :841:52, Edges.scala:102:36]
            io_cpu_perf_release_counter <= ~(_io_cpu_perf_release_beats1_decode_T_1[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
          else	// @[Edges.scala:102:36]
            io_cpu_perf_release_counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
        end
        else	// @[Edges.scala:231:25]
          io_cpu_perf_release_counter <= io_cpu_perf_release_counter - 9'h1;	// @[Edges.scala:229:27, :230:28]
      end
      if (_io_cpu_perf_acquire_T) begin	// @[Decoupled.scala:51:35]
        if (io_cpu_perf_acquire_counter == 9'h0) begin	// @[DCache.scala:267:18, Edges.scala:229:27, :231:25]
          if (x1_a_deq_bits_opcode[2])	// @[DCache.scala:585:23, Edges.scala:92:37]
            io_cpu_perf_acquire_counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
          else	// @[Edges.scala:92:37]
            io_cpu_perf_acquire_counter <= ~(_io_cpu_perf_acquire_beats1_decode_T_1[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
        end
        else	// @[Edges.scala:231:25]
          io_cpu_perf_acquire_counter <= io_cpu_perf_acquire_counter - 9'h1;	// @[Edges.scala:229:27, :230:28]
      end
      if (_io_errors_bus_valid_T & grantIsRefill)	// @[DCache.scala:1079:29, Decoupled.scala:51:35, package.scala:16:47]
        io_cpu_perf_blocked_near_end_of_refill_refill_count <= io_cpu_perf_blocked_near_end_of_refill_refill_count + 3'h1;	// @[DCache.scala:1078:33, :1079:78, Misc.scala:37:36]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         _GEN_168 = _io_errors_bus_valid_T & ~grantIsCached;	// @[DCache.scala:652:26, Decoupled.scala:51:35, package.scala:73:59]
    always @(posedge clock) begin	// @[TLB.scala:706:13]
      if (tlb_io_sfence_valid & ~reset & ~(~(s1_req_size[0]) | s1_req_addr[38:12] == s1_tlb_req_vaddr[38:12])) begin	// @[DCache.scala:191:64, :255:54, Reg.scala:19:16, TLB.scala:322:30, :706:{13,14,34,58,72}]
        if (`ASSERT_VERBOSE_COND_)	// @[TLB.scala:706:13]
          $error("Assertion failed\n    at TLB.scala:706 assert(!io.sfence.bits.rs1 || (io.sfence.bits.addr >> pgIdxBits) === vpn)\n");	// @[TLB.scala:706:13]
        if (`STOP_COND_)	// @[TLB.scala:706:13]
          $fatal;	// @[TLB.scala:706:13]
      end
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_dataArb_io_in_3_valid_res_T_2)) begin	// @[Consts.scala:86:{49,76}, DCache.scala:1161:15, :1162:{11,12,28}, :1166:21, :1167:23, package.scala:16:47, :73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:1162:11]
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// @[DCache.scala:1162:11]
        if (`STOP_COND_)	// @[DCache.scala:1162:11]
          $fatal;	// @[DCache.scala:1162:11]
      end
      if (~reset & ~(~(s1_valid_masked & _io_cpu_perf_canAcceptLoadThenLoad_T_51) | (&(s1_mask_xwr | ~io_cpu_s1_data_mask)))) begin	// @[Cat.scala:33:92, Consts.scala:86:49, DCache.scala:163:34, :306:{9,10,28,53,69,71,93}]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:306:9]
          $error("Assertion failed\n    at DCache.scala:306 assert(!(s1_valid_masked && s1_req.cmd === M_PWR) || (s1_mask_xwr | ~io.cpu.s1_data.mask).andR)\n");	// @[DCache.scala:306:9]
        if (`STOP_COND_)	// @[DCache.scala:306:9]
          $fatal;	// @[DCache.scala:306:9]
      end
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_pstore_drain_opportunistic_res_T_2)) begin	// @[Consts.scala:86:{49,76}, DCache.scala:1161:15, :1162:{11,12,28}, :1166:21, :1167:23, package.scala:16:47, :73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:1162:11]
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// @[DCache.scala:1162:11]
        if (`STOP_COND_)	// @[DCache.scala:1162:11]
          $fatal;	// @[DCache.scala:1162:11]
      end
      if (~reset & ~(pstore1_rmw_r | (_dataArb_io_in_0_valid_T_4 & ~io_cpu_s2_kill | pstore1_held) == pstore1_valid)) begin	// @[DCache.scala:315:48, :481:29, :483:{72,84,96}, :484:38, :487:{9,22,63}, Reg.scala:19:16]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:487:9]
          $error("Assertion failed\n    at DCache.scala:487 assert(pstore1_rmw || pstore1_valid_not_rmw(io.cpu.s2_kill) === pstore1_valid)\n");	// @[DCache.scala:487:9]
        if (`STOP_COND_)	// @[DCache.scala:487:9]
          $fatal;	// @[DCache.scala:487:9]
      end
      if (_GEN_29 & ~reset & ~cached_grant_wait) begin	// @[DCache.scala:200:34, :652:26, :654:13]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:654:13]
          $error("Assertion failed: A GrantData was unexpected by the dcache.\n    at DCache.scala:654 assert(cached_grant_wait, \"A GrantData was unexpected by the dcache.\")\n");	// @[DCache.scala:654:13]
        if (`STOP_COND_)	// @[DCache.scala:654:13]
          $fatal;	// @[DCache.scala:654:13]
      end
      if (_GEN_168 & grantIsUncached & _T_306 & ~reset & ~uncachedInFlight_0) begin	// @[DCache.scala:213:33, :652:26, :663:17, :664:17, package.scala:73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:664:17]
          $error("Assertion failed: An AccessAck was unexpected by the dcache.\n    at DCache.scala:664 assert(f, \"An AccessAck was unexpected by the dcache.\") // TODO must handle Ack coming back on same cycle!\n");	// @[DCache.scala:664:17]
        if (`STOP_COND_)	// @[DCache.scala:664:17]
          $fatal;	// @[DCache.scala:664:17]
      end
      if (_GEN_168 & ~grantIsUncached & grantIsVoluntary & ~reset & ~release_ack_wait) begin	// @[DCache.scala:203:33, :642:32, :652:26, :661:35, :685:13, package.scala:73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:685:13]
          $error("Assertion failed: A ReleaseAck was unexpected by the dcache.\n    at DCache.scala:685 assert(release_ack_wait, \"A ReleaseAck was unexpected by the dcache.\") // TODO should handle Ack coming back on same cycle!\n");	// @[DCache.scala:685:13]
        if (`STOP_COND_)	// @[DCache.scala:685:13]
          $fatal;	// @[DCache.scala:685:13]
      end
      if (~reset & (auto_out_e_ready & tl_out_e_valid) != (_io_errors_bus_valid_T & ~(|counter) & grantIsCached)) begin	// @[DCache.scala:691:18, :693:{9,26,58}, :699:51, :700:20, Decoupled.scala:51:35, Edges.scala:229:27, :231:25, package.scala:73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:693:9]
          $error("Assertion failed\n    at DCache.scala:693 assert(tl_out.e.fire() === (tl_out.d.fire() && d_first && grantIsCached))\n");	// @[DCache.scala:693:9]
        if (`STOP_COND_)	// @[DCache.scala:693:9]
          $fatal;	// @[DCache.scala:693:9]
      end
      if (s2_victimize & ~reset & ~(s2_valid_flush_line | _io_cpu_s2_nack_output)) begin	// @[DCache.scala:396:75, :406:40, :422:86, :794:{13,52}]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:794:13]
          $error("Assertion failed\n    at DCache.scala:794 assert(s2_valid_flush_line || s2_flush_valid || io.cpu.s2_nack)\n");	// @[DCache.scala:794:13]
        if (`STOP_COND_)	// @[DCache.scala:794:13]
          $fatal;	// @[DCache.scala:794:13]
      end
      if (doUncachedResp & ~reset & s2_valid_hit_pre_data_ecc) begin	// @[DCache.scala:397:69, :924:31, :928:11]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:928:11]
          $error("Assertion failed\n    at DCache.scala:928 assert(!s2_valid_hit)\n");	// @[DCache.scala:928:11]
        if (`STOP_COND_)	// @[DCache.scala:928:11]
          $fatal;	// @[DCache.scala:928:11]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    logic [31:0] _RANDOM_95;
    logic [31:0] _RANDOM_96;
    logic [31:0] _RANDOM_97;
    logic [31:0] _RANDOM_98;
    logic [31:0] _RANDOM_99;
    logic [31:0] _RANDOM_100;
    logic [31:0] _RANDOM_101;
    logic [31:0] _RANDOM_102;
    logic [31:0] _RANDOM_103;
    logic [31:0] _RANDOM_104;
    logic [31:0] _RANDOM_105;
    logic [31:0] _RANDOM_106;
    logic [31:0] _RANDOM_107;
    logic [31:0] _RANDOM_108;
    logic [31:0] _RANDOM_109;
    logic [31:0] _RANDOM_110;
    logic [31:0] _RANDOM_111;
    logic [31:0] _RANDOM_112;
    logic [31:0] _RANDOM_113;
    logic [31:0] _RANDOM_114;
    logic [31:0] _RANDOM_115;
    logic [31:0] _RANDOM_116;
    logic [31:0] _RANDOM_117;
    logic [31:0] _RANDOM_118;
    logic [31:0] _RANDOM_119;
    logic [31:0] _RANDOM_120;
    logic [31:0] _RANDOM_121;
    logic [31:0] _RANDOM_122;
    logic [31:0] _RANDOM_123;
    logic [31:0] _RANDOM_124;
    logic [31:0] _RANDOM_125;
    logic [31:0] _RANDOM_126;
    logic [31:0] _RANDOM_127;
    logic [31:0] _RANDOM_128;
    logic [31:0] _RANDOM_129;
    logic [31:0] _RANDOM_130;
    logic [31:0] _RANDOM_131;
    logic [31:0] _RANDOM_132;
    logic [31:0] _RANDOM_133;
    logic [31:0] _RANDOM_134;
    logic [31:0] _RANDOM_135;
    logic [31:0] _RANDOM_136;
    logic [31:0] _RANDOM_137;
    logic [31:0] _RANDOM_138;
    logic [31:0] _RANDOM_139;
    logic [31:0] _RANDOM_140;
    logic [31:0] _RANDOM_141;
    logic [31:0] _RANDOM_142;
    logic [31:0] _RANDOM_143;
    logic [31:0] _RANDOM_144;
    logic [31:0] _RANDOM_145;
    logic [31:0] _RANDOM_146;
    logic [31:0] _RANDOM_147;
    logic [31:0] _RANDOM_148;
    logic [31:0] _RANDOM_149;
    logic [31:0] _RANDOM_150;
    logic [31:0] _RANDOM_151;
    logic [31:0] _RANDOM_152;
    logic [31:0] _RANDOM_153;
    logic [31:0] _RANDOM_154;
    logic [31:0] _RANDOM_155;
    logic [31:0] _RANDOM_156;
    logic [31:0] _RANDOM_157;
    logic [31:0] _RANDOM_158;
    logic [31:0] _RANDOM_159;
    logic [31:0] _RANDOM_160;
    logic [31:0] _RANDOM_161;
    logic [31:0] _RANDOM_162;
    logic [31:0] _RANDOM_163;
    logic [31:0] _RANDOM_164;
    logic [31:0] _RANDOM_165;
    logic [31:0] _RANDOM_166;
    logic [31:0] _RANDOM_167;
    logic [31:0] _RANDOM_168;
    logic [31:0] _RANDOM_169;
    logic [31:0] _RANDOM_170;
    logic [31:0] _RANDOM_171;
    logic [31:0] _RANDOM_172;
    logic [31:0] _RANDOM_173;
    logic [31:0] _RANDOM_174;
    logic [31:0] _RANDOM_175;
    logic [31:0] _RANDOM_176;
    logic [31:0] _RANDOM_177;
    logic [31:0] _RANDOM_178;
    logic [31:0] _RANDOM_179;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        _RANDOM_95 = `RANDOM;
        _RANDOM_96 = `RANDOM;
        _RANDOM_97 = `RANDOM;
        _RANDOM_98 = `RANDOM;
        _RANDOM_99 = `RANDOM;
        _RANDOM_100 = `RANDOM;
        _RANDOM_101 = `RANDOM;
        _RANDOM_102 = `RANDOM;
        _RANDOM_103 = `RANDOM;
        _RANDOM_104 = `RANDOM;
        _RANDOM_105 = `RANDOM;
        _RANDOM_106 = `RANDOM;
        _RANDOM_107 = `RANDOM;
        _RANDOM_108 = `RANDOM;
        _RANDOM_109 = `RANDOM;
        _RANDOM_110 = `RANDOM;
        _RANDOM_111 = `RANDOM;
        _RANDOM_112 = `RANDOM;
        _RANDOM_113 = `RANDOM;
        _RANDOM_114 = `RANDOM;
        _RANDOM_115 = `RANDOM;
        _RANDOM_116 = `RANDOM;
        _RANDOM_117 = `RANDOM;
        _RANDOM_118 = `RANDOM;
        _RANDOM_119 = `RANDOM;
        _RANDOM_120 = `RANDOM;
        _RANDOM_121 = `RANDOM;
        _RANDOM_122 = `RANDOM;
        _RANDOM_123 = `RANDOM;
        _RANDOM_124 = `RANDOM;
        _RANDOM_125 = `RANDOM;
        _RANDOM_126 = `RANDOM;
        _RANDOM_127 = `RANDOM;
        _RANDOM_128 = `RANDOM;
        _RANDOM_129 = `RANDOM;
        _RANDOM_130 = `RANDOM;
        _RANDOM_131 = `RANDOM;
        _RANDOM_132 = `RANDOM;
        _RANDOM_133 = `RANDOM;
        _RANDOM_134 = `RANDOM;
        _RANDOM_135 = `RANDOM;
        _RANDOM_136 = `RANDOM;
        _RANDOM_137 = `RANDOM;
        _RANDOM_138 = `RANDOM;
        _RANDOM_139 = `RANDOM;
        _RANDOM_140 = `RANDOM;
        _RANDOM_141 = `RANDOM;
        _RANDOM_142 = `RANDOM;
        _RANDOM_143 = `RANDOM;
        _RANDOM_144 = `RANDOM;
        _RANDOM_145 = `RANDOM;
        _RANDOM_146 = `RANDOM;
        _RANDOM_147 = `RANDOM;
        _RANDOM_148 = `RANDOM;
        _RANDOM_149 = `RANDOM;
        _RANDOM_150 = `RANDOM;
        _RANDOM_151 = `RANDOM;
        _RANDOM_152 = `RANDOM;
        _RANDOM_153 = `RANDOM;
        _RANDOM_154 = `RANDOM;
        _RANDOM_155 = `RANDOM;
        _RANDOM_156 = `RANDOM;
        _RANDOM_157 = `RANDOM;
        _RANDOM_158 = `RANDOM;
        _RANDOM_159 = `RANDOM;
        _RANDOM_160 = `RANDOM;
        _RANDOM_161 = `RANDOM;
        _RANDOM_162 = `RANDOM;
        _RANDOM_163 = `RANDOM;
        _RANDOM_164 = `RANDOM;
        _RANDOM_165 = `RANDOM;
        _RANDOM_166 = `RANDOM;
        _RANDOM_167 = `RANDOM;
        _RANDOM_168 = `RANDOM;
        _RANDOM_169 = `RANDOM;
        _RANDOM_170 = `RANDOM;
        _RANDOM_171 = `RANDOM;
        _RANDOM_172 = `RANDOM;
        _RANDOM_173 = `RANDOM;
        _RANDOM_174 = `RANDOM;
        _RANDOM_175 = `RANDOM;
        _RANDOM_176 = `RANDOM;
        _RANDOM_177 = `RANDOM;
        _RANDOM_178 = `RANDOM;
        _RANDOM_179 = `RANDOM;
        tlb_sectored_entries_0_0_tag_vpn = _RANDOM_0[29:3];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_0_tag_v = _RANDOM_0[30];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_0_data_0 = {_RANDOM_0[31], _RANDOM_1, _RANDOM_2[7:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_0_data_1 = {_RANDOM_2[31:8], _RANDOM_3[16:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_0_data_2 = {_RANDOM_3[31:17], _RANDOM_4[25:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_0_data_3 = {_RANDOM_4[31:26], _RANDOM_5, _RANDOM_6[2:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_0_valid_0 = _RANDOM_6[3];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_0_valid_1 = _RANDOM_6[4];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_0_valid_2 = _RANDOM_6[5];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_0_valid_3 = _RANDOM_6[6];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_tag_vpn = {_RANDOM_6[31:9], _RANDOM_7[3:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_tag_v = _RANDOM_7[4];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_data_0 = {_RANDOM_7[31:5], _RANDOM_8[13:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_data_1 = {_RANDOM_8[31:14], _RANDOM_9[22:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_data_2 = {_RANDOM_9[31:23], _RANDOM_10};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_data_3 = {_RANDOM_11, _RANDOM_12[8:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_valid_0 = _RANDOM_12[9];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_valid_1 = _RANDOM_12[10];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_valid_2 = _RANDOM_12[11];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_1_valid_3 = _RANDOM_12[12];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_tag_vpn = {_RANDOM_12[31:15], _RANDOM_13[9:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_tag_v = _RANDOM_13[10];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_data_0 = {_RANDOM_13[31:11], _RANDOM_14[19:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_data_1 = {_RANDOM_14[31:20], _RANDOM_15[28:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_data_2 = {_RANDOM_15[31:29], _RANDOM_16, _RANDOM_17[5:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_data_3 = {_RANDOM_17[31:6], _RANDOM_18[14:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_valid_0 = _RANDOM_18[15];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_valid_1 = _RANDOM_18[16];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_valid_2 = _RANDOM_18[17];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_2_valid_3 = _RANDOM_18[18];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_tag_vpn = {_RANDOM_18[31:21], _RANDOM_19[15:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_tag_v = _RANDOM_19[16];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_data_0 = {_RANDOM_19[31:17], _RANDOM_20[25:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_data_1 = {_RANDOM_20[31:26], _RANDOM_21, _RANDOM_22[2:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_data_2 = {_RANDOM_22[31:3], _RANDOM_23[11:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_data_3 = {_RANDOM_23[31:12], _RANDOM_24[20:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_valid_0 = _RANDOM_24[21];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_valid_1 = _RANDOM_24[22];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_valid_2 = _RANDOM_24[23];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_3_valid_3 = _RANDOM_24[24];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_tag_vpn = {_RANDOM_24[31:27], _RANDOM_25[21:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_tag_v = _RANDOM_25[22];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_data_0 = {_RANDOM_25[31:23], _RANDOM_26};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_data_1 = {_RANDOM_27, _RANDOM_28[8:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_data_2 = {_RANDOM_28[31:9], _RANDOM_29[17:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_data_3 = {_RANDOM_29[31:18], _RANDOM_30[26:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_valid_0 = _RANDOM_30[27];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_valid_1 = _RANDOM_30[28];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_valid_2 = _RANDOM_30[29];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_4_valid_3 = _RANDOM_30[30];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_tag_vpn = _RANDOM_31[27:1];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_tag_v = _RANDOM_31[28];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_data_0 = {_RANDOM_31[31:29], _RANDOM_32, _RANDOM_33[5:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_data_1 = {_RANDOM_33[31:6], _RANDOM_34[14:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_data_2 = {_RANDOM_34[31:15], _RANDOM_35[23:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_data_3 = {_RANDOM_35[31:24], _RANDOM_36, _RANDOM_37[0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_valid_0 = _RANDOM_37[1];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_valid_1 = _RANDOM_37[2];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_valid_2 = _RANDOM_37[3];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_5_valid_3 = _RANDOM_37[4];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_tag_vpn = {_RANDOM_37[31:7], _RANDOM_38[1:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_tag_v = _RANDOM_38[2];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_data_0 = {_RANDOM_38[31:3], _RANDOM_39[11:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_data_1 = {_RANDOM_39[31:12], _RANDOM_40[20:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_data_2 = {_RANDOM_40[31:21], _RANDOM_41[29:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_data_3 = {_RANDOM_41[31:30], _RANDOM_42, _RANDOM_43[6:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_valid_0 = _RANDOM_43[7];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_valid_1 = _RANDOM_43[8];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_valid_2 = _RANDOM_43[9];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_6_valid_3 = _RANDOM_43[10];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_tag_vpn = {_RANDOM_43[31:13], _RANDOM_44[7:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_tag_v = _RANDOM_44[8];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_data_0 = {_RANDOM_44[31:9], _RANDOM_45[17:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_data_1 = {_RANDOM_45[31:18], _RANDOM_46[26:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_data_2 = {_RANDOM_46[31:27], _RANDOM_47, _RANDOM_48[3:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_data_3 = {_RANDOM_48[31:4], _RANDOM_49[12:0]};	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_valid_0 = _RANDOM_49[13];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_valid_1 = _RANDOM_49[14];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_valid_2 = _RANDOM_49[15];	// @[TLB.scala:326:29]
        tlb_sectored_entries_0_7_valid_3 = _RANDOM_49[16];	// @[TLB.scala:326:29]
        tlb_superpage_entries_0_level = _RANDOM_49[18:17];	// @[TLB.scala:326:29, :328:30]
        tlb_superpage_entries_0_tag_vpn = {_RANDOM_49[31:19], _RANDOM_50[13:0]};	// @[TLB.scala:326:29, :328:30]
        tlb_superpage_entries_0_tag_v = _RANDOM_50[14];	// @[TLB.scala:328:30]
        tlb_superpage_entries_0_data_0 = {_RANDOM_50[31:15], _RANDOM_51[23:0]};	// @[TLB.scala:328:30]
        tlb_superpage_entries_0_valid_0 = _RANDOM_51[24];	// @[TLB.scala:328:30]
        tlb_superpage_entries_1_level = _RANDOM_51[26:25];	// @[TLB.scala:328:30]
        tlb_superpage_entries_1_tag_vpn = {_RANDOM_51[31:27], _RANDOM_52[21:0]};	// @[TLB.scala:328:30]
        tlb_superpage_entries_1_tag_v = _RANDOM_52[22];	// @[TLB.scala:328:30]
        tlb_superpage_entries_1_data_0 = {_RANDOM_52[31:23], _RANDOM_53};	// @[TLB.scala:328:30]
        tlb_superpage_entries_1_valid_0 = _RANDOM_54[0];	// @[TLB.scala:328:30]
        tlb_superpage_entries_2_level = _RANDOM_54[2:1];	// @[TLB.scala:328:30]
        tlb_superpage_entries_2_tag_vpn = _RANDOM_54[29:3];	// @[TLB.scala:328:30]
        tlb_superpage_entries_2_tag_v = _RANDOM_54[30];	// @[TLB.scala:328:30]
        tlb_superpage_entries_2_data_0 = {_RANDOM_54[31], _RANDOM_55, _RANDOM_56[7:0]};	// @[TLB.scala:328:30]
        tlb_superpage_entries_2_valid_0 = _RANDOM_56[8];	// @[TLB.scala:328:30]
        tlb_superpage_entries_3_level = _RANDOM_56[10:9];	// @[TLB.scala:328:30]
        tlb_superpage_entries_3_tag_vpn = {_RANDOM_56[31:11], _RANDOM_57[5:0]};	// @[TLB.scala:328:30]
        tlb_superpage_entries_3_tag_v = _RANDOM_57[6];	// @[TLB.scala:328:30]
        tlb_superpage_entries_3_data_0 = {_RANDOM_57[31:7], _RANDOM_58[15:0]};	// @[TLB.scala:328:30]
        tlb_superpage_entries_3_valid_0 = _RANDOM_58[16];	// @[TLB.scala:328:30]
        tlb_special_entry_level = _RANDOM_58[18:17];	// @[TLB.scala:328:30, :333:56]
        tlb_special_entry_tag_vpn = {_RANDOM_58[31:19], _RANDOM_59[13:0]};	// @[TLB.scala:328:30, :333:56]
        tlb_special_entry_tag_v = _RANDOM_59[14];	// @[TLB.scala:333:56]
        tlb_special_entry_data_0 = {_RANDOM_59[31:15], _RANDOM_60[23:0]};	// @[TLB.scala:333:56]
        tlb_special_entry_valid_0 = _RANDOM_60[24];	// @[TLB.scala:333:56]
        tlb_state = _RANDOM_60[26:25];	// @[TLB.scala:333:56, :339:22]
        tlb_r_refill_tag = {_RANDOM_60[31:27], _RANDOM_61[21:0]};	// @[TLB.scala:333:56, :341:25]
        tlb_r_superpage_repl_addr = _RANDOM_61[23:22];	// @[TLB.scala:341:25, :342:34]
        tlb_r_sectored_repl_addr = _RANDOM_61[26:24];	// @[TLB.scala:341:25, :343:33]
        tlb_r_sectored_hit_valid = _RANDOM_61[27];	// @[TLB.scala:341:25, :344:27]
        tlb_r_sectored_hit_bits = _RANDOM_61[30:28];	// @[TLB.scala:341:25, :344:27]
        tlb_r_vstage1_en = _RANDOM_62[2];	// @[TLB.scala:346:25]
        tlb_r_stage2_en = _RANDOM_62[3];	// @[TLB.scala:346:25, :347:24]
        tlb_r_need_gpa = _RANDOM_62[4];	// @[TLB.scala:346:25, :348:23]
        tlb_state_vec_0 = _RANDOM_64[23:17];	// @[Replacement.scala:305:17]
        tlb_state_reg_1 = _RANDOM_64[26:24];	// @[Replacement.scala:168:70, :305:17]
        s1_valid = _RANDOM_129[21];	// @[DCache.scala:159:25]
        s1_probe = _RANDOM_129[22];	// @[DCache.scala:159:25, :160:25]
        probe_bits_param = _RANDOM_129[27:26];	// @[DCache.scala:159:25, Reg.scala:19:16]
        probe_bits_size = _RANDOM_129[31:28];	// @[DCache.scala:159:25, Reg.scala:19:16]
        probe_bits_source = _RANDOM_130[0];	// @[Reg.scala:19:16]
        probe_bits_address = {_RANDOM_130[31:1], _RANDOM_131[0]};	// @[Reg.scala:19:16]
        s1_req_addr = {_RANDOM_133[31:12], _RANDOM_134[19:0]};	// @[Reg.scala:19:16]
        s1_req_tag = _RANDOM_134[26:20];	// @[Reg.scala:19:16]
        s1_req_cmd = _RANDOM_134[31:27];	// @[Reg.scala:19:16]
        s1_req_size = _RANDOM_135[1:0];	// @[Reg.scala:19:16]
        s1_req_signed = _RANDOM_135[2];	// @[Reg.scala:19:16]
        s1_req_dprv = _RANDOM_135[4:3];	// @[Reg.scala:19:16]
        s1_req_dv = _RANDOM_135[5];	// @[Reg.scala:19:16]
        s1_req_no_alloc = _RANDOM_135[7];	// @[Reg.scala:19:16]
        s1_req_no_xcpt = _RANDOM_135[8];	// @[Reg.scala:19:16]
        s1_req_mask = _RANDOM_137[16:9];	// @[Reg.scala:19:16]
        s1_tlb_req_vaddr = {_RANDOM_137[31:17], _RANDOM_138[24:0]};	// @[Reg.scala:19:16]
        s1_tlb_req_passthrough = _RANDOM_138[25];	// @[Reg.scala:19:16]
        s1_tlb_req_size = _RANDOM_138[27:26];	// @[Reg.scala:19:16]
        s1_tlb_req_cmd = {_RANDOM_138[31:28], _RANDOM_139[0]};	// @[Reg.scala:19:16]
        s1_tlb_req_prv = _RANDOM_139[2:1];	// @[Reg.scala:19:16]
        cached_grant_wait = _RANDOM_143[12];	// @[DCache.scala:200:34]
        resetting = _RANDOM_143[13];	// @[DCache.scala:200:34, :201:26]
        flushCounter = _RANDOM_143[21:14];	// @[DCache.scala:200:34, :202:29]
        release_ack_wait = _RANDOM_143[22];	// @[DCache.scala:200:34, :203:33]
        release_ack_addr = {_RANDOM_143[31:23], _RANDOM_144[22:0]};	// @[DCache.scala:200:34, :204:29]
        release_state = _RANDOM_144[26:23];	// @[DCache.scala:204:29, :205:30]
        refill_way = _RANDOM_144[30:27];	// @[DCache.scala:204:29, :206:23]
        uncachedInFlight_0 = _RANDOM_144[31];	// @[DCache.scala:204:29, :213:33]
        uncachedReqs_0_addr = {_RANDOM_145, _RANDOM_146[7:0]};	// @[DCache.scala:214:25]
        uncachedReqs_0_tag = _RANDOM_146[14:8];	// @[DCache.scala:214:25]
        uncachedReqs_0_size = _RANDOM_146[21:20];	// @[DCache.scala:214:25]
        uncachedReqs_0_signed = _RANDOM_146[22];	// @[DCache.scala:214:25]
        s1_did_read = _RANDOM_149[5];	// @[Reg.scala:19:16]
        s1_read_mask = _RANDOM_149[6];	// @[Reg.scala:19:16]
        s2_valid = _RANDOM_149[7];	// @[DCache.scala:308:25, Reg.scala:19:16]
        s2_probe = _RANDOM_149[8];	// @[DCache.scala:310:25, Reg.scala:19:16]
        s2_not_nacked_in_s1 = _RANDOM_149[9];	// @[DCache.scala:312:36, Reg.scala:19:16]
        s2_req_addr = {_RANDOM_149[31:10], _RANDOM_150[17:0]};	// @[DCache.scala:316:19, Reg.scala:19:16]
        s2_req_tag = _RANDOM_150[24:18];	// @[DCache.scala:316:19]
        s2_req_cmd = _RANDOM_150[29:25];	// @[DCache.scala:316:19]
        s2_req_size = _RANDOM_150[31:30];	// @[DCache.scala:316:19]
        s2_req_signed = _RANDOM_151[0];	// @[DCache.scala:316:19]
        s2_req_dprv = _RANDOM_151[2:1];	// @[DCache.scala:316:19]
        s2_req_dv = _RANDOM_151[3];	// @[DCache.scala:316:19]
        s2_req_no_alloc = _RANDOM_151[5];	// @[DCache.scala:316:19]
        s2_req_no_xcpt = _RANDOM_151[6];	// @[DCache.scala:316:19]
        s2_req_mask = _RANDOM_153[14:7];	// @[DCache.scala:316:19]
        s2_tlb_xcpt_gpa = {_RANDOM_154[31:16], _RANDOM_155[23:0]};	// @[DCache.scala:319:24]
        s2_tlb_xcpt_gpa_is_pte = _RANDOM_155[24];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_pf_ld = _RANDOM_155[25];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_pf_st = _RANDOM_155[26];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_gf_ld = _RANDOM_155[28];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_gf_st = _RANDOM_155[29];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ae_ld = _RANDOM_155[31];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ae_st = _RANDOM_156[0];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ma_ld = _RANDOM_156[2];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ma_st = _RANDOM_156[3];	// @[DCache.scala:319:24]
        s2_pma_cacheable = _RANDOM_158[30];	// @[DCache.scala:320:19]
        s2_pma_must_alloc = _RANDOM_158[31];	// @[DCache.scala:320:19]
        s2_uncached_resp_addr = {_RANDOM_159[31:1], _RANDOM_160[8:0]};	// @[DCache.scala:321:34]
        s2_vaddr_r = {_RANDOM_160[31:9], _RANDOM_161[16:0]};	// @[DCache.scala:321:34, Reg.scala:19:16]
        s2_meta_correctable_errors_r = _RANDOM_161[18];	// @[Reg.scala:19:16]
        s2_meta_correctable_errors_r_1 = _RANDOM_161[19];	// @[Reg.scala:19:16]
        s2_meta_correctable_errors_r_2 = _RANDOM_161[20];	// @[Reg.scala:19:16]
        s2_meta_correctable_errors_r_3 = _RANDOM_161[21];	// @[Reg.scala:19:16]
        s2_meta_uncorrectable_errors_r = _RANDOM_161[22];	// @[Reg.scala:19:16]
        s2_meta_uncorrectable_errors_r_1 = _RANDOM_161[23];	// @[Reg.scala:19:16]
        s2_meta_uncorrectable_errors_r_2 = _RANDOM_161[24];	// @[Reg.scala:19:16]
        s2_meta_uncorrectable_errors_r_3 = _RANDOM_161[25];	// @[Reg.scala:19:16]
        s2_meta_corrected_r = {_RANDOM_161[31:26], _RANDOM_162[15:0]};	// @[Reg.scala:19:16]
        s2_meta_corrected_r_1 = {_RANDOM_162[31:16], _RANDOM_163[5:0]};	// @[Reg.scala:19:16]
        s2_meta_corrected_r_2 = _RANDOM_163[27:6];	// @[Reg.scala:19:16]
        s2_meta_corrected_r_3 = {_RANDOM_163[31:28], _RANDOM_164[17:0]};	// @[Reg.scala:19:16]
        s2_data = {_RANDOM_164[31:18], _RANDOM_165, _RANDOM_166[17:0]};	// @[Reg.scala:19:16]
        s2_probe_way = _RANDOM_166[21:18];	// @[Reg.scala:19:16]
        s2_probe_state_state = _RANDOM_166[23:22];	// @[Reg.scala:19:16]
        s2_hit_way = _RANDOM_166[27:24];	// @[Reg.scala:19:16]
        s2_hit_state_state = _RANDOM_166[29:28];	// @[Reg.scala:19:16]
        s2_waw_hazard = _RANDOM_166[30];	// @[Reg.scala:19:16]
        s2_victim_way_r = {_RANDOM_166[31], _RANDOM_167[0]};	// @[Reg.scala:19:16]
        lrscCount = _RANDOM_167[7:1];	// @[DCache.scala:449:26, Reg.scala:19:16]
        lrscAddr = {_RANDOM_167[31:8], _RANDOM_168[9:0]};	// @[DCache.scala:452:21, Reg.scala:19:16]
        pstore1_cmd = _RANDOM_168[15:11];	// @[DCache.scala:452:21, Reg.scala:19:16]
        pstore1_addr = {_RANDOM_168[31:16], _RANDOM_169[23:0]};	// @[DCache.scala:452:21, Reg.scala:19:16]
        pstore1_data = {_RANDOM_169[31:24], _RANDOM_170, _RANDOM_171[23:0]};	// @[Reg.scala:19:16]
        pstore1_way = _RANDOM_171[27:24];	// @[Reg.scala:19:16]
        pstore1_mask = {_RANDOM_171[31:28], _RANDOM_172[3:0]};	// @[Reg.scala:19:16]
        pstore1_rmw_r = _RANDOM_172[4];	// @[Reg.scala:19:16]
        pstore2_valid = _RANDOM_172[5];	// @[DCache.scala:478:30, Reg.scala:19:16]
        pstore_drain_on_miss_REG = _RANDOM_172[6];	// @[DCache.scala:480:56, Reg.scala:19:16]
        pstore1_held = _RANDOM_172[7];	// @[DCache.scala:481:29, Reg.scala:19:16]
        pstore2_addr = {_RANDOM_172[31:8], _RANDOM_173[15:0]};	// @[Reg.scala:19:16]
        pstore2_way = _RANDOM_173[19:16];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r = _RANDOM_173[27:20];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_1 = {_RANDOM_173[31:28], _RANDOM_174[3:0]};	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_2 = _RANDOM_174[11:4];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_3 = _RANDOM_174[19:12];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_4 = _RANDOM_174[27:20];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_5 = {_RANDOM_174[31:28], _RANDOM_175[3:0]};	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_6 = _RANDOM_175[11:4];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_7 = _RANDOM_175[19:12];	// @[Reg.scala:19:16]
        pstore2_storegen_mask = _RANDOM_175[27:20];	// @[DCache.scala:508:19, Reg.scala:19:16]
        io_cpu_s2_nack_cause_raw_REG = _RANDOM_175[28];	// @[DCache.scala:551:38, Reg.scala:19:16]
        counter = {_RANDOM_175[31:29], _RANDOM_176[5:0]};	// @[Edges.scala:229:27, Reg.scala:19:16]
        grantInProgress = _RANDOM_176[6];	// @[DCache.scala:644:32, Edges.scala:229:27]
        blockProbeAfterGrantCount = _RANDOM_176[9:7];	// @[DCache.scala:645:42, Edges.scala:229:27]
        blockUncachedGrant = _RANDOM_176[10];	// @[DCache.scala:727:33, Edges.scala:229:27]
        counter_1 = _RANDOM_176[19:11];	// @[Edges.scala:229:27]
        s1_release_data_valid = _RANDOM_176[20];	// @[DCache.scala:778:38, Edges.scala:229:27]
        s2_release_data_valid = _RANDOM_176[21];	// @[DCache.scala:779:38, Edges.scala:229:27]
        io_cpu_s2_xcpt_REG = _RANDOM_176[22];	// @[DCache.scala:909:32, Edges.scala:229:27]
        doUncachedResp = _RANDOM_178[23];	// @[DCache.scala:924:31]
        REG = _RANDOM_178[24];	// @[DCache.scala:924:31, :984:18]
        io_cpu_perf_acquire_counter = {_RANDOM_178[31:25], _RANDOM_179[1:0]};	// @[DCache.scala:924:31, Edges.scala:229:27]
        io_cpu_perf_release_counter = _RANDOM_179[10:2];	// @[Edges.scala:229:27]
        io_cpu_perf_blocked_near_end_of_refill_refill_count = _RANDOM_179[13:11];	// @[DCache.scala:1078:33, Edges.scala:229:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  OptimizationBarrier tlb_mpu_ppn_barrier (	// @[package.scala:259:25]
    .io_x_ppn      (tlb_special_entry_data_0[40:21]),	// @[TLB.scala:159:77, :333:56]
    .io_x_u        (tlb_special_entry_data_0[20]),	// @[TLB.scala:159:77, :333:56]
    .io_x_ae_ptw   (tlb_special_entry_data_0[18]),	// @[TLB.scala:159:77, :333:56]
    .io_x_ae_final (tlb_special_entry_data_0[17]),	// @[TLB.scala:159:77, :333:56]
    .io_x_pf       (tlb_special_entry_data_0[16]),	// @[TLB.scala:159:77, :333:56]
    .io_x_gf       (tlb_special_entry_data_0[15]),	// @[TLB.scala:159:77, :333:56]
    .io_x_sw       (tlb_special_entry_data_0[14]),	// @[TLB.scala:159:77, :333:56]
    .io_x_sx       (tlb_special_entry_data_0[13]),	// @[TLB.scala:159:77, :333:56]
    .io_x_sr       (tlb_special_entry_data_0[12]),	// @[TLB.scala:159:77, :333:56]
    .io_x_pw       (tlb_special_entry_data_0[8]),	// @[TLB.scala:159:77, :333:56]
    .io_x_px       (tlb_special_entry_data_0[7]),	// @[TLB.scala:159:77, :333:56]
    .io_x_pr       (tlb_special_entry_data_0[6]),	// @[TLB.scala:159:77, :333:56]
    .io_x_ppp      (tlb_special_entry_data_0[5]),	// @[TLB.scala:159:77, :333:56]
    .io_x_pal      (tlb_special_entry_data_0[4]),	// @[TLB.scala:159:77, :333:56]
    .io_x_paa      (tlb_special_entry_data_0[3]),	// @[TLB.scala:159:77, :333:56]
    .io_x_eff      (tlb_special_entry_data_0[2]),	// @[TLB.scala:159:77, :333:56]
    .io_x_c        (tlb_special_entry_data_0[1]),	// @[TLB.scala:159:77, :333:56]
    .io_y_ppn      (_tlb_mpu_ppn_barrier_io_y_ppn),
    .io_y_u        (_tlb_mpu_ppn_barrier_io_y_u),
    .io_y_ae_ptw   (_tlb_mpu_ppn_barrier_io_y_ae_ptw),
    .io_y_ae_final (_tlb_mpu_ppn_barrier_io_y_ae_final),
    .io_y_pf       (_tlb_mpu_ppn_barrier_io_y_pf),
    .io_y_gf       (_tlb_mpu_ppn_barrier_io_y_gf),
    .io_y_sw       (_tlb_mpu_ppn_barrier_io_y_sw),
    .io_y_sx       (_tlb_mpu_ppn_barrier_io_y_sx),
    .io_y_sr       (_tlb_mpu_ppn_barrier_io_y_sr),
    .io_y_pw       (_tlb_mpu_ppn_barrier_io_y_pw),
    .io_y_px       (_tlb_mpu_ppn_barrier_io_y_px),
    .io_y_pr       (_tlb_mpu_ppn_barrier_io_y_pr),
    .io_y_ppp      (_tlb_mpu_ppn_barrier_io_y_ppp),
    .io_y_pal      (_tlb_mpu_ppn_barrier_io_y_pal),
    .io_y_paa      (_tlb_mpu_ppn_barrier_io_y_paa),
    .io_y_eff      (_tlb_mpu_ppn_barrier_io_y_eff),
    .io_y_c        (_tlb_mpu_ppn_barrier_io_y_c)
  );
  PMPChecker tlb_pmp (	// @[TLB.scala:403:19]
    .io_prv          (io_ptw_resp_valid | s1_tlb_req_passthrough ? 2'h1 : s1_tlb_req_prv),	// @[Reg.scala:19:16, TLB.scala:402:{27,52}, package.scala:16:47]
    .io_pmp_0_cfg_l  (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a  (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x  (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w  (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r  (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr   (io_ptw_pmp_0_addr),
    .io_pmp_0_mask   (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l  (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a  (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x  (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w  (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r  (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr   (io_ptw_pmp_1_addr),
    .io_pmp_1_mask   (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l  (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a  (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x  (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w  (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r  (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr   (io_ptw_pmp_2_addr),
    .io_pmp_2_mask   (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l  (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a  (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x  (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w  (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r  (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr   (io_ptw_pmp_3_addr),
    .io_pmp_3_mask   (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l  (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a  (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x  (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w  (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r  (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr   (io_ptw_pmp_4_addr),
    .io_pmp_4_mask   (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l  (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a  (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x  (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w  (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r  (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr   (io_ptw_pmp_5_addr),
    .io_pmp_5_mask   (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l  (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a  (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x  (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w  (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r  (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr   (io_ptw_pmp_6_addr),
    .io_pmp_6_mask   (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l  (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a  (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x  (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w  (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r  (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr   (io_ptw_pmp_7_addr),
    .io_pmp_7_mask   (io_ptw_pmp_7_mask),
    .io_pmp_8_cfg_l  (io_ptw_pmp_8_cfg_l),
    .io_pmp_8_cfg_a  (io_ptw_pmp_8_cfg_a),
    .io_pmp_8_cfg_x  (io_ptw_pmp_8_cfg_x),
    .io_pmp_8_cfg_w  (io_ptw_pmp_8_cfg_w),
    .io_pmp_8_cfg_r  (io_ptw_pmp_8_cfg_r),
    .io_pmp_8_addr   (io_ptw_pmp_8_addr),
    .io_pmp_8_mask   (io_ptw_pmp_8_mask),
    .io_pmp_9_cfg_l  (io_ptw_pmp_9_cfg_l),
    .io_pmp_9_cfg_a  (io_ptw_pmp_9_cfg_a),
    .io_pmp_9_cfg_x  (io_ptw_pmp_9_cfg_x),
    .io_pmp_9_cfg_w  (io_ptw_pmp_9_cfg_w),
    .io_pmp_9_cfg_r  (io_ptw_pmp_9_cfg_r),
    .io_pmp_9_addr   (io_ptw_pmp_9_addr),
    .io_pmp_9_mask   (io_ptw_pmp_9_mask),
    .io_pmp_10_cfg_l (io_ptw_pmp_10_cfg_l),
    .io_pmp_10_cfg_a (io_ptw_pmp_10_cfg_a),
    .io_pmp_10_cfg_x (io_ptw_pmp_10_cfg_x),
    .io_pmp_10_cfg_w (io_ptw_pmp_10_cfg_w),
    .io_pmp_10_cfg_r (io_ptw_pmp_10_cfg_r),
    .io_pmp_10_addr  (io_ptw_pmp_10_addr),
    .io_pmp_10_mask  (io_ptw_pmp_10_mask),
    .io_pmp_11_cfg_l (io_ptw_pmp_11_cfg_l),
    .io_pmp_11_cfg_a (io_ptw_pmp_11_cfg_a),
    .io_pmp_11_cfg_x (io_ptw_pmp_11_cfg_x),
    .io_pmp_11_cfg_w (io_ptw_pmp_11_cfg_w),
    .io_pmp_11_cfg_r (io_ptw_pmp_11_cfg_r),
    .io_pmp_11_addr  (io_ptw_pmp_11_addr),
    .io_pmp_11_mask  (io_ptw_pmp_11_mask),
    .io_pmp_12_cfg_l (io_ptw_pmp_12_cfg_l),
    .io_pmp_12_cfg_a (io_ptw_pmp_12_cfg_a),
    .io_pmp_12_cfg_x (io_ptw_pmp_12_cfg_x),
    .io_pmp_12_cfg_w (io_ptw_pmp_12_cfg_w),
    .io_pmp_12_cfg_r (io_ptw_pmp_12_cfg_r),
    .io_pmp_12_addr  (io_ptw_pmp_12_addr),
    .io_pmp_12_mask  (io_ptw_pmp_12_mask),
    .io_pmp_13_cfg_l (io_ptw_pmp_13_cfg_l),
    .io_pmp_13_cfg_a (io_ptw_pmp_13_cfg_a),
    .io_pmp_13_cfg_x (io_ptw_pmp_13_cfg_x),
    .io_pmp_13_cfg_w (io_ptw_pmp_13_cfg_w),
    .io_pmp_13_cfg_r (io_ptw_pmp_13_cfg_r),
    .io_pmp_13_addr  (io_ptw_pmp_13_addr),
    .io_pmp_13_mask  (io_ptw_pmp_13_mask),
    .io_pmp_14_cfg_l (io_ptw_pmp_14_cfg_l),
    .io_pmp_14_cfg_a (io_ptw_pmp_14_cfg_a),
    .io_pmp_14_cfg_x (io_ptw_pmp_14_cfg_x),
    .io_pmp_14_cfg_w (io_ptw_pmp_14_cfg_w),
    .io_pmp_14_cfg_r (io_ptw_pmp_14_cfg_r),
    .io_pmp_14_addr  (io_ptw_pmp_14_addr),
    .io_pmp_14_mask  (io_ptw_pmp_14_mask),
    .io_pmp_15_cfg_l (io_ptw_pmp_15_cfg_l),
    .io_pmp_15_cfg_a (io_ptw_pmp_15_cfg_a),
    .io_pmp_15_cfg_x (io_ptw_pmp_15_cfg_x),
    .io_pmp_15_cfg_w (io_ptw_pmp_15_cfg_w),
    .io_pmp_15_cfg_r (io_ptw_pmp_15_cfg_r),
    .io_pmp_15_addr  (io_ptw_pmp_15_addr),
    .io_pmp_15_mask  (io_ptw_pmp_15_mask),
    .io_addr         ({tlb_mpu_ppn[19:0], s1_tlb_req_vaddr[11:0]}),	// @[Reg.scala:19:16, TLB.scala:399:20, :401:52, :404:15]
    .io_size         (s1_tlb_req_size),	// @[Reg.scala:19:16]
    .io_r            (_tlb_pmp_io_r),
    .io_w            (_tlb_pmp_io_w),
    .io_x            (_tlb_pmp_io_x)
  );
  OptimizationBarrier tlb_entries_barrier (	// @[package.scala:259:25]
    .io_x_ppn      (tlb__entries_WIRE_1[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (tlb__entries_WIRE_1[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_1[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_1[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_1[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_1[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_1[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_1[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_1[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_1[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_1[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_1[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_1[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_1[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_1[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_1[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_1[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_tlb_entries_barrier_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_1 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb__entries_WIRE_3[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (tlb__entries_WIRE_3[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_3[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_3[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_3[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_3[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_3[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_3[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_3[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_3[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_3[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_3[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_3[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_3[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_3[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_3[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_3[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_tlb_entries_barrier_1_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_1_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_1_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_1_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_1_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_1_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_1_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_1_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_1_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_1_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_1_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_1_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_1_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_2 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb__entries_WIRE_5[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (tlb__entries_WIRE_5[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_5[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_5[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_5[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_5[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_5[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_5[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_5[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_5[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_5[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_5[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_5[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_5[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_5[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_5[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_5[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_tlb_entries_barrier_2_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_2_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_2_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_2_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_2_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_2_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_2_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_2_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_2_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_2_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_2_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_2_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_2_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_3 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb__entries_WIRE_7[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (tlb__entries_WIRE_7[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_7[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_7[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_7[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_7[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_7[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_7[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_7[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_7[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_7[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_7[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_7[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_7[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_7[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_7[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_7[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_tlb_entries_barrier_3_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_3_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_3_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_3_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_3_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_3_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_3_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_3_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_3_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_3_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_3_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_3_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_3_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_4 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb__entries_WIRE_9[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (tlb__entries_WIRE_9[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_9[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_9[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_9[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_9[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_9[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_9[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_9[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_9[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_9[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_9[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_9[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_9[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_9[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_9[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_9[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_tlb_entries_barrier_4_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_4_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_4_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_4_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_4_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_4_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_4_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_4_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_4_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_4_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_4_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_4_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_4_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_5 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb__entries_WIRE_11[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (tlb__entries_WIRE_11[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_11[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_11[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_11[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_11[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_11[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_11[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_11[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_11[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_11[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_11[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_11[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_11[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_11[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_11[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_11[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_tlb_entries_barrier_5_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_5_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_5_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_5_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_5_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_5_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_5_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_5_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_5_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_5_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_5_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_5_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_5_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_5_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_6 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb__entries_WIRE_13[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (tlb__entries_WIRE_13[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_13[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_13[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_13[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_13[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_13[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_13[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_13[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_13[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_13[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_13[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_13[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_13[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_13[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_13[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_13[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_tlb_entries_barrier_6_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_6_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_6_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_6_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_6_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_6_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_6_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_6_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_6_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_6_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_6_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_6_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_6_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_6_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_6_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_6_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_6_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_7 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb__entries_WIRE_15[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (tlb__entries_WIRE_15[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_15[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_15[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_15[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_15[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_15[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_15[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_15[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_15[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_15[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_15[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_15[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_15[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_15[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_15[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_15[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_tlb_entries_barrier_7_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_7_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_7_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_7_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_7_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_7_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_7_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_7_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_7_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_7_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_7_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_7_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_7_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_7_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_7_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_7_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_7_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_8 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb_superpage_entries_0_data_0[40:21]),	// @[TLB.scala:159:77, :328:30]
    .io_x_u        (tlb_superpage_entries_0_data_0[20]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ae_ptw   (tlb_superpage_entries_0_data_0[18]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ae_final (tlb_superpage_entries_0_data_0[17]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pf       (tlb_superpage_entries_0_data_0[16]),	// @[TLB.scala:159:77, :328:30]
    .io_x_gf       (tlb_superpage_entries_0_data_0[15]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sw       (tlb_superpage_entries_0_data_0[14]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sx       (tlb_superpage_entries_0_data_0[13]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sr       (tlb_superpage_entries_0_data_0[12]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pw       (tlb_superpage_entries_0_data_0[8]),	// @[TLB.scala:159:77, :328:30]
    .io_x_px       (tlb_superpage_entries_0_data_0[7]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pr       (tlb_superpage_entries_0_data_0[6]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ppp      (tlb_superpage_entries_0_data_0[5]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pal      (tlb_superpage_entries_0_data_0[4]),	// @[TLB.scala:159:77, :328:30]
    .io_x_paa      (tlb_superpage_entries_0_data_0[3]),	// @[TLB.scala:159:77, :328:30]
    .io_x_eff      (tlb_superpage_entries_0_data_0[2]),	// @[TLB.scala:159:77, :328:30]
    .io_x_c        (tlb_superpage_entries_0_data_0[1]),	// @[TLB.scala:159:77, :328:30]
    .io_y_ppn      (_tlb_entries_barrier_8_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_8_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_8_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_8_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_8_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_8_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_8_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_8_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_8_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_8_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_8_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_8_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_8_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_8_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_8_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_8_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_8_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_9 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb_superpage_entries_1_data_0[40:21]),	// @[TLB.scala:159:77, :328:30]
    .io_x_u        (tlb_superpage_entries_1_data_0[20]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ae_ptw   (tlb_superpage_entries_1_data_0[18]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ae_final (tlb_superpage_entries_1_data_0[17]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pf       (tlb_superpage_entries_1_data_0[16]),	// @[TLB.scala:159:77, :328:30]
    .io_x_gf       (tlb_superpage_entries_1_data_0[15]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sw       (tlb_superpage_entries_1_data_0[14]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sx       (tlb_superpage_entries_1_data_0[13]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sr       (tlb_superpage_entries_1_data_0[12]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pw       (tlb_superpage_entries_1_data_0[8]),	// @[TLB.scala:159:77, :328:30]
    .io_x_px       (tlb_superpage_entries_1_data_0[7]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pr       (tlb_superpage_entries_1_data_0[6]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ppp      (tlb_superpage_entries_1_data_0[5]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pal      (tlb_superpage_entries_1_data_0[4]),	// @[TLB.scala:159:77, :328:30]
    .io_x_paa      (tlb_superpage_entries_1_data_0[3]),	// @[TLB.scala:159:77, :328:30]
    .io_x_eff      (tlb_superpage_entries_1_data_0[2]),	// @[TLB.scala:159:77, :328:30]
    .io_x_c        (tlb_superpage_entries_1_data_0[1]),	// @[TLB.scala:159:77, :328:30]
    .io_y_ppn      (_tlb_entries_barrier_9_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_9_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_9_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_9_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_9_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_9_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_9_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_9_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_9_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_9_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_9_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_9_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_9_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_9_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_9_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_9_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_9_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_10 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb_superpage_entries_2_data_0[40:21]),	// @[TLB.scala:159:77, :328:30]
    .io_x_u        (tlb_superpage_entries_2_data_0[20]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ae_ptw   (tlb_superpage_entries_2_data_0[18]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ae_final (tlb_superpage_entries_2_data_0[17]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pf       (tlb_superpage_entries_2_data_0[16]),	// @[TLB.scala:159:77, :328:30]
    .io_x_gf       (tlb_superpage_entries_2_data_0[15]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sw       (tlb_superpage_entries_2_data_0[14]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sx       (tlb_superpage_entries_2_data_0[13]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sr       (tlb_superpage_entries_2_data_0[12]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pw       (tlb_superpage_entries_2_data_0[8]),	// @[TLB.scala:159:77, :328:30]
    .io_x_px       (tlb_superpage_entries_2_data_0[7]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pr       (tlb_superpage_entries_2_data_0[6]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ppp      (tlb_superpage_entries_2_data_0[5]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pal      (tlb_superpage_entries_2_data_0[4]),	// @[TLB.scala:159:77, :328:30]
    .io_x_paa      (tlb_superpage_entries_2_data_0[3]),	// @[TLB.scala:159:77, :328:30]
    .io_x_eff      (tlb_superpage_entries_2_data_0[2]),	// @[TLB.scala:159:77, :328:30]
    .io_x_c        (tlb_superpage_entries_2_data_0[1]),	// @[TLB.scala:159:77, :328:30]
    .io_y_ppn      (_tlb_entries_barrier_10_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_10_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_10_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_10_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_10_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_10_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_10_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_10_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_10_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_10_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_10_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_10_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_10_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_10_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_10_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_10_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_10_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_11 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb_superpage_entries_3_data_0[40:21]),	// @[TLB.scala:159:77, :328:30]
    .io_x_u        (tlb_superpage_entries_3_data_0[20]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ae_ptw   (tlb_superpage_entries_3_data_0[18]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ae_final (tlb_superpage_entries_3_data_0[17]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pf       (tlb_superpage_entries_3_data_0[16]),	// @[TLB.scala:159:77, :328:30]
    .io_x_gf       (tlb_superpage_entries_3_data_0[15]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sw       (tlb_superpage_entries_3_data_0[14]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sx       (tlb_superpage_entries_3_data_0[13]),	// @[TLB.scala:159:77, :328:30]
    .io_x_sr       (tlb_superpage_entries_3_data_0[12]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pw       (tlb_superpage_entries_3_data_0[8]),	// @[TLB.scala:159:77, :328:30]
    .io_x_px       (tlb_superpage_entries_3_data_0[7]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pr       (tlb_superpage_entries_3_data_0[6]),	// @[TLB.scala:159:77, :328:30]
    .io_x_ppp      (tlb_superpage_entries_3_data_0[5]),	// @[TLB.scala:159:77, :328:30]
    .io_x_pal      (tlb_superpage_entries_3_data_0[4]),	// @[TLB.scala:159:77, :328:30]
    .io_x_paa      (tlb_superpage_entries_3_data_0[3]),	// @[TLB.scala:159:77, :328:30]
    .io_x_eff      (tlb_superpage_entries_3_data_0[2]),	// @[TLB.scala:159:77, :328:30]
    .io_x_c        (tlb_superpage_entries_3_data_0[1]),	// @[TLB.scala:159:77, :328:30]
    .io_y_ppn      (_tlb_entries_barrier_11_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_11_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_11_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_11_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_11_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_11_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_11_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_11_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_11_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_11_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_11_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_11_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_11_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_11_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_11_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_11_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_11_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_12 (	// @[package.scala:259:25]
    .io_x_ppn      (tlb_special_entry_data_0[40:21]),	// @[TLB.scala:159:77, :333:56]
    .io_x_u        (tlb_special_entry_data_0[20]),	// @[TLB.scala:159:77, :333:56]
    .io_x_ae_ptw   (tlb_special_entry_data_0[18]),	// @[TLB.scala:159:77, :333:56]
    .io_x_ae_final (tlb_special_entry_data_0[17]),	// @[TLB.scala:159:77, :333:56]
    .io_x_pf       (tlb_special_entry_data_0[16]),	// @[TLB.scala:159:77, :333:56]
    .io_x_gf       (tlb_special_entry_data_0[15]),	// @[TLB.scala:159:77, :333:56]
    .io_x_sw       (tlb_special_entry_data_0[14]),	// @[TLB.scala:159:77, :333:56]
    .io_x_sx       (tlb_special_entry_data_0[13]),	// @[TLB.scala:159:77, :333:56]
    .io_x_sr       (tlb_special_entry_data_0[12]),	// @[TLB.scala:159:77, :333:56]
    .io_x_pw       (tlb_special_entry_data_0[8]),	// @[TLB.scala:159:77, :333:56]
    .io_x_px       (tlb_special_entry_data_0[7]),	// @[TLB.scala:159:77, :333:56]
    .io_x_pr       (tlb_special_entry_data_0[6]),	// @[TLB.scala:159:77, :333:56]
    .io_x_ppp      (tlb_special_entry_data_0[5]),	// @[TLB.scala:159:77, :333:56]
    .io_x_pal      (tlb_special_entry_data_0[4]),	// @[TLB.scala:159:77, :333:56]
    .io_x_paa      (tlb_special_entry_data_0[3]),	// @[TLB.scala:159:77, :333:56]
    .io_x_eff      (tlb_special_entry_data_0[2]),	// @[TLB.scala:159:77, :333:56]
    .io_x_c        (tlb_special_entry_data_0[1]),	// @[TLB.scala:159:77, :333:56]
    .io_y_ppn      (_tlb_entries_barrier_12_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_12_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_12_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_12_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_12_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_12_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_12_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_12_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_12_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_12_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_12_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_12_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_12_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_12_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_12_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_12_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_12_io_y_c)
  );
  OptimizationBarrier pma_checker_mpu_ppn_barrier (	// @[package.scala:259:25]
    .io_x_ppn      (pma_checker__mpu_ppn_WIRE_1[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (pma_checker__mpu_ppn_WIRE_1[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__mpu_ppn_WIRE_1[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__mpu_ppn_WIRE_1[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__mpu_ppn_WIRE_1[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__mpu_ppn_WIRE_1[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__mpu_ppn_WIRE_1[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__mpu_ppn_WIRE_1[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__mpu_ppn_WIRE_1[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__mpu_ppn_WIRE_1[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__mpu_ppn_WIRE_1[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__mpu_ppn_WIRE_1[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__mpu_ppn_WIRE_1[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__mpu_ppn_WIRE_1[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__mpu_ppn_WIRE_1[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__mpu_ppn_WIRE_1[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__mpu_ppn_WIRE_1[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_pma_checker_mpu_ppn_barrier_io_y_ppn),
    .io_y_u        (_pma_checker_mpu_ppn_barrier_io_y_u),
    .io_y_ae_ptw   (_pma_checker_mpu_ppn_barrier_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_mpu_ppn_barrier_io_y_ae_final),
    .io_y_pf       (_pma_checker_mpu_ppn_barrier_io_y_pf),
    .io_y_gf       (_pma_checker_mpu_ppn_barrier_io_y_gf),
    .io_y_sw       (_pma_checker_mpu_ppn_barrier_io_y_sw),
    .io_y_sx       (_pma_checker_mpu_ppn_barrier_io_y_sx),
    .io_y_sr       (_pma_checker_mpu_ppn_barrier_io_y_sr),
    .io_y_pw       (_pma_checker_mpu_ppn_barrier_io_y_pw),
    .io_y_px       (_pma_checker_mpu_ppn_barrier_io_y_px),
    .io_y_pr       (_pma_checker_mpu_ppn_barrier_io_y_pr),
    .io_y_ppp      (_pma_checker_mpu_ppn_barrier_io_y_ppp),
    .io_y_pal      (_pma_checker_mpu_ppn_barrier_io_y_pal),
    .io_y_paa      (_pma_checker_mpu_ppn_barrier_io_y_paa),
    .io_y_eff      (_pma_checker_mpu_ppn_barrier_io_y_eff),
    .io_y_c        (_pma_checker_mpu_ppn_barrier_io_y_c)
  );
  PMPChecker pma_checker_pmp (	// @[TLB.scala:403:19]
    .io_prv          (2'h1),	// @[package.scala:16:47]
    .io_pmp_0_cfg_l  (1'h0),
    .io_pmp_0_cfg_a  (2'h0),
    .io_pmp_0_cfg_x  (1'h0),
    .io_pmp_0_cfg_w  (1'h0),
    .io_pmp_0_cfg_r  (1'h0),
    .io_pmp_0_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_0_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_1_cfg_l  (1'h0),
    .io_pmp_1_cfg_a  (2'h0),
    .io_pmp_1_cfg_x  (1'h0),
    .io_pmp_1_cfg_w  (1'h0),
    .io_pmp_1_cfg_r  (1'h0),
    .io_pmp_1_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_1_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_2_cfg_l  (1'h0),
    .io_pmp_2_cfg_a  (2'h0),
    .io_pmp_2_cfg_x  (1'h0),
    .io_pmp_2_cfg_w  (1'h0),
    .io_pmp_2_cfg_r  (1'h0),
    .io_pmp_2_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_2_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_3_cfg_l  (1'h0),
    .io_pmp_3_cfg_a  (2'h0),
    .io_pmp_3_cfg_x  (1'h0),
    .io_pmp_3_cfg_w  (1'h0),
    .io_pmp_3_cfg_r  (1'h0),
    .io_pmp_3_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_3_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_4_cfg_l  (1'h0),
    .io_pmp_4_cfg_a  (2'h0),
    .io_pmp_4_cfg_x  (1'h0),
    .io_pmp_4_cfg_w  (1'h0),
    .io_pmp_4_cfg_r  (1'h0),
    .io_pmp_4_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_4_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_5_cfg_l  (1'h0),
    .io_pmp_5_cfg_a  (2'h0),
    .io_pmp_5_cfg_x  (1'h0),
    .io_pmp_5_cfg_w  (1'h0),
    .io_pmp_5_cfg_r  (1'h0),
    .io_pmp_5_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_5_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_6_cfg_l  (1'h0),
    .io_pmp_6_cfg_a  (2'h0),
    .io_pmp_6_cfg_x  (1'h0),
    .io_pmp_6_cfg_w  (1'h0),
    .io_pmp_6_cfg_r  (1'h0),
    .io_pmp_6_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_6_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_7_cfg_l  (1'h0),
    .io_pmp_7_cfg_a  (2'h0),
    .io_pmp_7_cfg_x  (1'h0),
    .io_pmp_7_cfg_w  (1'h0),
    .io_pmp_7_cfg_r  (1'h0),
    .io_pmp_7_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_7_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_8_cfg_l  (1'h0),
    .io_pmp_8_cfg_a  (2'h0),
    .io_pmp_8_cfg_x  (1'h0),
    .io_pmp_8_cfg_w  (1'h0),
    .io_pmp_8_cfg_r  (1'h0),
    .io_pmp_8_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_8_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_9_cfg_l  (1'h0),
    .io_pmp_9_cfg_a  (2'h0),
    .io_pmp_9_cfg_x  (1'h0),
    .io_pmp_9_cfg_w  (1'h0),
    .io_pmp_9_cfg_r  (1'h0),
    .io_pmp_9_addr   (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_9_mask   (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_10_cfg_l (1'h0),
    .io_pmp_10_cfg_a (2'h0),
    .io_pmp_10_cfg_x (1'h0),
    .io_pmp_10_cfg_w (1'h0),
    .io_pmp_10_cfg_r (1'h0),
    .io_pmp_10_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_10_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_11_cfg_l (1'h0),
    .io_pmp_11_cfg_a (2'h0),
    .io_pmp_11_cfg_x (1'h0),
    .io_pmp_11_cfg_w (1'h0),
    .io_pmp_11_cfg_r (1'h0),
    .io_pmp_11_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_11_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_12_cfg_l (1'h0),
    .io_pmp_12_cfg_a (2'h0),
    .io_pmp_12_cfg_x (1'h0),
    .io_pmp_12_cfg_w (1'h0),
    .io_pmp_12_cfg_r (1'h0),
    .io_pmp_12_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_12_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_13_cfg_l (1'h0),
    .io_pmp_13_cfg_a (2'h0),
    .io_pmp_13_cfg_x (1'h0),
    .io_pmp_13_cfg_w (1'h0),
    .io_pmp_13_cfg_r (1'h0),
    .io_pmp_13_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_13_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_14_cfg_l (1'h0),
    .io_pmp_14_cfg_a (2'h0),
    .io_pmp_14_cfg_x (1'h0),
    .io_pmp_14_cfg_w (1'h0),
    .io_pmp_14_cfg_r (1'h0),
    .io_pmp_14_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_14_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_pmp_15_cfg_l (1'h0),
    .io_pmp_15_cfg_a (2'h0),
    .io_pmp_15_cfg_x (1'h0),
    .io_pmp_15_cfg_w (1'h0),
    .io_pmp_15_cfg_r (1'h0),
    .io_pmp_15_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_15_mask  (32'h0),	// @[DCache.scala:267:18]
    .io_addr         (s1_req_addr[31:0]),	// @[Cat.scala:33:92, Reg.scala:19:16, TLB.scala:404:15]
    .io_size         (s1_req_size),	// @[Reg.scala:19:16]
    .io_r            (_pma_checker_pmp_io_r),
    .io_w            (_pma_checker_pmp_io_w),
    .io_x            (_pma_checker_pmp_io_x)
  );
  OptimizationBarrier pma_checker_entries_barrier (	// @[package.scala:259:25]
    .io_x_ppn      (20'h0),	// @[Mux.scala:27:73]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (_pma_checker_entries_barrier_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_1 (	// @[package.scala:259:25]
    .io_x_ppn      (20'h0),	// @[Mux.scala:27:73]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (_pma_checker_entries_barrier_1_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_1_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_1_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_1_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_1_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_1_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_1_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_1_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_1_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_1_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_1_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_1_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_1_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_2 (	// @[package.scala:259:25]
    .io_x_ppn      (20'h0),	// @[Mux.scala:27:73]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (_pma_checker_entries_barrier_2_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_2_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_2_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_2_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_2_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_2_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_2_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_2_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_2_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_2_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_2_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_2_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_2_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_3 (	// @[package.scala:259:25]
    .io_x_ppn      (20'h0),	// @[Mux.scala:27:73]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (_pma_checker_entries_barrier_3_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_3_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_3_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_3_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_3_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_3_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_3_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_3_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_3_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_3_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_3_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_3_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_3_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_4 (	// @[package.scala:259:25]
    .io_x_ppn      (20'h0),	// @[Mux.scala:27:73]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (_pma_checker_entries_barrier_4_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_4_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_4_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_4_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_4_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_4_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_4_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_4_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_4_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_4_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_4_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_4_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_4_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_5 (	// @[package.scala:259:25]
    .io_x_ppn      (20'h0),	// @[Mux.scala:27:73]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (_pma_checker_entries_barrier_5_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_5_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_5_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_5_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_5_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_5_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_5_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_5_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_5_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_5_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_5_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_5_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_5_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_5_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_6 (	// @[package.scala:259:25]
    .io_x_ppn      (20'h0),	// @[Mux.scala:27:73]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (_pma_checker_entries_barrier_6_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_6_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_6_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_6_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_6_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_6_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_6_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_6_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_6_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_6_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_6_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_6_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_6_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_6_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_6_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_6_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_6_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_7 (	// @[package.scala:259:25]
    .io_x_ppn      (20'h0),	// @[Mux.scala:27:73]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (_pma_checker_entries_barrier_7_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_7_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_7_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_7_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_7_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_7_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_7_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_7_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_7_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_7_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_7_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_7_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_7_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_7_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_7_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_7_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_7_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_8 (	// @[package.scala:259:25]
    .io_x_ppn      (pma_checker__entries_WIRE_17[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (pma_checker__entries_WIRE_17[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_17[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_17[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_17[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_17[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_17[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_17[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_17[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_17[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_17[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_17[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_17[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_17[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_17[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_17[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_17[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_pma_checker_entries_barrier_8_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_8_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_8_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_8_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_8_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_8_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_8_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_8_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_8_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_8_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_8_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_8_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_8_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_8_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_8_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_8_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_8_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_9 (	// @[package.scala:259:25]
    .io_x_ppn      (pma_checker__entries_WIRE_19[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (pma_checker__entries_WIRE_19[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_19[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_19[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_19[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_19[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_19[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_19[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_19[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_19[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_19[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_19[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_19[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_19[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_19[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_19[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_19[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_pma_checker_entries_barrier_9_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_9_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_9_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_9_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_9_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_9_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_9_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_9_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_9_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_9_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_9_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_9_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_9_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_9_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_9_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_9_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_9_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_10 (	// @[package.scala:259:25]
    .io_x_ppn      (pma_checker__entries_WIRE_21[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (pma_checker__entries_WIRE_21[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_21[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_21[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_21[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_21[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_21[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_21[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_21[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_21[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_21[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_21[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_21[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_21[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_21[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_21[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_21[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_pma_checker_entries_barrier_10_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_10_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_10_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_10_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_10_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_10_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_10_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_10_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_10_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_10_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_10_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_10_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_10_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_10_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_10_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_10_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_10_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_11 (	// @[package.scala:259:25]
    .io_x_ppn      (pma_checker__entries_WIRE_23[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (pma_checker__entries_WIRE_23[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_23[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_23[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_23[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_23[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_23[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_23[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_23[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_23[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_23[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_23[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_23[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_23[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_23[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_23[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_23[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_pma_checker_entries_barrier_11_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_11_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_11_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_11_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_11_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_11_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_11_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_11_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_11_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_11_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_11_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_11_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_11_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_11_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_11_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_11_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_11_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_12 (	// @[package.scala:259:25]
    .io_x_ppn      (pma_checker__entries_WIRE_25[40:21]),	// @[TLB.scala:159:77]
    .io_x_u        (pma_checker__entries_WIRE_25[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_25[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_25[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_25[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_25[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_25[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_25[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_25[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_25[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_25[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_25[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_25[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_25[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_25[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_25[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_25[1]),	// @[TLB.scala:159:77]
    .io_y_ppn      (_pma_checker_entries_barrier_12_io_y_ppn),
    .io_y_u        (_pma_checker_entries_barrier_12_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_12_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_12_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_12_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_12_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_12_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_12_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_12_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_12_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_12_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_12_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_12_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_12_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_12_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_12_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_12_io_y_c)
  );
  MaxPeriodFibonacciLFSR lfsr_prng (	// @[PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (_GEN_29 & d_last),	// @[DCache.scala:651:26, :652:26, :655:20, Edges.scala:232:33, Replacement.scala:38:11]
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (_lfsr_prng_io_out_2),
    .io_out_3     (_lfsr_prng_io_out_3),
    .io_out_4     (_lfsr_prng_io_out_4),
    .io_out_5     (_lfsr_prng_io_out_5),
    .io_out_6     (_lfsr_prng_io_out_6),
    .io_out_7     (_lfsr_prng_io_out_7),
    .io_out_8     (_lfsr_prng_io_out_8),
    .io_out_9     (_lfsr_prng_io_out_9),
    .io_out_10    (_lfsr_prng_io_out_10),
    .io_out_11    (_lfsr_prng_io_out_11),
    .io_out_12    (_lfsr_prng_io_out_12),
    .io_out_13    (_lfsr_prng_io_out_13),
    .io_out_14    (_lfsr_prng_io_out_14),
    .io_out_15    (_lfsr_prng_io_out_15)
  );
  tag_array tag_array (	// @[DescribedSRAM.scala:17:26]
    .RW0_addr  (resetting ? metaArb_io_in_5_bits_idx : metaArb_io_in_1_valid ? metaArb_io_in_1_bits_idx : _GEN_23 ? metaArb_io_in_3_bits_idx : metaArb_io_in_4_valid ? metaArb_io_in_4_bits_idx : metaArb_io_in_6_valid ? metaArb_io_in_6_bits_idx : metaArb_io_in_7_bits_idx),	// @[Arbiter.scala:136:15, :138:26, :140:19, DCache.scala:201:26, :240:58, :427:43, :430:{35,76}, :746:26, :749:29, :818:44, :819:30, :820:33, :993:44, :1176:47, package.scala:73:59]
    .RW0_en    (tag_array_s1_meta_en | tag_array_MPORT_en),	// @[DCache.scala:287:27, :291:59, DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (metaArb_io_out_bits_write),	// @[Arbiter.scala:138:26, :140:19]
    .RW0_wdata ({4{resetting ? 22'h0 : metaArb_io_in_1_valid ? metaArb_io_in_1_bits_data : metaArb_io_in_2_valid ? metaArb_io_in_2_bits_data : metaArb_io_in_3_valid ? metaArb_io_in_3_bits_data : metaArb_io_in_7_bits_data}}),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:201:26, :423:62, :427:43, :435:14, :444:97, :718:53, :723:134, :890:97, :1026:85, DescribedSRAM.scala:17:26]
    .RW0_wmask (resetting ? 4'hF : metaArb_io_in_1_valid ? metaArb_io_in_1_bits_way_en : metaArb_io_in_2_valid ? metaArb_io_in_2_bits_way_en : metaArb_io_in_3_valid ? refill_way : releaseWay),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:201:26, :206:23, :409:33, :423:62, :427:43, :429:64, :718:53, :790:14, :840:102, :854:18, package.scala:16:47]
    .RW0_rdata (_tag_array_RW0_rdata)
  );
  DCacheDataArray data (	// @[DCache.scala:128:20]
    .clock               (clock),
    .io_req_valid        (dataArb_io_out_valid),	// @[Arbiter.scala:147:31]
    .io_req_bits_addr    (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_addr : dataArb_io_in_1_valid ? dataArb_io_in_1_bits_addr : dataArb_io_in_2_valid ? _GEN : dataArb_io_in_3_bits_addr),	// @[Arbiter.scala:136:15, :138:26, :140:19, DCache.scala:222:30, :494:44, :526:36, :698:26, :705:32, :729:68, :732:29, :734:32, :877:41, :880:72]
    .io_req_bits_write   (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_write : dataArb_io_in_1_valid & _GEN_0),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:494:44, :698:26, :704:33, :729:68, :732:29, :734:32, :735:37]
    .io_req_bits_wdata   (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_wdata : auto_out_d_bits_data),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:494:44, :528:63]
    .io_req_bits_eccMask (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_eccMask : 8'hFF),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:233:36, :494:44, :534:47]
    .io_req_bits_way_en  (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_way_en : dataArb_io_in_1_valid ? refill_way : 4'hF),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:206:23, :494:44, :527:38, :698:26, :729:68, :732:29, :734:32, package.scala:16:47]
    .io_resp_0           (_data_io_resp_0),
    .io_resp_1           (_data_io_resp_1),
    .io_resp_2           (_data_io_resp_2),
    .io_resp_3           (_data_io_resp_3)
  );
  AMOALU amoalus_0 (	// @[DCache.scala:958:26]
    .io_mask (pstore1_mask),	// @[Reg.scala:19:16]
    .io_cmd  (pstore1_cmd),	// @[Reg.scala:19:16]
    .io_lhs  (s2_data),	// @[Reg.scala:19:16]
    .io_rhs  (pstore1_data),	// @[Reg.scala:19:16]
    .io_out  (_amoalus_0_io_out)
  );
  assign auto_out_a_valid = x1_a_deq_valid;	// @[DCache.scala:580:37]
  assign auto_out_a_bits_opcode = x1_a_deq_bits_opcode;	// @[DCache.scala:585:23]
  assign auto_out_a_bits_param = s2_uncached ? (~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read ? 3'h0 : _metaArb_io_in_3_bits_data_c_cat_T_39 ? 3'h3 : _metaArb_io_in_3_bits_data_c_cat_T_38 ? 3'h2 : _metaArb_io_in_3_bits_data_c_cat_T_37 ? 3'h1 : _metaArb_io_in_3_bits_data_c_cat_T_36 ? 3'h0 : _metaArb_io_in_3_bits_data_c_cat_T_35 ? 3'h4 : _metaArb_io_in_3_bits_data_c_cat_T_31 ? 3'h2 : _metaArb_io_in_3_bits_data_c_cat_T_30 ? 3'h1 : _metaArb_io_in_3_bits_data_c_cat_T_29 | ~_metaArb_io_in_3_bits_data_c_cat_T_28 ? 3'h0 : 3'h3) : {1'h0, metaArb_io_in_2_bits_data_meta_coh_state};	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:{8,9}, :587:8, :588:{8,9}, Edges.scala:349:15, Misc.scala:34:36, :37:36, Mux.scala:81:58, Replacement.scala:168:70, TLB.scala:475:75, package.scala:16:47]
  assign auto_out_a_bits_size = x1_a_deq_bits_size;	// @[DCache.scala:585:23]
  assign auto_out_a_bits_source = s2_uncached & (~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28);	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:{8,9}, :588:9, package.scala:16:47]
  assign auto_out_a_bits_address = s2_uncached ? (_GEN_28 ? s2_req_addr[31:0] : 32'h0) : {s2_req_addr[31:6], 6'h0};	// @[DCache.scala:267:18, :316:19, :401:39, :431:98, :585:23, :586:8, Edges.scala:352:15, :459:15]
  assign auto_out_a_bits_mask = s2_uncached ? (s2_write ? (_metaArb_io_in_3_bits_data_c_cat_T_24 ? pstore1_mask : s2_read ? atomics_mask : {put_a_mask_acc_5 | put_a_mask_eq_5 & s2_req_addr[0], put_a_mask_acc_5 | put_a_mask_eq_5 & ~(s2_req_addr[0]), put_a_mask_acc_4 | put_a_mask_eq_4 & s2_req_addr[0], put_a_mask_acc_4 | put_a_mask_eq_4 & ~(s2_req_addr[0]), put_a_mask_acc_3 | put_a_mask_eq_3 & s2_req_addr[0], put_a_mask_acc_3 | put_a_mask_eq_3 & ~(s2_req_addr[0]), put_a_mask_acc_2 | put_a_mask_eq_2 & s2_req_addr[0], put_a_mask_acc_2 | put_a_mask_eq_2 & ~(s2_req_addr[0])}) : {get_a_mask_acc_5 | get_a_mask_eq_5 & s2_req_addr[0], get_a_mask_acc_5 | get_a_mask_eq_5 & ~(s2_req_addr[0]), get_a_mask_acc_4 | get_a_mask_eq_4 & s2_req_addr[0], get_a_mask_acc_4 | get_a_mask_eq_4 & ~(s2_req_addr[0]), get_a_mask_acc_3 | get_a_mask_eq_3 & s2_req_addr[0], get_a_mask_acc_3 | get_a_mask_eq_3 & ~(s2_req_addr[0]), get_a_mask_acc_2 | get_a_mask_eq_2 & s2_req_addr[0], get_a_mask_acc_2 | get_a_mask_eq_2 & ~(s2_req_addr[0])}) : 8'hFF;	// @[Cat.scala:33:92, Consts.scala:85:68, :86:{49,76}, DCache.scala:233:36, :316:19, :401:39, :585:23, :586:8, :587:8, :588:8, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:81:58, Reg.scala:19:16]
  assign auto_out_a_bits_data = s2_uncached & s2_write & (_metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28) ? pstore1_data : 64'h0;	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:267:18, :401:39, :585:23, :586:8, :587:8, :588:8, Reg.scala:19:16, package.scala:16:47]
  assign auto_out_b_ready = tl_out_b_ready;	// @[DCache.scala:747:44]
  assign auto_out_c_valid = tl_out_c_valid;	// @[DCache.scala:801:21, :827:47, :828:22, :831:48, :832:22]
  assign auto_out_c_bits_opcode = tl_out_c_bits_opcode;	// @[DCache.scala:836:48, :840:102, :841:52]
  assign auto_out_c_bits_param = _T_342 ? ((&s2_victim_state_state) | s2_victim_state_state == 2'h2 ? 3'h1 : s2_victim_state_state == 2'h1 ? 3'h2 : s2_victim_state_state == 2'h0 ? 3'h5 : 3'h0) : _T_337 | _T_336 | ~(~s2_probe | _GEN_32 | ~(|s2_probe_state_state)) ? (_GEN_26 ? 3'h3 : _T_196 ? 3'h4 : _T_192 ? 3'h5 : _T_188 | _T_184 ? 3'h0 : _T_180 ? 3'h4 : _T_176 ? 3'h5 : _T_173 | _T_147 == 4'hA ? 3'h1 : _T_147 == 4'h9 ? 3'h2 : _T_147 == 4'h8 ? 3'h5 : 3'h0) : 3'h5;	// @[Cat.scala:33:92, DCache.scala:310:25, :411:28, :788:17, :801:21, :803:28, :805:36, :807:45, :831:{25,48}, :833:21, :836:48, :837:21, :840:102, :841:52, Metadata.scala:50:45, Misc.scala:37:36, :55:20, Reg.scala:19:16, Replacement.scala:168:70, TLB.scala:186:28, :475:75, package.scala:16:47, :73:59]
  assign auto_out_c_bits_size = tl_out_c_bits_size;	// @[DCache.scala:836:48, :840:102, :841:52]
  assign auto_out_c_bits_source = probe_bits_source;	// @[Reg.scala:19:16]
  assign auto_out_c_bits_address = probe_bits_address;	// @[Reg.scala:19:16]
  assign auto_out_c_bits_data = s2_data;	// @[Reg.scala:19:16]
  assign auto_out_d_ready = tl_out_d_ready;	// @[DCache.scala:648:18, :699:51, :701:20, :729:68, :730:22]
  assign auto_out_e_valid = tl_out_e_valid;	// @[DCache.scala:691:18, :699:51, :700:20]
  assign auto_out_e_bits_sink = auto_out_d_bits_sink;
  assign io_cpu_req_ready = _io_cpu_req_ready_output;	// @[DCache.scala:252:79, :729:68, :732:29]
  assign io_cpu_s2_nack = _io_cpu_s2_nack_output;	// @[DCache.scala:422:86]
  assign io_cpu_s2_nack_cause_raw = io_cpu_s2_nack_cause_raw_REG | s2_waw_hazard;	// @[DCache.scala:551:{38,54}, Reg.scala:19:16]
  assign io_cpu_s2_uncached = s2_uncached & ~s2_hit;	// @[DCache.scala:400:76, :401:39, :897:37, Misc.scala:34:9]
  assign io_cpu_s2_paddr = s2_req_addr[31:0];	// @[DCache.scala:316:19, Edges.scala:459:15]
  assign io_cpu_resp_valid = s2_valid_hit_pre_data_ecc | doUncachedResp;	// @[DCache.scala:397:69, :924:31, :925:51]
  assign io_cpu_resp_bits_addr = doUncachedResp ? s2_uncached_resp_addr : s2_req_addr;	// @[DCache.scala:316:19, :321:34, :894:20, :924:31, :927:25, :930:27]
  assign io_cpu_resp_bits_tag = s2_req_tag;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_cmd = s2_req_cmd;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_size = s2_req_size;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_signed = s2_req_signed;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_dprv = s2_req_dprv;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_dv = s2_req_dv;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_data = {s2_req_size == 2'h0 | s2_sc ? {56{s2_req_signed & io_cpu_resp_bits_data_zeroed_2[7]}} : {s2_req_size == 2'h1 ? {48{s2_req_signed & io_cpu_resp_bits_data_shifted_1[15]}} : {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_shifted[31]}} : s2_data[63:32], io_cpu_resp_bits_data_shifted[31:16]}, io_cpu_resp_bits_data_shifted_1[15:8]}, io_cpu_resp_bits_data_zeroed_2[7:1], io_cpu_resp_bits_data_zeroed_2[0] | s2_sc_fail};	// @[AMOALU.scala:40:{24,37}, :42:23, :43:{20,26,34,72,81,94}, Bitwise.scala:77:12, DCache.scala:316:19, :454:26, :950:41, Reg.scala:19:16, package.scala:16:47]
  assign io_cpu_resp_bits_mask = s2_req_mask;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_replay = doUncachedResp;	// @[DCache.scala:924:31]
  assign io_cpu_resp_bits_has_data = s2_read;	// @[Consts.scala:85:68]
  assign io_cpu_resp_bits_data_word_bypass = {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_word_bypass_shifted[31]}} : s2_data[63:32], io_cpu_resp_bits_data_word_bypass_shifted};	// @[AMOALU.scala:40:{24,37}, :43:{20,26,72,81}, Bitwise.scala:77:12, Cat.scala:33:92, DCache.scala:316:19, Reg.scala:19:16]
  assign io_cpu_resp_bits_data_raw = s2_data;	// @[Reg.scala:19:16]
  assign io_cpu_resp_bits_store_data = pstore1_data;	// @[Reg.scala:19:16]
  assign io_cpu_replay_next = _io_cpu_replay_next_output;	// @[DCache.scala:926:41]
  assign io_cpu_s2_xcpt_ma_ld = _io_cpu_s2_xcpt_ma_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_ma_st = _io_cpu_s2_xcpt_ma_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_pf_ld = _io_cpu_s2_xcpt_pf_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_pf_st = _io_cpu_s2_xcpt_pf_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_gf_ld = _io_cpu_s2_xcpt_gf_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_gf_st = _io_cpu_s2_xcpt_gf_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_ae_ld = _io_cpu_s2_xcpt_ae_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_ae_st = _io_cpu_s2_xcpt_ae_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_gpa = s2_tlb_xcpt_gpa;	// @[DCache.scala:319:24]
  assign io_cpu_s2_gpa_is_pte = s2_tlb_xcpt_gpa_is_pte;	// @[DCache.scala:319:24]
  assign io_cpu_ordered = ~(s1_valid & ~s1_req_no_xcpt | s2_valid & ~s2_req_no_xcpt | cached_grant_wait | uncachedInFlight_0);	// @[DCache.scala:159:25, :200:34, :213:33, :308:25, :316:19, :906:{21,32,35,69,72,115}, Reg.scala:19:16]
  assign io_cpu_perf_acquire = (io_cpu_perf_acquire_counter == 9'h1 | (x1_a_deq_bits_opcode[2] ? 9'h0 : ~(_io_cpu_perf_acquire_beats1_decode_T_1[11:3])) == 9'h0) & _io_cpu_perf_acquire_T;	// @[DCache.scala:267:18, :585:23, Decoupled.scala:51:35, Edges.scala:92:37, :221:14, :229:27, :232:{25,33,43}, :233:22, package.scala:235:{46,71,76}]
  assign io_cpu_perf_release = (io_cpu_perf_release_counter == 9'h1 | (tl_out_c_bits_opcode[0] ? ~(_io_cpu_perf_release_beats1_decode_T_1[11:3]) : 9'h0) == 9'h0) & _T_358;	// @[DCache.scala:267:18, :836:48, :840:102, :841:52, Decoupled.scala:51:35, Edges.scala:102:36, :221:14, :229:27, :232:{25,33,43}, :233:22, package.scala:235:{46,71,76}]
  assign io_cpu_perf_grant = auto_out_d_valid & d_last;	// @[DCache.scala:1054:39, Edges.scala:232:33]
  assign io_cpu_perf_tlbMiss = io_ptw_req_ready & tlb_io_ptw_req_valid;	// @[Decoupled.scala:51:35, package.scala:16:47]
  assign io_cpu_perf_blocked = cached_grant_wait & io_cpu_perf_blocked_near_end_of_refill_refill_count[2:1] != 2'h3;	// @[DCache.scala:200:34, :1078:33, :1080:20, :1082:23, package.scala:16:47]
  assign io_cpu_perf_canAcceptStoreThenLoad = ~_io_cpu_perf_canAcceptStoreThenLoad_T_9;	// @[DCache.scala:1064:41, :1065:89]
  assign io_cpu_perf_canAcceptStoreThenRMW = ~_io_cpu_perf_canAcceptStoreThenLoad_T_9 & ~pstore2_valid;	// @[DCache.scala:478:30, :1064:41, :1065:89, :1067:{75,78}]
  assign io_cpu_perf_canAcceptLoadThenLoad = ~(_io_cpu_perf_canAcceptLoadThenLoad_T & (_io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42 | (_io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42) & _io_cpu_perf_canAcceptLoadThenLoad_T_51) & (_io_cpu_perf_canAcceptLoadThenLoad_T_55 & ~s2_waw_hazard | pstore1_held | pstore2_valid));	// @[Consts.scala:86:{32,49,76}, DCache.scala:397:73, :478:30, :481:29, :482:39, :486:85, :1068:{40,86,112,147}, :1166:21, :1167:23, Reg.scala:19:16, package.scala:16:47]
  assign io_cpu_perf_storeBufferEmptyAfterLoad = ~(_io_cpu_perf_canAcceptLoadThenLoad_T | _io_cpu_perf_canAcceptLoadThenLoad_T_55 & ~s2_waw_hazard | pstore1_held | pstore2_valid);	// @[DCache.scala:397:73, :478:30, :481:29, :482:39, :486:85, :1056:44, :1058:{28,64}, Reg.scala:19:16]
  assign io_cpu_perf_storeBufferEmptyAfterStore = ~(_io_cpu_perf_canAcceptLoadThenLoad_T | _io_cpu_perf_canAcceptLoadThenLoad_T_55 & pstore1_rmw_r | (_io_cpu_perf_canAcceptLoadThenLoad_T_55 & ~s2_waw_hazard | pstore1_held) & pstore2_valid);	// @[DCache.scala:397:73, :478:30, :481:29, :482:39, :486:85, :1060:45, :1062:{27,43}, :1063:{28,46,63}, Reg.scala:19:16]
  assign io_ptw_req_valid = tlb_io_ptw_req_valid;	// @[package.scala:16:47]
  assign io_ptw_req_bits_valid = ~io_cpu_s2_kill;	// @[TLB.scala:650:28]
  assign io_ptw_req_bits_bits_addr = tlb_r_refill_tag;	// @[TLB.scala:341:25]
  assign io_ptw_req_bits_bits_need_gpa = tlb_r_need_gpa;	// @[TLB.scala:348:23]
  assign io_ptw_req_bits_bits_vstage1 = tlb_r_vstage1_en;	// @[TLB.scala:346:25]
  assign io_ptw_req_bits_bits_stage2 = tlb_r_stage2_en;	// @[TLB.scala:347:24]
endmodule

