--------------- Build Started: 12/22/2025 15:46:36 Project: PSoC42rs, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\jzapn\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\EE\GitHub\PSoC42xxRust\PSoC42rs.cydsn\PSoC42rs.cyprj -d CY8C4245AXI-483 -s D:\EE\GitHub\PSoC42xxRust\PSoC42rs.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (clkA's accuracy range '12 MHz +/- 2%, (11.76 MHz - 12.24 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * D:\EE\GitHub\PSoC42xxRust\PSoC42rs.cydsn\PSoC42rs.cydwr (clkA)
 * D:\EE\GitHub\PSoC42xxRust\PSoC42rs.cydsn\TopDesign\TopDesign.cysch (Instance:clkA)
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq. The actual sample rate (1736 SPS) differs from the desired sample rate (1953 SPS) due to the clock configuration in the DWR.
 * D:\EE\GitHub\PSoC42xxRust\PSoC42rs.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: dirY(0), dirZ(0), YchA(0), YchB(0), ZchA(0), ZchB(0)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
rustbuild.bat 
bindgen_wrappers.h:3:10: fatal error: 'device.h' file not found
Unable to generate bindings: clang diagnosed error: bindgen_wrappers.h:3:10: fatal error: 'device.h' file not found
Error: bindgen failed with errorlevel: 1
The command 'rustbuild.bat' failed with exit code '1'.
--------------- Build Failed: 12/22/2025 15:46:43 ---------------
