########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

## variables #############################
PWD := $(shell pwd)

MODELSIM_INI_PATH := /opt/questa_sv_afv_10.3c_1/questasim//bin/..

VCOM_FLAGS := -quiet -modelsimini modelsim.ini
VSIM_FLAGS :=
VLOG_FLAGS := -quiet -modelsimini modelsim.ini 
VERILOG_SRC := src/RandomPacketsTest.sv \
../../../../../../../../../opt/Xilinx/14.6/ISE_DS/ISE/verilog/src/glbl.v \

VERILOG_OBJ := work/RandomPacketsTest/.RandomPacketsTest_sv \
work/glbl/.glbl_v \

VHDL_SRC := ../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_chanbond_monitor.vhd \
../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_gtx_wrapper_gtx.vhd \
../../../../../syn/xilinx/src/xUDP_top.vhd \
../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_gtx_wrapper.vhd \
../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_example_design.vhd \
../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_block.vhd \
../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4.vhd \
../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/simulation/demo_tb.vhd \
../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_tx_sync.vhd \

VHDL_OBJ := work/xaui_v10_4_chanbond_monitor/.xaui_v10_4_chanbond_monitor_vhd \
work/xaui_v10_4_gtx_wrapper_gtx/.xaui_v10_4_gtx_wrapper_gtx_vhd \
work/xUDP_top/.xUDP_top_vhd \
work/xaui_v10_4_gtx_wrapper/.xaui_v10_4_gtx_wrapper_vhd \
work/xaui_v10_4_example_design/.xaui_v10_4_example_design_vhd \
work/xaui_v10_4_block/.xaui_v10_4_block_vhd \
work/xaui_v10_4/.xaui_v10_4_vhd \
work/demo_tb/.demo_tb_vhd \
work/xaui_v10_4_tx_sync/.xaui_v10_4_tx_sync_vhd \

LIBS := work
LIB_IND := work/.work
## rules #################################
sim: sim_pre_cmd modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ): $(VHDL_OBJ)
$(VHDL_OBJ): $(LIB_IND) modelsim.ini

sim_pre_cmd:
		

sim_post_cmd: sim
		

modelsim.ini: $(MODELSIM_INI_PATH)/modelsim.ini
		cp $< . 2>&1
clean:
		rm -rf ./modelsim.ini $(LIBS)
.PHONY: clean sim_pre_cmd sim_post_cmd

work/.work:
	(vlib work && vmap -modelsimini modelsim.ini work && touch work/.work )|| rm -rf work 

work/RandomPacketsTest/.RandomPacketsTest_sv: src/RandomPacketsTest.sv
		vlog -work work $(VLOG_FLAGS) -sv +incdir+../../environment+../../sequences+../genericTest/src+src +incdir+/opt/questa_verification_ip_10.3b//questa_mvc_src/sv+/opt/questa_verification_ip_10.3b//questa_mvc_src/sv/mvc_base+/opt/questa_verification_ip_10.3b//include+/opt/questa_verification_ip_10.3b//examples/ethernet/common+/opt/questa_verification_ip_10.3b//questa_mvc_src/sv/ethernet/  $<
		@mkdir -p $(dir $@) && touch $@ 


work/glbl/.glbl_v: ../../../../../../../../../opt/Xilinx/14.6/ISE_DS/ISE/verilog/src/glbl.v
		vlog -work work $(VLOG_FLAGS)  +incdir+../../../../../../../../../opt/Xilinx/14.6/ISE_DS/ISE/verilog/src  $<
		@mkdir -p $(dir $@) && touch $@ 



work/xaui_v10_4_chanbond_monitor/.xaui_v10_4_chanbond_monitor_vhd: ../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_chanbond_monitor.vhd
		vcom $(VCOM_FLAGS)  -work work $< 
		@mkdir -p $(dir $@) && touch $@


work/xaui_v10_4_gtx_wrapper_gtx/.xaui_v10_4_gtx_wrapper_gtx_vhd: ../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_gtx_wrapper_gtx.vhd
		vcom $(VCOM_FLAGS)  -work work $< 
		@mkdir -p $(dir $@) && touch $@


work/xUDP_top/.xUDP_top_vhd: ../../../../../syn/xilinx/src/xUDP_top.vhd
		vcom $(VCOM_FLAGS)  -work work $< 
		@mkdir -p $(dir $@) && touch $@


work/xaui_v10_4_gtx_wrapper/.xaui_v10_4_gtx_wrapper_vhd: ../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_gtx_wrapper.vhd \
work/xaui_v10_4_gtx_wrapper_gtx/.xaui_v10_4_gtx_wrapper_gtx_vhd
		vcom $(VCOM_FLAGS)  -work work $< 
		@mkdir -p $(dir $@) && touch $@


work/xaui_v10_4_example_design/.xaui_v10_4_example_design_vhd: ../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_example_design.vhd
		vcom $(VCOM_FLAGS)  -work work $< 
		@mkdir -p $(dir $@) && touch $@


work/xaui_v10_4_block/.xaui_v10_4_block_vhd: ../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_block.vhd \
work/xaui_v10_4_gtx_wrapper/.xaui_v10_4_gtx_wrapper_vhd \
work/xaui_v10_4_chanbond_monitor/.xaui_v10_4_chanbond_monitor_vhd \
work/xaui_v10_4_tx_sync/.xaui_v10_4_tx_sync_vhd
		vcom $(VCOM_FLAGS)  -work work $< 
		@mkdir -p $(dir $@) && touch $@


work/xaui_v10_4/.xaui_v10_4_vhd: ../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4.vhd
		vcom $(VCOM_FLAGS)  -work work $< 
		@mkdir -p $(dir $@) && touch $@


work/demo_tb/.demo_tb_vhd: ../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/simulation/demo_tb.vhd
		vcom $(VCOM_FLAGS)  -work work $< 
		@mkdir -p $(dir $@) && touch $@


work/xaui_v10_4_tx_sync/.xaui_v10_4_tx_sync_vhd: ../../../../../rtl/vhdl/ipcores/xilinx/xaui/xaui_v10_4/example_design/xaui_v10_4_tx_sync.vhd
		vcom $(VCOM_FLAGS)  -work work $< 
		@mkdir -p $(dir $@) && touch $@


