Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ISERDES_NODELAY.v -l ISERDES_NODELAY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUFDS_DIFF_OUT_INTERMDISABLE.v -l IOBUFDS_DIFF_OUT_INTERMDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MMCME4_ADV.v -l MMCME4_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_DPHY.v -l OBUFDS_DPHY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ODDRE1.v -l ODDRE1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDSE3.v -l IBUFDSE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PLLE3_BASE.v -l PLLE3_BASE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:117:9: Unknown port "DO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:118:9: Unknown port "DRDY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:122:9: Unknown port "DADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:123:9: Unknown port "DCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:124:9: Unknown port "DEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:125:9: Unknown port "DI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:126:9: Unknown port "DWE".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:91:3: Null Actual: id:185, type:RefModule, name:pll_adv_1.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_INTERMDISABLE.v -l IBUFDS_INTERMDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DNA_PORTE2.v -l DNA_PORTE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BITSLICE_CONTROL.v -l BITSLICE_CONTROL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:641:6: Unknown port "BISC_MULTI_FREQ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:642:6: Unknown port "CONTROL_DLY_TEST_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:643:6: Unknown port "CTRL_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:644:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:645:6: Unknown port "DIV_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:646:6: Unknown port "DLY_RNK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:647:6: Unknown port "DLY_RNK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:648:6: Unknown port "DLY_RNK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:649:6: Unknown port "DLY_RNK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:650:6: Unknown port "EN_CLK_TO_EXT_NORTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:651:6: Unknown port "EN_CLK_TO_EXT_SOUTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:652:6: Unknown port "EN_DYN_ODLY_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:653:6: Unknown port "EN_OTHER_NCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:654:6: Unknown port "EN_OTHER_PCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:655:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:656:6: Unknown port "IDLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:657:6: Unknown port "INCDEC_CRSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:658:6: Unknown port "INV_RXCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:659:6: Unknown port "MASK_FIXDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:660:6: Unknown port "MON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:661:6: Unknown port "NQTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:662:6: Unknown port "ODLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:663:6: Unknown port "PQTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:664:6: Unknown port "QDLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:665:6: Unknown port "READ_IDLE_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:666:6: Unknown port "REFCLK_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:667:6: Unknown port "RIU_RL_ARBITRATION_FIX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:668:6: Unknown port "ROUNDING_FACTOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:669:6: Unknown port "RXGATE_EXTEND".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:670:6: Unknown port "RX_CLK_PHASE_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:671:6: Unknown port "RX_CLK_PHASE_P".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:672:6: Unknown port "RX_GATING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:673:6: Unknown port "SELF_CALIBRATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:674:6: Unknown port "SERIAL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:675:6: Unknown port "SIM_SPEEDUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:676:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:677:6: Unknown port "TX_GATING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:681:6: Unknown port "DLY_TEST_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:683:6: Unknown port "LOCAL_DIV_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:684:6: Unknown port "MASTER_PD_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:687:6: Unknown port "PLL_CLK_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:688:6: Unknown port "REFCLK_DFD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:708:6: Unknown port "CLK_STOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:709:6: Unknown port "DLY_TEST_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:733:6: Unknown port "SCAN_INT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:743:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:748:6: Unknown port "CONTROL_DLY_TEST_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:749:6: Unknown port "CTRL_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:750:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:751:6: Unknown port "DIV_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:752:6: Unknown port "DLY_RNK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:753:6: Unknown port "DLY_RNK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:754:6: Unknown port "DLY_RNK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:755:6: Unknown port "DLY_RNK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:756:6: Unknown port "EN_CLK_TO_EXT_NORTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:757:6: Unknown port "EN_CLK_TO_EXT_SOUTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:758:6: Unknown port "EN_DYN_ODLY_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:759:6: Unknown port "EN_OTHER_NCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:760:6: Unknown port "EN_OTHER_PCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:761:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:762:6: Unknown port "IDLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:763:6: Unknown port "INCDEC_CRSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:764:6: Unknown port "INV_RXCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:765:6: Unknown port "MON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:766:6: Unknown port "NQTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:767:6: Unknown port "ODLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:768:6: Unknown port "PQTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:769:6: Unknown port "QDLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:770:6: Unknown port "READ_IDLE_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:771:6: Unknown port "REFCLK_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:772:6: Unknown port "ROUNDING_FACTOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:773:6: Unknown port "RXGATE_EXTEND".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:774:6: Unknown port "RX_CLK_PHASE_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:775:6: Unknown port "RX_CLK_PHASE_P".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:776:6: Unknown port "RX_GATING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:777:6: Unknown port "SELF_CALIBRATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:778:6: Unknown port "SERIAL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:779:6: Unknown port "SIM_SPEEDUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:780:6: Unknown port "SIM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:781:6: Unknown port "TX_GATING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:785:6: Unknown port "DLY_TEST_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:787:6: Unknown port "LOCAL_DIV_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:788:6: Unknown port "MASTER_PD_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:791:6: Unknown port "PLL_CLK_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:792:6: Unknown port "REFCLK_DFD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:812:6: Unknown port "CLK_STOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:813:6: Unknown port "DLY_TEST_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:837:6: Unknown port "SCAN_INT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:847:6: Unknown port "GSR".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:640:3: Null Actual: id:1986, type:RefModule, name:SIP_BITSLICE_CONTROL_INST.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:747:3: Null Actual: id:2203, type:RefModule, name:SIP_BITSLICE_CONTROL_INST.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 91
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v XORCY.v -l XORCY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LDCE.v -l LDCE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v CFGLUT5.v -l CFGLUT5.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RX_BITSLICE.v -l RX_BITSLICE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:440:6: Unknown port "CASCADE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:441:6: Unknown port "DATA_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:442:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:443:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:444:6: Unknown port "DC_ADJ_EN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:445:6: Unknown port "DDR_DIS_DQS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:446:6: Unknown port "DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:447:6: Unknown port "DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:448:6: Unknown port "DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:449:6: Unknown port "DELAY_VALUE_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:450:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:451:6: Unknown port "FDLY_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:452:6: Unknown port "FIFO_SYNC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:453:6: Unknown port "REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:454:6: Unknown port "RX_Q4_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:455:6: Unknown port "RX_Q5_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:456:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:457:6: Unknown port "TX_Q_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:458:6: Unknown port "TX_T_OUT_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:459:6: Unknown port "UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:460:6: Unknown port "UPDATE_MODE_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:461:6: Unknown port "XIPHY_BITSLICE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:480:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:485:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:490:6: Unknown port "RX_DATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:491:6: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:493:6: Unknown port "TX_D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:494:6: Unknown port "TX_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:495:6: Unknown port "SIM_IDELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:496:6: Unknown port "SIM_IDELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:497:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:498:6: Unknown port "FIFO_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:499:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:503:6: Unknown port "CASCADE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:504:6: Unknown port "DATA_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:505:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:506:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:507:6: Unknown port "DC_ADJ_EN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:508:6: Unknown port "DDR_DIS_DQS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:509:6: Unknown port "DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:510:6: Unknown port "DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:511:6: Unknown port "DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:512:6: Unknown port "DELAY_VALUE_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:513:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:514:6: Unknown port "FDLY_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:515:6: Unknown port "FIFO_SYNC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:516:6: Unknown port "REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:517:6: Unknown port "RX_Q4_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:518:6: Unknown port "RX_Q5_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:519:6: Unknown port "SIM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:520:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:521:6: Unknown port "TX_Q_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:522:6: Unknown port "TX_T_OUT_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:523:6: Unknown port "UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:524:6: Unknown port "UPDATE_MODE_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:525:6: Unknown port "XIPHY_BITSLICE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:544:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:549:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:554:6: Unknown port "RX_DATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:555:6: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:557:6: Unknown port "TX_D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:558:6: Unknown port "TX_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:559:6: Unknown port "SIM_IDELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:560:6: Unknown port "SIM_IDELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:561:6: Unknown port "GSR".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:439:3: Null Actual: id:1495, type:RefModule, name:SIP_RX_BITSLICE_INST.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:502:3: Null Actual: id:1626, type:RefModule, name:SIP_RX_BITSLICE_INST.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 67
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFE3.v -l IBUFE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_GTE4.v -l OBUFDS_GTE4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFG_GT.v -l BUFG_GT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMD32.v -l RAMD32.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OUT_FIFO.v -l OUT_FIFO.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:272:6: Unknown port "ALMOST_EMPTY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:273:6: Unknown port "ALMOST_FULL_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:274:6: Unknown port "ARRAY_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:275:6: Unknown port "OUTPUT_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:276:6: Unknown port "SLOW_RD_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:277:6: Unknown port "SLOW_WR_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:278:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:279:6: Unknown port "SYNCHRONOUS_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:295:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:309:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:310:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:311:6: Unknown port "TESTMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:312:6: Unknown port "TESTREADDISB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:313:6: Unknown port "TESTWRITEDISB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:316:6: Unknown port "GSR".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:271:3: Null Actual: id:353, type:RefModule, name:OUT_FIFO_INST.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 16
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v SRL16E.v -l SRL16E.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v CMACE4.v -l CMACE4.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1958:6: Unknown port "CTL_CSSD_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1959:6: Unknown port "CTL_CSSD_MRKR_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1960:6: Unknown port "CTL_CSSD_ROOT_CLK_DIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1961:6: Unknown port "CTL_CSSD_ROOT_CLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1962:6: Unknown port "CTL_CSSD_SNGL_CHAIN_MD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1963:6: Unknown port "CTL_CSSD_STOP_COUNT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1964:6: Unknown port "CTL_CSSD_STOP_COUNT_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1965:6: Unknown port "CTL_CSSD_STOP_COUNT_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1966:6: Unknown port "CTL_PTP_TRANSPCLK_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1967:6: Unknown port "CTL_RX_CHECK_ACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1968:6: Unknown port "CTL_RX_CHECK_PREAMBLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1969:6: Unknown port "CTL_RX_CHECK_SFD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1970:6: Unknown port "CTL_RX_DELETE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1971:6: Unknown port "CTL_RX_ETYPE_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1972:6: Unknown port "CTL_RX_ETYPE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1973:6: Unknown port "CTL_RX_ETYPE_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1974:6: Unknown port "CTL_RX_ETYPE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1975:6: Unknown port "CTL_RX_FORWARD_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1976:6: Unknown port "CTL_RX_IGNORE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1977:6: Unknown port "CTL_RX_MAX_PACKET_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1978:6: Unknown port "CTL_RX_MIN_PACKET_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1979:6: Unknown port "CTL_RX_OPCODE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1980:6: Unknown port "CTL_RX_OPCODE_MAX_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1981:6: Unknown port "CTL_RX_OPCODE_MAX_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1982:6: Unknown port "CTL_RX_OPCODE_MIN_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1983:6: Unknown port "CTL_RX_OPCODE_MIN_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1984:6: Unknown port "CTL_RX_OPCODE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1985:6: Unknown port "CTL_RX_PAUSE_DA_MCAST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1986:6: Unknown port "CTL_RX_PAUSE_DA_UCAST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1987:6: Unknown port "CTL_RX_PAUSE_SA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1988:6: Unknown port "CTL_RX_PROCESS_LFI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1989:6: Unknown port "CTL_RX_RSFEC_AM_THRESHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1990:6: Unknown port "CTL_RX_RSFEC_FILL_ADJUST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1991:6: Unknown port "CTL_RX_VL_LENGTH_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1992:6: Unknown port "CTL_RX_VL_MARKER_ID0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1993:6: Unknown port "CTL_RX_VL_MARKER_ID1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1994:6: Unknown port "CTL_RX_VL_MARKER_ID10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1995:6: Unknown port "CTL_RX_VL_MARKER_ID11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1996:6: Unknown port "CTL_RX_VL_MARKER_ID12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1997:6: Unknown port "CTL_RX_VL_MARKER_ID13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1998:6: Unknown port "CTL_RX_VL_MARKER_ID14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1999:6: Unknown port "CTL_RX_VL_MARKER_ID15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2000:6: Unknown port "CTL_RX_VL_MARKER_ID16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2001:6: Unknown port "CTL_RX_VL_MARKER_ID17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2002:6: Unknown port "CTL_RX_VL_MARKER_ID18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2003:6: Unknown port "CTL_RX_VL_MARKER_ID19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2004:6: Unknown port "CTL_RX_VL_MARKER_ID2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2005:6: Unknown port "CTL_RX_VL_MARKER_ID3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2006:6: Unknown port "CTL_RX_VL_MARKER_ID4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2007:6: Unknown port "CTL_RX_VL_MARKER_ID5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2008:6: Unknown port "CTL_RX_VL_MARKER_ID6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2009:6: Unknown port "CTL_RX_VL_MARKER_ID7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2010:6: Unknown port "CTL_RX_VL_MARKER_ID8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2011:6: Unknown port "CTL_RX_VL_MARKER_ID9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2012:6: Unknown port "CTL_TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2013:6: Unknown port "CTL_TX_CUSTOM_PREAMBLE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2014:6: Unknown port "CTL_TX_DA_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2015:6: Unknown port "CTL_TX_DA_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2016:6: Unknown port "CTL_TX_ETHERTYPE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2017:6: Unknown port "CTL_TX_ETHERTYPE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2018:6: Unknown port "CTL_TX_FCS_INS_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2019:6: Unknown port "CTL_TX_IGNORE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2020:6: Unknown port "CTL_TX_IPG_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2021:6: Unknown port "CTL_TX_OPCODE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2022:6: Unknown port "CTL_TX_OPCODE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2023:6: Unknown port "CTL_TX_PTP_1STEP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2024:6: Unknown port "CTL_TX_PTP_LATENCY_ADJUST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2025:6: Unknown port "CTL_TX_SA_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2026:6: Unknown port "CTL_TX_SA_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2027:6: Unknown port "CTL_TX_VL_LENGTH_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2028:6: Unknown port "CTL_TX_VL_MARKER_ID0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2029:6: Unknown port "CTL_TX_VL_MARKER_ID1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2030:6: Unknown port "CTL_TX_VL_MARKER_ID10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2031:6: Unknown port "CTL_TX_VL_MARKER_ID11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2032:6: Unknown port "CTL_TX_VL_MARKER_ID12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2033:6: Unknown port "CTL_TX_VL_MARKER_ID13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2034:6: Unknown port "CTL_TX_VL_MARKER_ID14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2035:6: Unknown port "CTL_TX_VL_MARKER_ID15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2036:6: Unknown port "CTL_TX_VL_MARKER_ID16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2037:6: Unknown port "CTL_TX_VL_MARKER_ID17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2038:6: Unknown port "CTL_TX_VL_MARKER_ID18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2039:6: Unknown port "CTL_TX_VL_MARKER_ID19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2040:6: Unknown port "CTL_TX_VL_MARKER_ID2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2041:6: Unknown port "CTL_TX_VL_MARKER_ID3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2042:6: Unknown port "CTL_TX_VL_MARKER_ID4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2043:6: Unknown port "CTL_TX_VL_MARKER_ID5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2044:6: Unknown port "CTL_TX_VL_MARKER_ID6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2045:6: Unknown port "CTL_TX_VL_MARKER_ID7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2046:6: Unknown port "CTL_TX_VL_MARKER_ID8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2047:6: Unknown port "CTL_TX_VL_MARKER_ID9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2048:6: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2049:6: Unknown port "CFG_RESET_CSSD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2050:6: Unknown port "CSSD_CLK_STOP_DONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2053:6: Unknown port "GRESTORE_CSSD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2054:6: Unknown port "GWE_CSSD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2121:6: Unknown port "SCAN_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2340:6: Unknown port "CSSD_CLK_STOP_EVENT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2341:6: Unknown port "CSSD_RESETN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2436:6: Unknown port "SCAN_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2437:6: Unknown port "SCAN_EN_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2438:6: Unknown port "SCAN_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2439:6: Unknown port "TEST_MODE_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2440:6: Unknown port "TEST_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2474:6: Unknown port "GSR".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1957:3: Null Actual: id:4341, type:RefModule, name:SIP_CMACE4_INST.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 105
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTHE2_CHANNEL.v -l GTHE2_CHANNEL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE2_CHANNEL.v:4319:6: Unknown port "GSR".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE2_CHANNEL.v:3780:3: Null Actual: id:11397, type:RefModule, name:B_GTHE2_CHANNEL_INST.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_GTE4.v -l IBUFDS_GTE4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTYE3_CHANNEL.v -l GTYE3_CHANNEL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4063:6: Unknown port "ACJTAG_DEBUG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4064:6: Unknown port "ACJTAG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4065:6: Unknown port "ACJTAG_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4066:6: Unknown port "ADAPT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4067:6: Unknown port "ADAPT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4068:6: Unknown port "ADAPT_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4069:6: Unknown port "AEN_CDRSTEPSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4070:6: Unknown port "AEN_CPLL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4071:6: Unknown port "AEN_ELPCAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4072:6: Unknown port "AEN_EYESCAN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4073:6: Unknown port "AEN_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4074:6: Unknown port "AEN_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4075:6: Unknown port "AEN_MUXDCD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4076:6: Unknown port "AEN_PD_AND_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4077:6: Unknown port "AEN_POLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4078:6: Unknown port "AEN_PRBS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4079:6: Unknown port "AEN_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4080:6: Unknown port "AEN_RXCDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4081:6: Unknown port "AEN_RXDFE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4082:6: Unknown port "AEN_RXDFELPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4083:6: Unknown port "AEN_RXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4084:6: Unknown port "AEN_RXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4085:6: Unknown port "AEN_RXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4086:6: Unknown port "AEN_RXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4087:6: Unknown port "AEN_TXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4088:6: Unknown port "AEN_TXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4089:6: Unknown port "AEN_TXPI_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4090:6: Unknown port "AEN_TXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4091:6: Unknown port "AEN_TXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4092:6: Unknown port "AEN_TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4093:6: Unknown port "ALIGN_COMMA_DOUBLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4094:6: Unknown port "ALIGN_COMMA_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4095:6: Unknown port "ALIGN_COMMA_WORD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4096:6: Unknown port "ALIGN_MCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4097:6: Unknown port "ALIGN_MCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4098:6: Unknown port "ALIGN_PCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4099:6: Unknown port "ALIGN_PCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4100:6: Unknown port "AMONITOR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4101:6: Unknown port "AUTO_BW_SEL_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4102:6: Unknown port "A_AFECFOKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4103:6: Unknown port "A_CPLLLOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4104:6: Unknown port "A_CPLLPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4105:6: Unknown port "A_CPLLRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4106:6: Unknown port "A_DFECFOKFCDAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4107:6: Unknown port "A_DFECFOKFCNUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4108:6: Unknown port "A_DFECFOKFPULSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4109:6: Unknown port "A_DFECFOKHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4110:6: Unknown port "A_DFECFOKOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4111:6: Unknown port "A_ELPCALDVORWREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4112:6: Unknown port "A_ELPCALPAORWREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4113:6: Unknown port "A_EYESCANMODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4114:6: Unknown port "A_EYESCANRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4115:6: Unknown port "A_GTRESETSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4116:6: Unknown port "A_GTRXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4117:6: Unknown port "A_GTTXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4118:6: Unknown port "A_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4119:6: Unknown port "A_LPMGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4120:6: Unknown port "A_LPMGCOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4121:6: Unknown port "A_LPMOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4122:6: Unknown port "A_LPMOSOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4123:6: Unknown port "A_MUXDCDEXHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4124:6: Unknown port "A_MUXDCDORWREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4125:6: Unknown port "A_RXBUFRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4126:6: Unknown port "A_RXCDRFREQRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4127:6: Unknown port "A_RXCDRHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4128:6: Unknown port "A_RXCDROVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4129:6: Unknown port "A_RXCDRRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4130:6: Unknown port "A_RXDFEAGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4131:6: Unknown port "A_RXDFEAGCOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4132:6: Unknown port "A_RXDFECFOKFEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4133:6: Unknown port "A_RXDFELFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4134:6: Unknown port "A_RXDFELFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4135:6: Unknown port "A_RXDFELPMRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4136:6: Unknown port "A_RXDFETAP10HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4137:6: Unknown port "A_RXDFETAP10OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4138:6: Unknown port "A_RXDFETAP11HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4139:6: Unknown port "A_RXDFETAP11OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4140:6: Unknown port "A_RXDFETAP12HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4141:6: Unknown port "A_RXDFETAP12OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4142:6: Unknown port "A_RXDFETAP13HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4143:6: Unknown port "A_RXDFETAP13OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4144:6: Unknown port "A_RXDFETAP14HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4145:6: Unknown port "A_RXDFETAP14OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4146:6: Unknown port "A_RXDFETAP15HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4147:6: Unknown port "A_RXDFETAP15OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4148:6: Unknown port "A_RXDFETAP2HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4149:6: Unknown port "A_RXDFETAP2OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4150:6: Unknown port "A_RXDFETAP3HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4151:6: Unknown port "A_RXDFETAP3OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4152:6: Unknown port "A_RXDFETAP4HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4153:6: Unknown port "A_RXDFETAP4OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4154:6: Unknown port "A_RXDFETAP5HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4155:6: Unknown port "A_RXDFETAP5OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4156:6: Unknown port "A_RXDFETAP6HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4157:6: Unknown port "A_RXDFETAP6OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4158:6: Unknown port "A_RXDFETAP7HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4159:6: Unknown port "A_RXDFETAP7OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4160:6: Unknown port "A_RXDFETAP8HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4161:6: Unknown port "A_RXDFETAP8OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4162:6: Unknown port "A_RXDFETAP9HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4163:6: Unknown port "A_RXDFETAP9OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4164:6: Unknown port "A_RXDFEUTHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4165:6: Unknown port "A_RXDFEUTOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4166:6: Unknown port "A_RXDFEVPHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4167:6: Unknown port "A_RXDFEVPOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4168:6: Unknown port "A_RXDFEVSEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4169:6: Unknown port "A_RXDFEXYDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4170:6: Unknown port "A_RXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4171:6: Unknown port "A_RXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4172:6: Unknown port "A_RXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4173:6: Unknown port "A_RXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4174:6: Unknown port "A_RXLPMEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4175:6: Unknown port "A_RXLPMHFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4176:6: Unknown port "A_RXLPMHFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4177:6: Unknown port "A_RXLPMLFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4178:6: Unknown port "A_RXLPMLFKLOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4179:6: Unknown port "A_RXMONITORSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4180:6: Unknown port "A_RXOOBRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4181:6: Unknown port "A_RXOSCALRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4182:6: Unknown port "A_RXOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4183:6: Unknown port "A_RXOSOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4184:6: Unknown port "A_RXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4185:6: Unknown port "A_RXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4186:6: Unknown port "A_RXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4187:6: Unknown port "A_RXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4188:6: Unknown port "A_RXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4189:6: Unknown port "A_RXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4190:6: Unknown port "A_RXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4191:6: Unknown port "A_RXPHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4192:6: Unknown port "A_RXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4193:6: Unknown port "A_RXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4194:6: Unknown port "A_RXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4195:6: Unknown port "A_RXPRBSCNTRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4196:6: Unknown port "A_RXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4197:6: Unknown port "A_RXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4198:6: Unknown port "A_RXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4199:6: Unknown port "A_TXBUFDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4200:6: Unknown port "A_TXDEEMPH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4201:6: Unknown port "A_TXDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4202:6: Unknown port "A_TXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4203:6: Unknown port "A_TXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4204:6: Unknown port "A_TXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4205:6: Unknown port "A_TXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4206:6: Unknown port "A_TXELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4207:6: Unknown port "A_TXINHIBIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4208:6: Unknown port "A_TXMAINCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4209:6: Unknown port "A_TXMARGIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4210:6: Unknown port "A_TXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4211:6: Unknown port "A_TXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4212:6: Unknown port "A_TXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4213:6: Unknown port "A_TXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4214:6: Unknown port "A_TXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4215:6: Unknown port "A_TXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4216:6: Unknown port "A_TXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4217:6: Unknown port "A_TXPHINIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4218:6: Unknown port "A_TXPHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4219:6: Unknown port "A_TXPIPPMOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4220:6: Unknown port "A_TXPIPPMPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4221:6: Unknown port "A_TXPIPPMSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4222:6: Unknown port "A_TXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4223:6: Unknown port "A_TXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4224:6: Unknown port "A_TXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4225:6: Unknown port "A_TXPOSTCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4226:6: Unknown port "A_TXPRBSFORCEERR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4227:6: Unknown port "A_TXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4228:6: Unknown port "A_TXPRECURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4229:6: Unknown port "A_TXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4230:6: Unknown port "A_TXSWING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4231:6: Unknown port "A_TXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4232:6: Unknown port "CAPBYPASS_FORCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4233:6: Unknown port "CBCC_DATA_SOURCE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4234:6: Unknown port "CDR_SWAP_MODE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4235:6: Unknown port "CHAN_BOND_KEEP_ALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4236:6: Unknown port "CHAN_BOND_MAX_SKEW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4237:6: Unknown port "CHAN_BOND_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4238:6: Unknown port "CHAN_BOND_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4239:6: Unknown port "CHAN_BOND_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4240:6: Unknown port "CHAN_BOND_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4241:6: Unknown port "CHAN_BOND_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4242:6: Unknown port "CHAN_BOND_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4243:6: Unknown port "CHAN_BOND_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4244:6: Unknown port "CHAN_BOND_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4245:6: Unknown port "CHAN_BOND_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4246:6: Unknown port "CHAN_BOND_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4247:6: Unknown port "CHAN_BOND_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4248:6: Unknown port "CHAN_BOND_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4249:6: Unknown port "CH_HSPMUX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4250:6: Unknown port "CKCAL1_CFG_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4251:6: Unknown port "CKCAL1_CFG_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4252:6: Unknown port "CKCAL1_CFG_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4253:6: Unknown port "CKCAL1_CFG_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4254:6: Unknown port "CKCAL2_CFG_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4255:6: Unknown port "CKCAL2_CFG_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4256:6: Unknown port "CKCAL2_CFG_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4257:6: Unknown port "CKCAL2_CFG_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4258:6: Unknown port "CKCAL2_CFG_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4259:6: Unknown port "CKCAL_RSVD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4260:6: Unknown port "CKCAL_RSVD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4261:6: Unknown port "CLK_CORRECT_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4262:6: Unknown port "CLK_COR_KEEP_IDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4263:6: Unknown port "CLK_COR_MAX_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4264:6: Unknown port "CLK_COR_MIN_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4265:6: Unknown port "CLK_COR_PRECEDENCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4266:6: Unknown port "CLK_COR_REPEAT_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4267:6: Unknown port "CLK_COR_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4268:6: Unknown port "CLK_COR_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4269:6: Unknown port "CLK_COR_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4270:6: Unknown port "CLK_COR_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4271:6: Unknown port "CLK_COR_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4272:6: Unknown port "CLK_COR_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4273:6: Unknown port "CLK_COR_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4274:6: Unknown port "CLK_COR_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4275:6: Unknown port "CLK_COR_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4276:6: Unknown port "CLK_COR_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4277:6: Unknown port "CLK_COR_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4278:6: Unknown port "CLK_COR_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4279:6: Unknown port "CPLL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4280:6: Unknown port "CPLL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4281:6: Unknown port "CPLL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4282:6: Unknown port "CPLL_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4283:6: Unknown port "CPLL_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4284:6: Unknown port "CPLL_FBDIV_45".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4285:6: Unknown port "CPLL_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4286:6: Unknown port "CPLL_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4287:6: Unknown port "CPLL_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4288:6: Unknown port "CPLL_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4289:6: Unknown port "CTLE3_OCAP_EXT_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4290:6: Unknown port "CTLE3_OCAP_EXT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4291:6: Unknown port "DDI_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4292:6: Unknown port "DDI_REALIGN_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4293:6: Unknown port "DEC_MCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4294:6: Unknown port "DEC_PCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4295:6: Unknown port "DEC_VALID_COMMA_ONLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4296:6: Unknown port "DFE_D_X_REL_POS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4297:6: Unknown port "DFE_VCM_COMP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4298:6: Unknown port "DMONITOR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4299:6: Unknown port "DMONITOR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4300:6: Unknown port "ES_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4301:6: Unknown port "ES_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4302:6: Unknown port "ES_ERRDET_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4303:6: Unknown port "ES_EYE_SCAN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4304:6: Unknown port "ES_HORZ_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4305:6: Unknown port "ES_PMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4306:6: Unknown port "ES_PRESCALE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4307:6: Unknown port "ES_QUALIFIER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4308:6: Unknown port "ES_QUALIFIER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4309:6: Unknown port "ES_QUALIFIER2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4310:6: Unknown port "ES_QUALIFIER3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4311:6: Unknown port "ES_QUALIFIER4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4312:6: Unknown port "ES_QUALIFIER5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4313:6: Unknown port "ES_QUALIFIER6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4314:6: Unknown port "ES_QUALIFIER7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4315:6: Unknown port "ES_QUALIFIER8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4316:6: Unknown port "ES_QUALIFIER9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4317:6: Unknown port "ES_QUAL_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4318:6: Unknown port "ES_QUAL_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4319:6: Unknown port "ES_QUAL_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4320:6: Unknown port "ES_QUAL_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4321:6: Unknown port "ES_QUAL_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4322:6: Unknown port "ES_QUAL_MASK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4323:6: Unknown port "ES_QUAL_MASK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4324:6: Unknown port "ES_QUAL_MASK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4325:6: Unknown port "ES_QUAL_MASK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4326:6: Unknown port "ES_QUAL_MASK9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4327:6: Unknown port "ES_SDATA_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4328:6: Unknown port "ES_SDATA_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4329:6: Unknown port "ES_SDATA_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4330:6: Unknown port "ES_SDATA_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4331:6: Unknown port "ES_SDATA_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4332:6: Unknown port "ES_SDATA_MASK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4333:6: Unknown port "ES_SDATA_MASK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4334:6: Unknown port "ES_SDATA_MASK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4335:6: Unknown port "ES_SDATA_MASK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4336:6: Unknown port "ES_SDATA_MASK9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4337:6: Unknown port "EVODD_PHI_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4338:6: Unknown port "EYE_SCAN_SWAP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4339:6: Unknown port "FTS_DESKEW_SEQ_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4340:6: Unknown port "FTS_LANE_DESKEW_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4341:6: Unknown port "FTS_LANE_DESKEW_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4342:6: Unknown port "GEARBOX_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4343:6: Unknown port "GEN_RXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4344:6: Unknown port "GEN_TXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4345:6: Unknown port "GM_BIAS_SELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4346:6: Unknown port "GT_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4347:6: Unknown port "ISCAN_CK_PH_SEL2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4348:6: Unknown port "LOCAL_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4349:6: Unknown port "LOOP0_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4350:6: Unknown port "LOOP10_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4351:6: Unknown port "LOOP11_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4352:6: Unknown port "LOOP12_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4353:6: Unknown port "LOOP13_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4354:6: Unknown port "LOOP1_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4355:6: Unknown port "LOOP2_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4356:6: Unknown port "LOOP3_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4357:6: Unknown port "LOOP4_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4358:6: Unknown port "LOOP5_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4359:6: Unknown port "LOOP6_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4360:6: Unknown port "LOOP7_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4361:6: Unknown port "LOOP8_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4362:6: Unknown port "LOOP9_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4363:6: Unknown port "LPBK_BIAS_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4364:6: Unknown port "LPBK_EN_RCAL_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4365:6: Unknown port "LPBK_EXT_RCAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4366:6: Unknown port "LPBK_RG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4367:6: Unknown port "OOBDIVCTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4368:6: Unknown port "OOB_PWRUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4369:6: Unknown port "PCI3_AUTO_REALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4370:6: Unknown port "PCI3_PIPE_RX_ELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4371:6: Unknown port "PCI3_RX_ASYNC_EBUF_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4372:6: Unknown port "PCI3_RX_ELECIDLE_EI2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4373:6: Unknown port "PCI3_RX_ELECIDLE_H2L_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4374:6: Unknown port "PCI3_RX_ELECIDLE_H2L_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4375:6: Unknown port "PCI3_RX_ELECIDLE_HI_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4376:6: Unknown port "PCI3_RX_ELECIDLE_LP4_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4377:6: Unknown port "PCI3_RX_FIFO_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4378:6: Unknown port "PCIE_BUFG_DIV_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4379:6: Unknown port "PCIE_RXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4380:6: Unknown port "PCIE_RXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4381:6: Unknown port "PCIE_TXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4382:6: Unknown port "PCIE_TXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4383:6: Unknown port "PCS_PCIE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4384:6: Unknown port "PCS_RSVD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4385:6: Unknown port "PCS_RSVD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4386:6: Unknown port "PD_TRANS_TIME_FROM_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4387:6: Unknown port "PD_TRANS_TIME_NONE_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4388:6: Unknown port "PD_TRANS_TIME_TO_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4389:6: Unknown port "PLL_SEL_MODE_GEN12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4390:6: Unknown port "PLL_SEL_MODE_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4391:6: Unknown port "PMA_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4392:6: Unknown port "PMA_RSV1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4393:6: Unknown port "PREIQ_FREQ_BST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4394:6: Unknown port "PROCESS_PAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4395:6: Unknown port "RATE_SW_USE_DRP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4396:6: Unknown port "RESET_POWERSAVE_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4397:6: Unknown port "RXBUFRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4398:6: Unknown port "RXBUF_ADDR_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4399:6: Unknown port "RXBUF_EIDLE_HI_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4400:6: Unknown port "RXBUF_EIDLE_LO_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4401:6: Unknown port "RXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4402:6: Unknown port "RXBUF_RESET_ON_CB_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4403:6: Unknown port "RXBUF_RESET_ON_COMMAALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4404:6: Unknown port "RXBUF_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4405:6: Unknown port "RXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4406:6: Unknown port "RXBUF_THRESH_OVFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4407:6: Unknown port "RXBUF_THRESH_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4408:6: Unknown port "RXBUF_THRESH_UNDFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4409:6: Unknown port "RXCDRFREQRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4410:6: Unknown port "RXCDRPHRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4411:6: Unknown port "RXCDR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4412:6: Unknown port "RXCDR_CFG0_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4413:6: Unknown port "RXCDR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4414:6: Unknown port "RXCDR_CFG1_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4415:6: Unknown port "RXCDR_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4416:6: Unknown port "RXCDR_CFG2_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4417:6: Unknown port "RXCDR_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4418:6: Unknown port "RXCDR_CFG3_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4419:6: Unknown port "RXCDR_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4420:6: Unknown port "RXCDR_CFG4_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4421:6: Unknown port "RXCDR_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4422:6: Unknown port "RXCDR_CFG5_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4423:6: Unknown port "RXCDR_FR_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4424:6: Unknown port "RXCDR_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4425:6: Unknown port "RXCDR_LOCK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4426:6: Unknown port "RXCDR_LOCK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4427:6: Unknown port "RXCDR_LOCK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4428:6: Unknown port "RXCDR_LOCK_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4429:6: Unknown port "RXCDR_PH_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4430:6: Unknown port "RXCFOKDONE_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4431:6: Unknown port "RXCFOK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4432:6: Unknown port "RXCFOK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4433:6: Unknown port "RXCFOK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4434:6: Unknown port "RXDFELPMRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4435:6: Unknown port "RXDFELPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4436:6: Unknown port "RXDFELPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4437:6: Unknown port "RXDFELPM_KL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4438:6: Unknown port "RXDFE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4439:6: Unknown port "RXDFE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4440:6: Unknown port "RXDFE_GC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4441:6: Unknown port "RXDFE_GC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4442:6: Unknown port "RXDFE_GC_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4443:6: Unknown port "RXDFE_H2_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4444:6: Unknown port "RXDFE_H2_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4445:6: Unknown port "RXDFE_H3_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4446:6: Unknown port "RXDFE_H3_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4447:6: Unknown port "RXDFE_H4_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4448:6: Unknown port "RXDFE_H4_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4449:6: Unknown port "RXDFE_H5_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4450:6: Unknown port "RXDFE_H5_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4451:6: Unknown port "RXDFE_H6_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4452:6: Unknown port "RXDFE_H6_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4453:6: Unknown port "RXDFE_H7_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4454:6: Unknown port "RXDFE_H7_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4455:6: Unknown port "RXDFE_H8_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4456:6: Unknown port "RXDFE_H8_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4457:6: Unknown port "RXDFE_H9_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4458:6: Unknown port "RXDFE_H9_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4459:6: Unknown port "RXDFE_HA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4460:6: Unknown port "RXDFE_HA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4461:6: Unknown port "RXDFE_HB_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4462:6: Unknown port "RXDFE_HB_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4463:6: Unknown port "RXDFE_HC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4464:6: Unknown port "RXDFE_HC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4465:6: Unknown port "RXDFE_HD_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4466:6: Unknown port "RXDFE_HD_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4467:6: Unknown port "RXDFE_HE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4468:6: Unknown port "RXDFE_HE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4469:6: Unknown port "RXDFE_HF_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4470:6: Unknown port "RXDFE_HF_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4471:6: Unknown port "RXDFE_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4472:6: Unknown port "RXDFE_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4473:6: Unknown port "RXDFE_PWR_SAVING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4474:6: Unknown port "RXDFE_UT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4475:6: Unknown port "RXDFE_UT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4476:6: Unknown port "RXDFE_VP_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4477:6: Unknown port "RXDFE_VP_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4478:6: Unknown port "RXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4479:6: Unknown port "RXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4480:6: Unknown port "RXELECIDLE_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4481:6: Unknown port "RXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4482:6: Unknown port "RXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4483:6: Unknown port "RXISCANRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4484:6: Unknown port "RXLPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4485:6: Unknown port "RXLPM_GC_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4486:6: Unknown port "RXLPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4487:6: Unknown port "RXLPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4488:6: Unknown port "RXLPM_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4489:6: Unknown port "RXLPM_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4490:6: Unknown port "RXOOB_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4491:6: Unknown port "RXOOB_CLK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4492:6: Unknown port "RXOSCALRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4493:6: Unknown port "RXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4494:6: Unknown port "RXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4495:6: Unknown port "RXPHBEACON_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4496:6: Unknown port "RXPHDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4497:6: Unknown port "RXPHSAMP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4498:6: Unknown port "RXPHSLIP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4499:6: Unknown port "RXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4500:6: Unknown port "RXPI_AUTO_BW_SEL_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4501:6: Unknown port "RXPI_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4502:6: Unknown port "RXPI_LPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4503:6: Unknown port "RXPI_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4504:6: Unknown port "RXPI_SEL_LC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4505:6: Unknown port "RXPI_STARTCODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4506:6: Unknown port "RXPI_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4507:6: Unknown port "RXPLL_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4508:6: Unknown port "RXPMACLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4509:6: Unknown port "RXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4510:6: Unknown port "RXPRBS_ERR_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4511:6: Unknown port "RXPRBS_LINKACQ_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4512:6: Unknown port "RXSLIDE_AUTO_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4513:6: Unknown port "RXSLIDE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4514:6: Unknown port "RXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4515:6: Unknown port "RXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4516:6: Unknown port "RXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4517:6: Unknown port "RX_AFE_CM_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4518:6: Unknown port "RX_BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4519:6: Unknown port "RX_BUFFER_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4520:6: Unknown port "RX_CAPFF_SARC_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4521:6: Unknown port "RX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4522:6: Unknown port "RX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4523:6: Unknown port "RX_CLK_SLIP_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4524:6: Unknown port "RX_CM_BUF_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4525:6: Unknown port "RX_CM_BUF_PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4526:6: Unknown port "RX_CM_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4527:6: Unknown port "RX_CM_TRIM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4528:6: Unknown port "RX_CTLE1_KHKL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4529:6: Unknown port "RX_CTLE2_KHKL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4530:6: Unknown port "RX_CTLE3_AGC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4531:6: Unknown port "RX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4532:6: Unknown port "RX_DDI_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4533:6: Unknown port "RX_DEFER_RESET_BUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4534:6: Unknown port "RX_DEGEN_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4535:6: Unknown port "RX_DFELPM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4536:6: Unknown port "RX_DFELPM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4537:6: Unknown port "RX_DFELPM_KLKH_AGC_STUP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4538:6: Unknown port "RX_DFE_AGC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4539:6: Unknown port "RX_DFE_AGC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4540:6: Unknown port "RX_DFE_KL_LPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4541:6: Unknown port "RX_DFE_KL_LPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4542:6: Unknown port "RX_DFE_KL_LPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4543:6: Unknown port "RX_DFE_KL_LPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4544:6: Unknown port "RX_DFE_LPM_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4545:6: Unknown port "RX_DISPERR_SEQ_MATCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4546:6: Unknown port "RX_DIV2_MODE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4547:6: Unknown port "RX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4548:6: Unknown port "RX_EN_CTLE_RCAL_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4549:6: Unknown port "RX_EN_HI_LR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4550:6: Unknown port "RX_EXT_RL_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4551:6: Unknown port "RX_EYESCAN_VS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4552:6: Unknown port "RX_EYESCAN_VS_NEG_DIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4553:6: Unknown port "RX_EYESCAN_VS_RANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4554:6: Unknown port "RX_EYESCAN_VS_UT_SIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4555:6: Unknown port "RX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4556:6: Unknown port "RX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4557:6: Unknown port "RX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4558:6: Unknown port "RX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4559:6: Unknown port "RX_PROGDIV_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4560:6: Unknown port "RX_RESLOAD_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4561:6: Unknown port "RX_RESLOAD_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4562:6: Unknown port "RX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4563:6: Unknown port "RX_SIG_VALID_DLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4564:6: Unknown port "RX_SUM_DFETAPREP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4565:6: Unknown port "RX_SUM_IREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4566:6: Unknown port "RX_SUM_VCMTUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4567:6: Unknown port "RX_SUM_VCM_OVWR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4568:6: Unknown port "RX_SUM_VREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4569:6: Unknown port "RX_TUNE_AFE_OS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4570:6: Unknown port "RX_VREG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4571:6: Unknown port "RX_VREG_PDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4572:6: Unknown port "RX_WIDEMODE_CDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4573:6: Unknown port "RX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4574:6: Unknown port "RX_XMODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4575:6: Unknown port "SAS_MAX_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4576:6: Unknown port "SAS_MIN_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4577:6: Unknown port "SATA_BURST_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4578:6: Unknown port "SATA_BURST_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4579:6: Unknown port "SATA_CPLL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4580:6: Unknown port "SATA_EIDLE_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4581:6: Unknown port "SATA_MAX_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4582:6: Unknown port "SATA_MAX_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4583:6: Unknown port "SATA_MAX_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4584:6: Unknown port "SATA_MIN_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4585:6: Unknown port "SATA_MIN_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4586:6: Unknown port "SATA_MIN_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4587:6: Unknown port "SHOW_REALIGN_COMMA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4588:6: Unknown port "TAPDLY_SET_TX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4589:6: Unknown port "TEMPERATURE_PAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4590:6: Unknown port "TERM_RCAL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4591:6: Unknown port "TERM_RCAL_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4592:6: Unknown port "TRANS_TIME_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4593:6: Unknown port "TST_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4594:6: Unknown port "TST_RSV1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4595:6: Unknown port "TXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4596:6: Unknown port "TXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4597:6: Unknown port "TXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4598:6: Unknown port "TXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4599:6: Unknown port "TXFIFO_ADDR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4600:6: Unknown port "TXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4601:6: Unknown port "TXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4602:6: Unknown port "TXOUTCLKPCS_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4603:6: Unknown port "TXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4604:6: Unknown port "TXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4605:6: Unknown port "TXPHDLY_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4606:6: Unknown port "TXPHDLY_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4607:6: Unknown port "TXPH_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4608:6: Unknown port "TXPH_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4609:6: Unknown port "TXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4610:6: Unknown port "TXPI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4611:6: Unknown port "TXPI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4612:6: Unknown port "TXPI_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4613:6: Unknown port "TXPI_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4614:6: Unknown port "TXPI_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4615:6: Unknown port "TXPI_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4616:6: Unknown port "TXPI_GRAY_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4617:6: Unknown port "TXPI_INVSTROBE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4618:6: Unknown port "TXPI_LPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4619:6: Unknown port "TXPI_PPMCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4620:6: Unknown port "TXPI_PPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4621:6: Unknown port "TXPI_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4622:6: Unknown port "TXPI_SYNFREQ_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4623:6: Unknown port "TXPI_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4624:6: Unknown port "TXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4625:6: Unknown port "TXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4626:6: Unknown port "TXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4627:6: Unknown port "TXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4628:6: Unknown port "TX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4629:6: Unknown port "TX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4630:6: Unknown port "TX_CLKREG_PDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4631:6: Unknown port "TX_CLKREG_SET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4632:6: Unknown port "TX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4633:6: Unknown port "TX_DCD_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4634:6: Unknown port "TX_DCD_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4635:6: Unknown port "TX_DEEMPH0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4636:6: Unknown port "TX_DEEMPH1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4637:6: Unknown port "TX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4638:6: Unknown port "TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4639:6: Unknown port "TX_DRVMUX_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4640:6: Unknown port "TX_EIDLE_ASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4641:6: Unknown port "TX_EIDLE_DEASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4642:6: Unknown port "TX_EML_PHI_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4643:6: Unknown port "TX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4644:6: Unknown port "TX_FIFO_BYP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4645:6: Unknown port "TX_IDLE_DATA_ZERO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4646:6: Unknown port "TX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4647:6: Unknown port "TX_LOOPBACK_DRIVE_HIZ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4648:6: Unknown port "TX_MAINCURSOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4649:6: Unknown port "TX_MARGIN_FULL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4650:6: Unknown port "TX_MARGIN_FULL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4651:6: Unknown port "TX_MARGIN_FULL_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4652:6: Unknown port "TX_MARGIN_FULL_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4653:6: Unknown port "TX_MARGIN_FULL_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4654:6: Unknown port "TX_MARGIN_LOW_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4655:6: Unknown port "TX_MARGIN_LOW_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4656:6: Unknown port "TX_MARGIN_LOW_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4657:6: Unknown port "TX_MARGIN_LOW_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4658:6: Unknown port "TX_MARGIN_LOW_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4659:6: Unknown port "TX_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4660:6: Unknown port "TX_PHICAL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4661:6: Unknown port "TX_PHICAL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4662:6: Unknown port "TX_PHICAL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4663:6: Unknown port "TX_PI_BIASSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4664:6: Unknown port "TX_PI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4665:6: Unknown port "TX_PI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4666:6: Unknown port "TX_PI_DIV2_MODE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4667:6: Unknown port "TX_PI_SEL_QPLL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4668:6: Unknown port "TX_PI_SEL_QPLL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4669:6: Unknown port "TX_PMADATA_OPT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4670:6: Unknown port "TX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4671:6: Unknown port "TX_PREDRV_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4672:6: Unknown port "TX_PROGCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4673:6: Unknown port "TX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4674:6: Unknown port "TX_PROGDIV_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4675:6: Unknown port "TX_RXDETECT_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4676:6: Unknown port "TX_RXDETECT_REF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4677:6: Unknown port "TX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4678:6: Unknown port "TX_SARC_LPBK_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4679:6: Unknown port "TX_USERPATTERN_DATA0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4680:6: Unknown port "TX_USERPATTERN_DATA1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4681:6: Unknown port "TX_USERPATTERN_DATA2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4682:6: Unknown port "TX_USERPATTERN_DATA3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4683:6: Unknown port "TX_USERPATTERN_DATA4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4684:6: Unknown port "TX_USERPATTERN_DATA5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4685:6: Unknown port "TX_USERPATTERN_DATA6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4686:6: Unknown port "TX_USERPATTERN_DATA7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4687:6: Unknown port "TX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4688:6: Unknown port "USE_PCS_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4716:6: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4770:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4839:6: Unknown port "PMASCANCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4840:6: Unknown port "PMASCANCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4841:6: Unknown port "PMASCANCLK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4842:6: Unknown port "PMASCANCLK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4843:6: Unknown port "PMASCANCLK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4844:6: Unknown port "PMASCANCLK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4845:6: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4846:6: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4847:6: Unknown port "PMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4848:6: Unknown port "PMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4964:6: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4965:6: Unknown port "SCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4966:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4967:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4968:6: Unknown port "SCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4970:6: Unknown port "TSTCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4971:6: Unknown port "TSTCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4973:6: Unknown port "TSTPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4974:6: Unknown port "TSTPDOVRDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:5041:6: Unknown port "GSR".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4056:3: Null Actual: id:27968, type:RefModule, name:SIP_GTYE3_CHANNEL_INST.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 649
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_GTE4_ADV.v -l OBUFDS_GTE4_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LUT3.v -l LUT3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP_PREADD.v -l DSP_PREADD.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFHCE.v -l BUFHCE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:86:10: Unknown port "CE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:87:10: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:88:10: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:89:10: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:90:10: Unknown port "IGNORE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:91:10: Unknown port "IGNORE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:92:10: Unknown port "S0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:93:10: Unknown port "S1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:105:10: Unknown port "CE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:106:10: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:107:10: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:108:10: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:109:10: Unknown port "IGNORE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:110:10: Unknown port "IGNORE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:111:10: Unknown port "S0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:112:10: Unknown port "S1".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:85:5: Null Actual: id:96, type:RefModule, name:bufgctrl0_inst.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:100:5: Null Actual: id:125, type:RefModule, name:I1.
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:104:5: Null Actual: id:133, type:RefModule, name:bufgctrl1_inst.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 19
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ICAPE2.v -l ICAPE2.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:122:8: Unknown port "CSOB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:123:8: Unknown port "DONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:124:8: Unknown port "CCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:125:8: Unknown port "CSB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:126:8: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:127:8: Unknown port "INITB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:128:8: Unknown port "M".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:129:8: Unknown port "PROGB".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:116:3: Null Actual: id:454, type:RefModule, name:SIM_CONFIGE2_INST.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IDDR_2CLK.v -l IDDR_2CLK.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFT.v -l OBUFT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM64X1S.v -l RAM64X1S.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_IBUFDISABLE_INT.v -l IBUFDS_IBUFDISABLE_INT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ISERDES.v -l ISERDES.v.log
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDES.v:120:37: Unknown escaped sequence '\$'.
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDES.v:120:70: Unknown escaped sequence '\)'.
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDES.v:132:37: Unknown escaped sequence '\$'.
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDES.v:132:71: Unknown escaped sequence '\)'.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTHE3_COMMON.v -l GTHE3_COMMON.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:771:6: Unknown port "AEN_BGBS0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:772:6: Unknown port "AEN_BGBS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:773:6: Unknown port "AEN_MASTER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:774:6: Unknown port "AEN_MASTER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:775:6: Unknown port "AEN_PD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:776:6: Unknown port "AEN_PD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:777:6: Unknown port "AEN_QPLL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:778:6: Unknown port "AEN_QPLL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:779:6: Unknown port "AEN_REFCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:780:6: Unknown port "AEN_REFCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:781:6: Unknown port "AEN_RESET0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:782:6: Unknown port "AEN_RESET1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:783:6: Unknown port "AQDMUXSEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:784:6: Unknown port "AVCC_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:785:6: Unknown port "AVTT_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:786:6: Unknown port "A_BGMONITOREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:787:6: Unknown port "A_BGPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:788:6: Unknown port "A_GTREFCLKPD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:789:6: Unknown port "A_GTREFCLKPD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:790:6: Unknown port "A_QPLL0LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:791:6: Unknown port "A_QPLL0PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:792:6: Unknown port "A_QPLL0RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:793:6: Unknown port "A_QPLL1LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:794:6: Unknown port "A_QPLL1PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:795:6: Unknown port "A_QPLL1RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:796:6: Unknown port "BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:797:6: Unknown port "BIAS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:798:6: Unknown port "BIAS_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:799:6: Unknown port "BIAS_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:800:6: Unknown port "BIAS_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:801:6: Unknown port "BIAS_CFG_RSVD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:802:6: Unknown port "COMMON_AMUX_SEL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:803:6: Unknown port "COMMON_AMUX_SEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:804:6: Unknown port "COMMON_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:805:6: Unknown port "COMMON_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:806:6: Unknown port "COMMON_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:807:6: Unknown port "POR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:808:6: Unknown port "PPF0_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:809:6: Unknown port "PPF1_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:810:6: Unknown port "QPLL0_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:811:6: Unknown port "QPLL0_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:812:6: Unknown port "QPLL0_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:813:6: Unknown port "QPLL0_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:814:6: Unknown port "QPLL0_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:815:6: Unknown port "QPLL0_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:816:6: Unknown port "QPLL0_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:817:6: Unknown port "QPLL0_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:818:6: Unknown port "QPLL0_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:819:6: Unknown port "QPLL0_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:820:6: Unknown port "QPLL0_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:821:6: Unknown port "QPLL0_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:822:6: Unknown port "QPLL0_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:823:6: Unknown port "QPLL0_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:824:6: Unknown port "QPLL0_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:825:6: Unknown port "QPLL0_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:826:6: Unknown port "QPLL0_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:827:6: Unknown port "QPLL0_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:828:6: Unknown port "QPLL0_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:829:6: Unknown port "QPLL0_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:830:6: Unknown port "QPLL0_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:831:6: Unknown port "QPLL0_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:832:6: Unknown port "QPLL1_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:833:6: Unknown port "QPLL1_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:834:6: Unknown port "QPLL1_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:835:6: Unknown port "QPLL1_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:836:6: Unknown port "QPLL1_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:837:6: Unknown port "QPLL1_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:838:6: Unknown port "QPLL1_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:839:6: Unknown port "QPLL1_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:840:6: Unknown port "QPLL1_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:841:6: Unknown port "QPLL1_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:842:6: Unknown port "QPLL1_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:843:6: Unknown port "QPLL1_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:844:6: Unknown port "QPLL1_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:845:6: Unknown port "QPLL1_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:846:6: Unknown port "QPLL1_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:847:6: Unknown port "QPLL1_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:848:6: Unknown port "QPLL1_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:849:6: Unknown port "QPLL1_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:850:6: Unknown port "QPLL1_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:851:6: Unknown port "QPLL1_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:852:6: Unknown port "QPLL1_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:853:6: Unknown port "QPLL1_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:854:6: Unknown port "RCALSAP_TESTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:855:6: Unknown port "RCAL_APROBE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:856:6: Unknown port "REFCLK0_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:857:6: Unknown port "REFCLK0_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:858:6: Unknown port "REFCLK0_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:859:6: Unknown port "REFCLK1_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:860:6: Unknown port "REFCLK1_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:861:6: Unknown port "REFCLK1_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:862:6: Unknown port "RSVD_ATTR0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:863:6: Unknown port "RSVD_ATTR1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:864:6: Unknown port "RSVD_ATTR2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:865:6: Unknown port "RSVD_ATTR3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:866:6: Unknown port "RXRECCLKOUT0_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:867:6: Unknown port "RXRECCLKOUT1_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:868:6: Unknown port "SARC_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:869:6: Unknown port "SARC_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:870:6: Unknown port "SDM0DATA1_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:871:6: Unknown port "SDM0DATA1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:872:6: Unknown port "SDM0INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:873:6: Unknown port "SDM0INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:874:6: Unknown port "SDM0_DATA_PIN_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:875:6: Unknown port "SDM0_WIDTH_PIN_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:876:6: Unknown port "SDM1DATA1_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:877:6: Unknown port "SDM1DATA1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:878:6: Unknown port "SDM1INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:879:6: Unknown port "SDM1INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:880:6: Unknown port "SDM1_DATA_PIN_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:881:6: Unknown port "SDM1_WIDTH_PIN_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:882:6: Unknown port "VCCAUX_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:887:6: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:904:6: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:931:6: Unknown port "PMASCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:932:6: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:933:6: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:934:6: Unknown port "QDPMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:935:6: Unknown port "QDPMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:955:6: Unknown port "RXRECCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:956:6: Unknown port "GSR".
[ERR:IG0809] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:767:3: Null Actual: id:4735, type:RefModule, name:SIP_GTHE3_COMMON_INST.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 122
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FIFO36E1.v -l FIFO36E1.v.log
terminate called after throwing an instance of 'std::length_error'
  what():  basic_string::_M_create

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/Unisim/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/Unisim/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                            4947    4947       0         0
----------------------------------------------------------------
                                  4947    4947       0         0
===================== END REDUCTION RESULT =====================
