#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Feb  2 16:13:14 2018
# Process ID: 9404
# Current directory: C:/SharedProjects/Sadias_Directory/BERT/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8896 C:\SharedProjects\Sadias_Directory\BERT\project_3\project_3.xpr
# Log file: C:/SharedProjects/Sadias_Directory/BERT/project_3/vivado.log
# Journal file: C:/SharedProjects/Sadias_Directory/BERT/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.xpr
INFO: [Project 1-313] Project file moved from 'D:/Projects/Bean/BERT/project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 817.262 ; gain = 104.680
update_compile_order -fileset sources_1
open_bd_design {C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_bit1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_bit0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding cell -- xilinx.com:module_ref:serial_pipeline_delay:1.0 - serial_pipeline_delay_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:module_ref:dr_make8:1.0 - dr_make8_0
Adding cell -- xilinx.com:module_ref:dr_make8:1.0 - dr_make8_1
Adding cell -- xilinx.com:module_ref:data_recovery:1.0 - data_recovery_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:address_counter:1.0 - address_counter_0
Adding cell -- xilinx.com:module_ref:count_ones_8:1.0 - count_ones_8_0
Adding cell -- xilinx.com:ip:c_accum:12.0 - c_accum_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file <C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 921.051 ; gain = 83.512
launch_sdk -workspace C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk -hwspec C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk -hwspec C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb  2 16:47:04 2018] Launched impl_1...
Run output will be captured here: C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'design_1_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [D:/Projects/Bean/BERT/project_3/project_3.runs/impl_1/.Xil/Vivado-10072-rwy_idl_desktop/dcp61/design_1_util_ds_buf_0_0.edf:288]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/Projects/Bean/BERT/project_3/project_3.runs/impl_1/.Xil/Vivado-10072-rwy_idl_desktop/dcp61/design_1_util_ds_buf_0_0.edf:289]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_1/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [D:/Projects/Bean/BERT/project_3/project_3.runs/impl_1/.Xil/Vivado-10072-rwy_idl_desktop/dcp81/design_1_util_ds_buf_1_0.edf:285]
Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-9404-PHSX-79FJZ32/dcp1/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-9404-PHSX-79FJZ32/dcp1/design_1_wrapper_board.xdc]
Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-9404-PHSX-79FJZ32/dcp1/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1909.484 ; gain = 577.207
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-9404-PHSX-79FJZ32/dcp1/design_1_wrapper_early.xdc]
Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-9404-PHSX-79FJZ32/dcp1/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-9404-PHSX-79FJZ32/dcp1/design_1_wrapper.xdc]
Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-9404-PHSX-79FJZ32/dcp1/design_1_wrapper_late.xdc]
Finished Parsing XDC File [C:/SharedProjects/Sadias_Directory/BERT/project_3/.Xil/Vivado-9404-PHSX-79FJZ32/dcp1/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.726 . Memory (MB): peak = 1917.313 ; gain = 7.078
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.726 . Memory (MB): peak = 1917.313 ; gain = 7.078
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2072.270 ; gain = 1110.070
file copy -force C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.runs/impl_1/design_1_wrapper.sysdef C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb  2 17:22:55 2018...
