                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:36 2022
                              5 ;--------------------------------------------------------
                              6 	.cs08
                              7 	.module _fsmul
                              8 	.optsdcc -ms08
                              9 	
                             10 	.area HOME    (CODE)
                             11 	.area GSINIT0 (CODE)
                             12 	.area GSINIT  (CODE)
                             13 	.area GSFINAL (CODE)
                             14 	.area CSEG    (CODE)
                             15 	.area XINIT   (CODE)
                             16 	.area CONST   (CODE)
                             17 	.area DSEG    (PAG)
                             18 	.area OSEG    (PAG, OVR)
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl ___fsmul_PARM_2
                             25 	.globl ___fsmul_PARM_1
                             26 	.globl ___fsmul
                             27 ;--------------------------------------------------------
                             28 ; ram data
                             29 ;--------------------------------------------------------
                             30 	.area DSEG    (PAG)
   0000                      31 ___fsmul_sloc0_1_0:
   0000                      32 	.ds 4
   0004                      33 ___fsmul_sloc1_1_0:
   0004                      34 	.ds 4
                             35 ;--------------------------------------------------------
                             36 ; overlayable items in ram 
                             37 ;--------------------------------------------------------
                             38 ;--------------------------------------------------------
                             39 ; absolute ram data
                             40 ;--------------------------------------------------------
                             41 	.area IABS    (ABS)
                             42 	.area IABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; absolute external ram data
                             45 ;--------------------------------------------------------
                             46 	.area XABS    (ABS)
                             47 ;--------------------------------------------------------
                             48 ; external initialized ram data
                             49 ;--------------------------------------------------------
                             50 	.area XISEG
                             51 ;--------------------------------------------------------
                             52 ; extended address mode data
                             53 ;--------------------------------------------------------
                             54 	.area XSEG
   0000                      55 ___fsmul_PARM_1:
   0000                      56 	.ds 4
   0004                      57 ___fsmul_PARM_2:
   0004                      58 	.ds 4
   0008                      59 ___fsmul_fl1_1_21:
   0008                      60 	.ds 4
   000C                      61 ___fsmul_fl2_1_21:
   000C                      62 	.ds 4
   0010                      63 ___fsmul_result_1_21:
   0010                      64 	.ds 4
   0014                      65 ___fsmul_exp_1_21:
   0014                      66 	.ds 2
   0016                      67 ___fsmul_sign_1_21:
   0016                      68 	.ds 1
                             69 ;--------------------------------------------------------
                             70 ; global & static initialisations
                             71 ;--------------------------------------------------------
                             72 	.area HOME    (CODE)
                             73 	.area GSINIT  (CODE)
                             74 	.area GSFINAL (CODE)
                             75 	.area GSINIT  (CODE)
                             76 ;--------------------------------------------------------
                             77 ; Home
                             78 ;--------------------------------------------------------
                             79 	.area HOME    (CODE)
                             80 	.area HOME    (CODE)
                             81 ;--------------------------------------------------------
                             82 ; code
                             83 ;--------------------------------------------------------
                             84 	.area CSEG    (CODE)
                             85 ;------------------------------------------------------------
                             86 ;Allocation info for local variables in function '__fsmul'
                             87 ;------------------------------------------------------------
                             88 ;sloc0                     Allocated with name '___fsmul_sloc0_1_0'
                             89 ;sloc1                     Allocated with name '___fsmul_sloc1_1_0'
                             90 ;a1                        Allocated with name '___fsmul_PARM_1'
                             91 ;a2                        Allocated with name '___fsmul_PARM_2'
                             92 ;fl1                       Allocated with name '___fsmul_fl1_1_21'
                             93 ;fl2                       Allocated with name '___fsmul_fl2_1_21'
                             94 ;result                    Allocated with name '___fsmul_result_1_21'
                             95 ;exp                       Allocated with name '___fsmul_exp_1_21'
                             96 ;sign                      Allocated with name '___fsmul_sign_1_21'
                             97 ;------------------------------------------------------------
                             98 ;../_fsmul.c:241: float __fsmul (float a1, float a2) {
                             99 ;	-----------------------------------------
                            100 ;	 function __fsmul
                            101 ;	-----------------------------------------
                            102 ;	Register assignment is optimal.
                            103 ;	Stack space usage: 0 bytes.
   0000                     104 ___fsmul:
                            105 ;../_fsmul.c:247: fl1.f = a1;
   0000 C6r00r00      [ 4]  106 	lda	___fsmul_PARM_1
   0003 C7r00r08      [ 4]  107 	sta	___fsmul_fl1_1_21
   0006 C6r00r01      [ 4]  108 	lda	(___fsmul_PARM_1 + 1)
   0009 C7r00r09      [ 4]  109 	sta	(___fsmul_fl1_1_21 + 1)
   000C C6r00r02      [ 4]  110 	lda	(___fsmul_PARM_1 + 2)
   000F C7r00r0A      [ 4]  111 	sta	(___fsmul_fl1_1_21 + 2)
   0012 C6r00r03      [ 4]  112 	lda	(___fsmul_PARM_1 + 3)
   0015 C7r00r0B      [ 4]  113 	sta	(___fsmul_fl1_1_21 + 3)
                            114 ;../_fsmul.c:248: fl2.f = a2;
   0018 C6r00r04      [ 4]  115 	lda	___fsmul_PARM_2
   001B C7r00r0C      [ 4]  116 	sta	___fsmul_fl2_1_21
   001E C6r00r05      [ 4]  117 	lda	(___fsmul_PARM_2 + 1)
   0021 C7r00r0D      [ 4]  118 	sta	(___fsmul_fl2_1_21 + 1)
   0024 C6r00r06      [ 4]  119 	lda	(___fsmul_PARM_2 + 2)
   0027 C7r00r0E      [ 4]  120 	sta	(___fsmul_fl2_1_21 + 2)
   002A C6r00r07      [ 4]  121 	lda	(___fsmul_PARM_2 + 3)
   002D C7r00r0F      [ 4]  122 	sta	(___fsmul_fl2_1_21 + 3)
                            123 ;../_fsmul.c:250: if (!fl1.l || !fl2.l)
   0030 C6r00r08      [ 4]  124 	lda	___fsmul_fl1_1_21
   0033 B7*00         [ 3]  125 	sta	*___fsmul_sloc0_1_0
   0035 C6r00r09      [ 4]  126 	lda	(___fsmul_fl1_1_21 + 1)
   0038 B7*01         [ 3]  127 	sta	*(___fsmul_sloc0_1_0 + 1)
   003A C6r00r0A      [ 4]  128 	lda	(___fsmul_fl1_1_21 + 2)
   003D B7*02         [ 3]  129 	sta	*(___fsmul_sloc0_1_0 + 2)
   003F C6r00r0B      [ 4]  130 	lda	(___fsmul_fl1_1_21 + 3)
   0042 B7*03         [ 3]  131 	sta	*(___fsmul_sloc0_1_0 + 3)
   0044 B6*00         [ 3]  132 	lda	*___fsmul_sloc0_1_0
   0046 BA*01         [ 3]  133 	ora	*(___fsmul_sloc0_1_0 + 1)
   0048 BA*02         [ 3]  134 	ora	*(___fsmul_sloc0_1_0 + 2)
   004A BA*03         [ 3]  135 	ora	*(___fsmul_sloc0_1_0 + 3)
   004C 27 1E         [ 3]  136 	beq	00101$
   004E C6r00r0C      [ 4]  137 	lda	___fsmul_fl2_1_21
   0051 B7*00         [ 3]  138 	sta	*___fsmul_sloc0_1_0
   0053 C6r00r0D      [ 4]  139 	lda	(___fsmul_fl2_1_21 + 1)
   0056 B7*01         [ 3]  140 	sta	*(___fsmul_sloc0_1_0 + 1)
   0058 C6r00r0E      [ 4]  141 	lda	(___fsmul_fl2_1_21 + 2)
   005B B7*02         [ 3]  142 	sta	*(___fsmul_sloc0_1_0 + 2)
   005D C6r00r0F      [ 4]  143 	lda	(___fsmul_fl2_1_21 + 3)
   0060 B7*03         [ 3]  144 	sta	*(___fsmul_sloc0_1_0 + 3)
   0062 B6*00         [ 3]  145 	lda	*___fsmul_sloc0_1_0
   0064 BA*01         [ 3]  146 	ora	*(___fsmul_sloc0_1_0 + 1)
   0066 BA*02         [ 3]  147 	ora	*(___fsmul_sloc0_1_0 + 2)
   0068 BA*03         [ 3]  148 	ora	*(___fsmul_sloc0_1_0 + 3)
   006A 26 07         [ 3]  149 	bne	00102$
   006C                     150 00101$:
                            151 ;../_fsmul.c:251: return (0);
   006C 4F            [ 1]  152 	clra
   006D 97            [ 1]  153 	tax
   006E B7*00         [ 3]  154 	sta	*___SDCC_hc08_ret2
   0070 B7*00         [ 3]  155 	sta	*___SDCC_hc08_ret3
   0072 81            [ 6]  156 	rts
   0073                     157 00102$:
                            158 ;../_fsmul.c:254: sign = SIGN (fl1.l) ^ SIGN (fl2.l);
   0073 C6r00r08      [ 4]  159 	lda	___fsmul_fl1_1_21
   0076 B7*00         [ 3]  160 	sta	*___fsmul_sloc0_1_0
   0078 C6r00r09      [ 4]  161 	lda	(___fsmul_fl1_1_21 + 1)
   007B B7*01         [ 3]  162 	sta	*(___fsmul_sloc0_1_0 + 1)
   007D C6r00r0A      [ 4]  163 	lda	(___fsmul_fl1_1_21 + 2)
   0080 B7*02         [ 3]  164 	sta	*(___fsmul_sloc0_1_0 + 2)
   0082 C6r00r0B      [ 4]  165 	lda	(___fsmul_fl1_1_21 + 3)
   0085 B7*03         [ 3]  166 	sta	*(___fsmul_sloc0_1_0 + 3)
   0087 B6*00         [ 3]  167 	lda	*___fsmul_sloc0_1_0
   0089 49            [ 1]  168 	rola
   008A 4F            [ 1]  169 	clra
   008B 49            [ 1]  170 	rola
   008C B7*00         [ 3]  171 	sta	*___fsmul_sloc0_1_0
   008E C6r00r0C      [ 4]  172 	lda	___fsmul_fl2_1_21
   0091 B7*04         [ 3]  173 	sta	*___fsmul_sloc1_1_0
   0093 C6r00r0D      [ 4]  174 	lda	(___fsmul_fl2_1_21 + 1)
   0096 B7*05         [ 3]  175 	sta	*(___fsmul_sloc1_1_0 + 1)
   0098 C6r00r0E      [ 4]  176 	lda	(___fsmul_fl2_1_21 + 2)
   009B B7*06         [ 3]  177 	sta	*(___fsmul_sloc1_1_0 + 2)
   009D C6r00r0F      [ 4]  178 	lda	(___fsmul_fl2_1_21 + 3)
   00A0 B7*07         [ 3]  179 	sta	*(___fsmul_sloc1_1_0 + 3)
   00A2 B6*04         [ 3]  180 	lda	*___fsmul_sloc1_1_0
   00A4 49            [ 1]  181 	rola
   00A5 4F            [ 1]  182 	clra
   00A6 49            [ 1]  183 	rola
   00A7 B8*00         [ 3]  184 	eor	*___fsmul_sloc0_1_0
   00A9 C7r00r16      [ 4]  185 	sta	___fsmul_sign_1_21
                            186 ;../_fsmul.c:255: exp = EXP (fl1.l) - EXCESS;
   00AC C6r00r08      [ 4]  187 	lda	___fsmul_fl1_1_21
   00AF B7*04         [ 3]  188 	sta	*___fsmul_sloc1_1_0
   00B1 C6r00r09      [ 4]  189 	lda	(___fsmul_fl1_1_21 + 1)
   00B4 B7*05         [ 3]  190 	sta	*(___fsmul_sloc1_1_0 + 1)
   00B6 C6r00r0A      [ 4]  191 	lda	(___fsmul_fl1_1_21 + 2)
   00B9 B7*06         [ 3]  192 	sta	*(___fsmul_sloc1_1_0 + 2)
   00BB C6r00r0B      [ 4]  193 	lda	(___fsmul_fl1_1_21 + 3)
   00BE B7*07         [ 3]  194 	sta	*(___fsmul_sloc1_1_0 + 3)
   00C0 B6*05         [ 3]  195 	lda	*(___fsmul_sloc1_1_0 + 1)
   00C2 BE*04         [ 3]  196 	ldx	*___fsmul_sloc1_1_0
   00C4 48            [ 1]  197 	lsla
   00C5 9F            [ 1]  198 	txa
   00C6 49            [ 1]  199 	rola
   00C7 5F            [ 1]  200 	clrx
   00C8 59            [ 1]  201 	rolx
   00C9 B7*07         [ 3]  202 	sta	*(___fsmul_sloc1_1_0 + 3)
   00CB BF*06         [ 3]  203 	stx	*(___fsmul_sloc1_1_0 + 2)
   00CD 6E 00*05      [ 4]  204 	mov	#0x00,*(___fsmul_sloc1_1_0 + 1)
   00D0 6E 00*04      [ 4]  205 	mov	#0x00,*___fsmul_sloc1_1_0
   00D3 6E 00*06      [ 4]  206 	mov	#0x00,*(___fsmul_sloc1_1_0 + 2)
   00D6 6E 00*05      [ 4]  207 	mov	#0x00,*(___fsmul_sloc1_1_0 + 1)
   00D9 6E 00*04      [ 4]  208 	mov	#0x00,*___fsmul_sloc1_1_0
   00DC B6*07         [ 3]  209 	lda	*(___fsmul_sloc1_1_0 + 3)
   00DE A0 7E         [ 2]  210 	sub	#0x7E
   00E0 B7*07         [ 3]  211 	sta	*(___fsmul_sloc1_1_0 + 3)
   00E2 B6*06         [ 3]  212 	lda	*(___fsmul_sloc1_1_0 + 2)
   00E4 A2 00         [ 2]  213 	sbc	#0x00
   00E6 B7*06         [ 3]  214 	sta	*(___fsmul_sloc1_1_0 + 2)
   00E8 B6*05         [ 3]  215 	lda	*(___fsmul_sloc1_1_0 + 1)
   00EA A2 00         [ 2]  216 	sbc	#0x00
   00EC B7*05         [ 3]  217 	sta	*(___fsmul_sloc1_1_0 + 1)
   00EE B6*04         [ 3]  218 	lda	*___fsmul_sloc1_1_0
   00F0 A2 00         [ 2]  219 	sbc	#0x00
   00F2 B7*04         [ 3]  220 	sta	*___fsmul_sloc1_1_0
   00F4 B6*07         [ 3]  221 	lda	*(___fsmul_sloc1_1_0 + 3)
   00F6 C7r00r15      [ 4]  222 	sta	(___fsmul_exp_1_21 + 1)
   00F9 B6*06         [ 3]  223 	lda	*(___fsmul_sloc1_1_0 + 2)
   00FB C7r00r14      [ 4]  224 	sta	___fsmul_exp_1_21
                            225 ;../_fsmul.c:256: exp += EXP (fl2.l);
   00FE C6r00r0C      [ 4]  226 	lda	___fsmul_fl2_1_21
   0101 B7*04         [ 3]  227 	sta	*___fsmul_sloc1_1_0
   0103 C6r00r0D      [ 4]  228 	lda	(___fsmul_fl2_1_21 + 1)
   0106 B7*05         [ 3]  229 	sta	*(___fsmul_sloc1_1_0 + 1)
   0108 C6r00r0E      [ 4]  230 	lda	(___fsmul_fl2_1_21 + 2)
   010B B7*06         [ 3]  231 	sta	*(___fsmul_sloc1_1_0 + 2)
   010D C6r00r0F      [ 4]  232 	lda	(___fsmul_fl2_1_21 + 3)
   0110 B7*07         [ 3]  233 	sta	*(___fsmul_sloc1_1_0 + 3)
   0112 B6*05         [ 3]  234 	lda	*(___fsmul_sloc1_1_0 + 1)
   0114 BE*04         [ 3]  235 	ldx	*___fsmul_sloc1_1_0
   0116 48            [ 1]  236 	lsla
   0117 9F            [ 1]  237 	txa
   0118 49            [ 1]  238 	rola
   0119 5F            [ 1]  239 	clrx
   011A 59            [ 1]  240 	rolx
   011B B7*07         [ 3]  241 	sta	*(___fsmul_sloc1_1_0 + 3)
   011D BF*06         [ 3]  242 	stx	*(___fsmul_sloc1_1_0 + 2)
   011F 6E 00*05      [ 4]  243 	mov	#0x00,*(___fsmul_sloc1_1_0 + 1)
   0122 6E 00*04      [ 4]  244 	mov	#0x00,*___fsmul_sloc1_1_0
   0125 6E 00*06      [ 4]  245 	mov	#0x00,*(___fsmul_sloc1_1_0 + 2)
   0128 6E 00*05      [ 4]  246 	mov	#0x00,*(___fsmul_sloc1_1_0 + 1)
   012B 6E 00*04      [ 4]  247 	mov	#0x00,*___fsmul_sloc1_1_0
   012E C6r00r15      [ 4]  248 	lda	(___fsmul_exp_1_21 + 1)
   0131 B7*03         [ 3]  249 	sta	*(___fsmul_sloc0_1_0 + 3)
   0133 C6r00r14      [ 4]  250 	lda	___fsmul_exp_1_21
   0136 B7*02         [ 3]  251 	sta	*(___fsmul_sloc0_1_0 + 2)
   0138 49            [ 1]  252 	rola	
   0139 4F            [ 1]  253 	clra	
   013A A2 00         [ 2]  254 	sbc	#0x00
   013C B7*01         [ 3]  255 	sta	*(___fsmul_sloc0_1_0 + 1)
   013E B7*00         [ 3]  256 	sta	*___fsmul_sloc0_1_0
   0140 B6*03         [ 3]  257 	lda	*(___fsmul_sloc0_1_0 + 3)
   0142 BB*07         [ 3]  258 	add	*(___fsmul_sloc1_1_0 + 3)
   0144 B7*07         [ 3]  259 	sta	*(___fsmul_sloc1_1_0 + 3)
   0146 B6*02         [ 3]  260 	lda	*(___fsmul_sloc0_1_0 + 2)
   0148 B9*06         [ 3]  261 	adc	*(___fsmul_sloc1_1_0 + 2)
   014A B7*06         [ 3]  262 	sta	*(___fsmul_sloc1_1_0 + 2)
   014C B6*01         [ 3]  263 	lda	*(___fsmul_sloc0_1_0 + 1)
   014E B9*05         [ 3]  264 	adc	*(___fsmul_sloc1_1_0 + 1)
   0150 B7*05         [ 3]  265 	sta	*(___fsmul_sloc1_1_0 + 1)
   0152 B6*00         [ 3]  266 	lda	*___fsmul_sloc0_1_0
   0154 B9*04         [ 3]  267 	adc	*___fsmul_sloc1_1_0
   0156 B7*04         [ 3]  268 	sta	*___fsmul_sloc1_1_0
   0158 B6*07         [ 3]  269 	lda	*(___fsmul_sloc1_1_0 + 3)
   015A C7r00r15      [ 4]  270 	sta	(___fsmul_exp_1_21 + 1)
   015D B6*06         [ 3]  271 	lda	*(___fsmul_sloc1_1_0 + 2)
   015F C7r00r14      [ 4]  272 	sta	___fsmul_exp_1_21
                            273 ;../_fsmul.c:258: fl1.l = MANT (fl1.l);
   0162 C6r00r08      [ 4]  274 	lda	___fsmul_fl1_1_21
   0165 B7*04         [ 3]  275 	sta	*___fsmul_sloc1_1_0
   0167 C6r00r09      [ 4]  276 	lda	(___fsmul_fl1_1_21 + 1)
   016A B7*05         [ 3]  277 	sta	*(___fsmul_sloc1_1_0 + 1)
   016C C6r00r0A      [ 4]  278 	lda	(___fsmul_fl1_1_21 + 2)
   016F B7*06         [ 3]  279 	sta	*(___fsmul_sloc1_1_0 + 2)
   0171 C6r00r0B      [ 4]  280 	lda	(___fsmul_fl1_1_21 + 3)
   0174 B7*07         [ 3]  281 	sta	*(___fsmul_sloc1_1_0 + 3)
   0176 B6*05         [ 3]  282 	lda	*(___fsmul_sloc1_1_0 + 1)
   0178 A4 7F         [ 2]  283 	and	#0x7F
   017A B7*05         [ 3]  284 	sta	*(___fsmul_sloc1_1_0 + 1)
   017C 6E 00*04      [ 4]  285 	mov	#0x00,*___fsmul_sloc1_1_0
   017F 1E*05         [ 4]  286 	bset	#7,*(___fsmul_sloc1_1_0 + 1)
   0181 B6*04         [ 3]  287 	lda	*___fsmul_sloc1_1_0
   0183 C7r00r08      [ 4]  288 	sta	___fsmul_fl1_1_21
   0186 B6*05         [ 3]  289 	lda	*(___fsmul_sloc1_1_0 + 1)
   0188 C7r00r09      [ 4]  290 	sta	(___fsmul_fl1_1_21 + 1)
   018B B6*06         [ 3]  291 	lda	*(___fsmul_sloc1_1_0 + 2)
   018D C7r00r0A      [ 4]  292 	sta	(___fsmul_fl1_1_21 + 2)
   0190 B6*07         [ 3]  293 	lda	*(___fsmul_sloc1_1_0 + 3)
   0192 C7r00r0B      [ 4]  294 	sta	(___fsmul_fl1_1_21 + 3)
                            295 ;../_fsmul.c:259: fl2.l = MANT (fl2.l);
   0195 C6r00r0C      [ 4]  296 	lda	___fsmul_fl2_1_21
   0198 B7*04         [ 3]  297 	sta	*___fsmul_sloc1_1_0
   019A C6r00r0D      [ 4]  298 	lda	(___fsmul_fl2_1_21 + 1)
   019D B7*05         [ 3]  299 	sta	*(___fsmul_sloc1_1_0 + 1)
   019F C6r00r0E      [ 4]  300 	lda	(___fsmul_fl2_1_21 + 2)
   01A2 B7*06         [ 3]  301 	sta	*(___fsmul_sloc1_1_0 + 2)
   01A4 C6r00r0F      [ 4]  302 	lda	(___fsmul_fl2_1_21 + 3)
   01A7 B7*07         [ 3]  303 	sta	*(___fsmul_sloc1_1_0 + 3)
   01A9 B6*05         [ 3]  304 	lda	*(___fsmul_sloc1_1_0 + 1)
   01AB A4 7F         [ 2]  305 	and	#0x7F
   01AD B7*05         [ 3]  306 	sta	*(___fsmul_sloc1_1_0 + 1)
   01AF 6E 00*04      [ 4]  307 	mov	#0x00,*___fsmul_sloc1_1_0
   01B2 1E*05         [ 4]  308 	bset	#7,*(___fsmul_sloc1_1_0 + 1)
   01B4 B6*04         [ 3]  309 	lda	*___fsmul_sloc1_1_0
   01B6 C7r00r0C      [ 4]  310 	sta	___fsmul_fl2_1_21
   01B9 B6*05         [ 3]  311 	lda	*(___fsmul_sloc1_1_0 + 1)
   01BB C7r00r0D      [ 4]  312 	sta	(___fsmul_fl2_1_21 + 1)
   01BE B6*06         [ 3]  313 	lda	*(___fsmul_sloc1_1_0 + 2)
   01C0 C7r00r0E      [ 4]  314 	sta	(___fsmul_fl2_1_21 + 2)
   01C3 B6*07         [ 3]  315 	lda	*(___fsmul_sloc1_1_0 + 3)
   01C5 C7r00r0F      [ 4]  316 	sta	(___fsmul_fl2_1_21 + 3)
                            317 ;../_fsmul.c:262: result = (fl1.l >> 8) * (fl2.l >> 8);
   01C8 C6r00r08      [ 4]  318 	lda	___fsmul_fl1_1_21
   01CB B7*04         [ 3]  319 	sta	*___fsmul_sloc1_1_0
   01CD C6r00r09      [ 4]  320 	lda	(___fsmul_fl1_1_21 + 1)
   01D0 B7*05         [ 3]  321 	sta	*(___fsmul_sloc1_1_0 + 1)
   01D2 C6r00r0A      [ 4]  322 	lda	(___fsmul_fl1_1_21 + 2)
   01D5 B7*06         [ 3]  323 	sta	*(___fsmul_sloc1_1_0 + 2)
   01D7 C6r00r0B      [ 4]  324 	lda	(___fsmul_fl1_1_21 + 3)
   01DA B7*07         [ 3]  325 	sta	*(___fsmul_sloc1_1_0 + 3)
   01DC B6*06         [ 3]  326 	lda	*(___fsmul_sloc1_1_0 + 2)
   01DE C7r00r03      [ 4]  327 	sta	(__mullong_PARM_1 + 3)
   01E1 B6*05         [ 3]  328 	lda	*(___fsmul_sloc1_1_0 + 1)
   01E3 C7r00r02      [ 4]  329 	sta	(__mullong_PARM_1 + 2)
   01E6 B6*04         [ 3]  330 	lda	*___fsmul_sloc1_1_0
   01E8 C7r00r01      [ 4]  331 	sta	(__mullong_PARM_1 + 1)
   01EB 49            [ 1]  332 	rola
   01EC 4F            [ 1]  333 	clra
   01ED A2 00         [ 2]  334 	sbc	#0
   01EF C7r00r00      [ 4]  335 	sta	__mullong_PARM_1
   01F2 C6r00r0C      [ 4]  336 	lda	___fsmul_fl2_1_21
   01F5 B7*04         [ 3]  337 	sta	*___fsmul_sloc1_1_0
   01F7 C6r00r0D      [ 4]  338 	lda	(___fsmul_fl2_1_21 + 1)
   01FA B7*05         [ 3]  339 	sta	*(___fsmul_sloc1_1_0 + 1)
   01FC C6r00r0E      [ 4]  340 	lda	(___fsmul_fl2_1_21 + 2)
   01FF B7*06         [ 3]  341 	sta	*(___fsmul_sloc1_1_0 + 2)
   0201 C6r00r0F      [ 4]  342 	lda	(___fsmul_fl2_1_21 + 3)
   0204 B7*07         [ 3]  343 	sta	*(___fsmul_sloc1_1_0 + 3)
   0206 B6*06         [ 3]  344 	lda	*(___fsmul_sloc1_1_0 + 2)
   0208 C7r00r03      [ 4]  345 	sta	(__mullong_PARM_2 + 3)
   020B B6*05         [ 3]  346 	lda	*(___fsmul_sloc1_1_0 + 1)
   020D C7r00r02      [ 4]  347 	sta	(__mullong_PARM_2 + 2)
   0210 B6*04         [ 3]  348 	lda	*___fsmul_sloc1_1_0
   0212 C7r00r01      [ 4]  349 	sta	(__mullong_PARM_2 + 1)
   0215 49            [ 1]  350 	rola
   0216 4F            [ 1]  351 	clra
   0217 A2 00         [ 2]  352 	sbc	#0
   0219 C7r00r00      [ 4]  353 	sta	__mullong_PARM_2
   021C CDr00r00      [ 6]  354 	jsr	__mullong
   021F C7r00r13      [ 4]  355 	sta	(___fsmul_result_1_21 + 3)
   0222 CFr00r12      [ 4]  356 	stx	(___fsmul_result_1_21 + 2)
   0225 B6*00         [ 3]  357 	lda	*___SDCC_hc08_ret2
   0227 C7r00r11      [ 4]  358 	sta	(___fsmul_result_1_21 + 1)
   022A B6*00         [ 3]  359 	lda	*___SDCC_hc08_ret3
   022C C7r00r10      [ 4]  360 	sta	___fsmul_result_1_21
                            361 ;../_fsmul.c:263: result += ((fl1.l & (unsigned long) 0xFF) * (fl2.l >> 8)) >> 8;
   022F C6r00r08      [ 4]  362 	lda	___fsmul_fl1_1_21
   0232 B7*04         [ 3]  363 	sta	*___fsmul_sloc1_1_0
   0234 C6r00r09      [ 4]  364 	lda	(___fsmul_fl1_1_21 + 1)
   0237 B7*05         [ 3]  365 	sta	*(___fsmul_sloc1_1_0 + 1)
   0239 C6r00r0A      [ 4]  366 	lda	(___fsmul_fl1_1_21 + 2)
   023C B7*06         [ 3]  367 	sta	*(___fsmul_sloc1_1_0 + 2)
   023E C6r00r0B      [ 4]  368 	lda	(___fsmul_fl1_1_21 + 3)
   0241 B7*07         [ 3]  369 	sta	*(___fsmul_sloc1_1_0 + 3)
   0243 B6*07         [ 3]  370 	lda	*(___fsmul_sloc1_1_0 + 3)
   0245 C7r00r03      [ 4]  371 	sta	(__mullong_PARM_1 + 3)
   0248 4F            [ 1]  372 	clra
   0249 C7r00r02      [ 4]  373 	sta	(__mullong_PARM_1 + 2)
   024C C7r00r01      [ 4]  374 	sta	(__mullong_PARM_1 + 1)
   024F C7r00r00      [ 4]  375 	sta	__mullong_PARM_1
   0252 C6r00r0C      [ 4]  376 	lda	___fsmul_fl2_1_21
   0255 B7*04         [ 3]  377 	sta	*___fsmul_sloc1_1_0
   0257 C6r00r0D      [ 4]  378 	lda	(___fsmul_fl2_1_21 + 1)
   025A B7*05         [ 3]  379 	sta	*(___fsmul_sloc1_1_0 + 1)
   025C C6r00r0E      [ 4]  380 	lda	(___fsmul_fl2_1_21 + 2)
   025F B7*06         [ 3]  381 	sta	*(___fsmul_sloc1_1_0 + 2)
   0261 C6r00r0F      [ 4]  382 	lda	(___fsmul_fl2_1_21 + 3)
   0264 B7*07         [ 3]  383 	sta	*(___fsmul_sloc1_1_0 + 3)
   0266 B6*06         [ 3]  384 	lda	*(___fsmul_sloc1_1_0 + 2)
   0268 C7r00r03      [ 4]  385 	sta	(__mullong_PARM_2 + 3)
   026B B6*05         [ 3]  386 	lda	*(___fsmul_sloc1_1_0 + 1)
   026D C7r00r02      [ 4]  387 	sta	(__mullong_PARM_2 + 2)
   0270 B6*04         [ 3]  388 	lda	*___fsmul_sloc1_1_0
   0272 C7r00r01      [ 4]  389 	sta	(__mullong_PARM_2 + 1)
   0275 49            [ 1]  390 	rola
   0276 4F            [ 1]  391 	clra
   0277 A2 00         [ 2]  392 	sbc	#0
   0279 C7r00r00      [ 4]  393 	sta	__mullong_PARM_2
   027C CDr00r00      [ 6]  394 	jsr	__mullong
   027F B7*07         [ 3]  395 	sta	*(___fsmul_sloc1_1_0 + 3)
   0281 BF*06         [ 3]  396 	stx	*(___fsmul_sloc1_1_0 + 2)
   0283 4E*00*05      [ 6]  397 	mov	*___SDCC_hc08_ret2,*(___fsmul_sloc1_1_0 + 1)
   0286 4E*00*04      [ 6]  398 	mov	*___SDCC_hc08_ret3,*___fsmul_sloc1_1_0
   0289 4E*06*07      [ 6]  399 	mov	*(___fsmul_sloc1_1_0 + 2),*(___fsmul_sloc1_1_0 + 3)
   028C 4E*05*06      [ 6]  400 	mov	*(___fsmul_sloc1_1_0 + 1),*(___fsmul_sloc1_1_0 + 2)
   028F B6*04         [ 3]  401 	lda	*___fsmul_sloc1_1_0
   0291 B7*05         [ 3]  402 	sta	*(___fsmul_sloc1_1_0 + 1)
   0293 6E 00*04      [ 4]  403 	mov	#0x00,*___fsmul_sloc1_1_0
   0296 45r00r10      [ 3]  404 	ldhx	#___fsmul_result_1_21
   0299 E6 03         [ 3]  405 	lda	3,x
   029B BB*07         [ 3]  406 	add	*(___fsmul_sloc1_1_0 + 3)
   029D E7 03         [ 3]  407 	sta	3,x
   029F E6 02         [ 3]  408 	lda	2,x
   02A1 B9*06         [ 3]  409 	adc	*(___fsmul_sloc1_1_0 + 2)
   02A3 E7 02         [ 3]  410 	sta	2,x
   02A5 E6 01         [ 3]  411 	lda	1,x
   02A7 B9*05         [ 3]  412 	adc	*(___fsmul_sloc1_1_0 + 1)
   02A9 E7 01         [ 3]  413 	sta	1,x
   02AB F6            [ 3]  414 	lda	,x
   02AC B9*04         [ 3]  415 	adc	*___fsmul_sloc1_1_0
   02AE F7            [ 2]  416 	sta	,x
                            417 ;../_fsmul.c:264: result += ((fl2.l & (unsigned long) 0xFF) * (fl1.l >> 8)) >> 8;
   02AF C6r00r0C      [ 4]  418 	lda	___fsmul_fl2_1_21
   02B2 B7*04         [ 3]  419 	sta	*___fsmul_sloc1_1_0
   02B4 C6r00r0D      [ 4]  420 	lda	(___fsmul_fl2_1_21 + 1)
   02B7 B7*05         [ 3]  421 	sta	*(___fsmul_sloc1_1_0 + 1)
   02B9 C6r00r0E      [ 4]  422 	lda	(___fsmul_fl2_1_21 + 2)
   02BC B7*06         [ 3]  423 	sta	*(___fsmul_sloc1_1_0 + 2)
   02BE C6r00r0F      [ 4]  424 	lda	(___fsmul_fl2_1_21 + 3)
   02C1 B7*07         [ 3]  425 	sta	*(___fsmul_sloc1_1_0 + 3)
   02C3 B6*07         [ 3]  426 	lda	*(___fsmul_sloc1_1_0 + 3)
   02C5 C7r00r03      [ 4]  427 	sta	(__mullong_PARM_1 + 3)
   02C8 4F            [ 1]  428 	clra
   02C9 C7r00r02      [ 4]  429 	sta	(__mullong_PARM_1 + 2)
   02CC C7r00r01      [ 4]  430 	sta	(__mullong_PARM_1 + 1)
   02CF C7r00r00      [ 4]  431 	sta	__mullong_PARM_1
   02D2 C6r00r08      [ 4]  432 	lda	___fsmul_fl1_1_21
   02D5 B7*04         [ 3]  433 	sta	*___fsmul_sloc1_1_0
   02D7 C6r00r09      [ 4]  434 	lda	(___fsmul_fl1_1_21 + 1)
   02DA B7*05         [ 3]  435 	sta	*(___fsmul_sloc1_1_0 + 1)
   02DC C6r00r0A      [ 4]  436 	lda	(___fsmul_fl1_1_21 + 2)
   02DF B7*06         [ 3]  437 	sta	*(___fsmul_sloc1_1_0 + 2)
   02E1 C6r00r0B      [ 4]  438 	lda	(___fsmul_fl1_1_21 + 3)
   02E4 B7*07         [ 3]  439 	sta	*(___fsmul_sloc1_1_0 + 3)
   02E6 B6*06         [ 3]  440 	lda	*(___fsmul_sloc1_1_0 + 2)
   02E8 C7r00r03      [ 4]  441 	sta	(__mullong_PARM_2 + 3)
   02EB B6*05         [ 3]  442 	lda	*(___fsmul_sloc1_1_0 + 1)
   02ED C7r00r02      [ 4]  443 	sta	(__mullong_PARM_2 + 2)
   02F0 B6*04         [ 3]  444 	lda	*___fsmul_sloc1_1_0
   02F2 C7r00r01      [ 4]  445 	sta	(__mullong_PARM_2 + 1)
   02F5 49            [ 1]  446 	rola
   02F6 4F            [ 1]  447 	clra
   02F7 A2 00         [ 2]  448 	sbc	#0
   02F9 C7r00r00      [ 4]  449 	sta	__mullong_PARM_2
   02FC CDr00r00      [ 6]  450 	jsr	__mullong
   02FF B7*07         [ 3]  451 	sta	*(___fsmul_sloc1_1_0 + 3)
   0301 BF*06         [ 3]  452 	stx	*(___fsmul_sloc1_1_0 + 2)
   0303 4E*00*05      [ 6]  453 	mov	*___SDCC_hc08_ret2,*(___fsmul_sloc1_1_0 + 1)
   0306 4E*00*04      [ 6]  454 	mov	*___SDCC_hc08_ret3,*___fsmul_sloc1_1_0
   0309 4E*06*07      [ 6]  455 	mov	*(___fsmul_sloc1_1_0 + 2),*(___fsmul_sloc1_1_0 + 3)
   030C 4E*05*06      [ 6]  456 	mov	*(___fsmul_sloc1_1_0 + 1),*(___fsmul_sloc1_1_0 + 2)
   030F B6*04         [ 3]  457 	lda	*___fsmul_sloc1_1_0
   0311 B7*05         [ 3]  458 	sta	*(___fsmul_sloc1_1_0 + 1)
   0313 6E 00*04      [ 4]  459 	mov	#0x00,*___fsmul_sloc1_1_0
   0316 45r00r10      [ 3]  460 	ldhx	#___fsmul_result_1_21
   0319 E6 03         [ 3]  461 	lda	3,x
   031B BB*07         [ 3]  462 	add	*(___fsmul_sloc1_1_0 + 3)
   031D E7 03         [ 3]  463 	sta	3,x
   031F E6 02         [ 3]  464 	lda	2,x
   0321 B9*06         [ 3]  465 	adc	*(___fsmul_sloc1_1_0 + 2)
   0323 E7 02         [ 3]  466 	sta	2,x
   0325 E6 01         [ 3]  467 	lda	1,x
   0327 B9*05         [ 3]  468 	adc	*(___fsmul_sloc1_1_0 + 1)
   0329 E7 01         [ 3]  469 	sta	1,x
   032B F6            [ 3]  470 	lda	,x
   032C B9*04         [ 3]  471 	adc	*___fsmul_sloc1_1_0
   032E F7            [ 2]  472 	sta	,x
                            473 ;../_fsmul.c:267: result += 0x40;
   032F 45r00r10      [ 3]  474 	ldhx	#___fsmul_result_1_21
   0332 E6 03         [ 3]  475 	lda	3,x
   0334 AB 40         [ 2]  476 	add	#0x40
   0336 E7 03         [ 3]  477 	sta	3,x
   0338 24 09         [ 3]  478 	bcc	00145$
   033A 6C 02         [ 5]  479 	inc	2,x
   033C 26 05         [ 3]  480 	bne	00145$
   033E 6C 01         [ 5]  481 	inc	1,x
   0340 26 01         [ 3]  482 	bne	00145$
   0342 7C            [ 4]  483 	inc	,x
   0343                     484 00145$:
                            485 ;../_fsmul.c:269: if (result & SIGNBIT)
   0343 4F            [ 1]  486 	clra
   0344 87            [ 2]  487 	psha
   0345 C6r00r13      [ 4]  488 	lda	(___fsmul_result_1_21 + 3)
   0348 A4 00         [ 2]  489 	and	#0x00
   034A 9E EA 01      [ 4]  490 	ora	1,s
   034D 9E E7 01      [ 4]  491 	sta	1,s
   0350 C6r00r12      [ 4]  492 	lda	(___fsmul_result_1_21 + 2)
   0353 A4 00         [ 2]  493 	and	#0x00
   0355 9E EA 01      [ 4]  494 	ora	1,s
   0358 9E E7 01      [ 4]  495 	sta	1,s
   035B C6r00r11      [ 4]  496 	lda	(___fsmul_result_1_21 + 1)
   035E A4 00         [ 2]  497 	and	#0x00
   0360 9E EA 01      [ 4]  498 	ora	1,s
   0363 9E E7 01      [ 4]  499 	sta	1,s
   0366 C6r00r10      [ 4]  500 	lda	___fsmul_result_1_21
   0369 A4 80         [ 2]  501 	and	#0x80
   036B 9E EA 01      [ 4]  502 	ora	1,s
   036E 9E E7 01      [ 4]  503 	sta	1,s
   0371 86            [ 3]  504 	pula
   0372 4D            [ 1]  505 	tsta
   0373 27 2C         [ 3]  506 	beq	00105$
                            507 ;../_fsmul.c:272: result += 0x40;
   0375 45r00r10      [ 3]  508 	ldhx	#___fsmul_result_1_21
   0378 E6 03         [ 3]  509 	lda	3,x
   037A AB 40         [ 2]  510 	add	#0x40
   037C E7 03         [ 3]  511 	sta	3,x
   037E 24 09         [ 3]  512 	bcc	00147$
   0380 6C 02         [ 5]  513 	inc	2,x
   0382 26 05         [ 3]  514 	bne	00147$
   0384 6C 01         [ 5]  515 	inc	1,x
   0386 26 01         [ 3]  516 	bne	00147$
   0388 7C            [ 4]  517 	inc	,x
   0389                     518 00147$:
                            519 ;../_fsmul.c:273: result >>= 8;
   0389 C6r00r12      [ 4]  520 	lda	(___fsmul_result_1_21 + 2)
   038C C7r00r13      [ 4]  521 	sta	(___fsmul_result_1_21 + 3)
   038F C6r00r11      [ 4]  522 	lda	(___fsmul_result_1_21 + 1)
   0392 C7r00r12      [ 4]  523 	sta	(___fsmul_result_1_21 + 2)
   0395 C6r00r10      [ 4]  524 	lda	___fsmul_result_1_21
   0398 C7r00r11      [ 4]  525 	sta	(___fsmul_result_1_21 + 1)
   039B 5F            [ 1]  526 	clrx
   039C CFr00r10      [ 4]  527 	stx	___fsmul_result_1_21
   039F 20 34         [ 3]  528 	bra	00106$
   03A1                     529 00105$:
                            530 ;../_fsmul.c:277: result >>= 7;
   03A1 C6r00r13      [ 4]  531 	lda	(___fsmul_result_1_21 + 3)
   03A4 CEr00r12      [ 4]  532 	ldx	(___fsmul_result_1_21 + 2)
   03A7 48            [ 1]  533 	lsla
   03A8 9F            [ 1]  534 	txa
   03A9 49            [ 1]  535 	rola
   03AA 5F            [ 1]  536 	clrx
   03AB 59            [ 1]  537 	rolx
   03AC C7r00r13      [ 4]  538 	sta	(___fsmul_result_1_21 + 3)
   03AF CFr00r12      [ 4]  539 	stx	(___fsmul_result_1_21 + 2)
   03B2 C6r00r11      [ 4]  540 	lda	(___fsmul_result_1_21 + 1)
   03B5 48            [ 1]  541 	lsla	
   03B6 CAr00r12      [ 4]  542 	ora	(___fsmul_result_1_21 + 2)
   03B9 C7r00r12      [ 4]  543 	sta	(___fsmul_result_1_21 + 2)
   03BC C6r00r11      [ 4]  544 	lda	(___fsmul_result_1_21 + 1)
   03BF CEr00r10      [ 4]  545 	ldx	___fsmul_result_1_21
   03C2 48            [ 1]  546 	lsla
   03C3 9F            [ 1]  547 	txa
   03C4 49            [ 1]  548 	rola
   03C5 5F            [ 1]  549 	clrx
   03C6 59            [ 1]  550 	rolx
   03C7 C7r00r11      [ 4]  551 	sta	(___fsmul_result_1_21 + 1)
   03CA CFr00r10      [ 4]  552 	stx	___fsmul_result_1_21
                            553 ;../_fsmul.c:278: exp--;
   03CD 32r00r14      [ 5]  554 	ldhx	___fsmul_exp_1_21
   03D0 AF FF         [ 2]  555 	aix	#-1
   03D2 96r00r14      [ 5]  556 	sthx	___fsmul_exp_1_21
   03D5                     557 00106$:
                            558 ;../_fsmul.c:281: result &= ~HIDDEN;
   03D5 C6r00r13      [ 4]  559 	lda	(___fsmul_result_1_21 + 3)
   03D8 C7r00r13      [ 4]  560 	sta	(___fsmul_result_1_21 + 3)
   03DB C6r00r12      [ 4]  561 	lda	(___fsmul_result_1_21 + 2)
   03DE C7r00r12      [ 4]  562 	sta	(___fsmul_result_1_21 + 2)
   03E1 C6r00r11      [ 4]  563 	lda	(___fsmul_result_1_21 + 1)
   03E4 A4 7F         [ 2]  564 	and	#0x7F
   03E6 C7r00r11      [ 4]  565 	sta	(___fsmul_result_1_21 + 1)
   03E9 C6r00r10      [ 4]  566 	lda	___fsmul_result_1_21
   03EC C7r00r10      [ 4]  567 	sta	___fsmul_result_1_21
                            568 ;../_fsmul.c:284: if (exp >= 0x100)
   03EF C6r00r15      [ 4]  569 	lda	(___fsmul_exp_1_21 + 1)
   03F2 A0 00         [ 2]  570 	sub	#0x00
   03F4 C6r00r14      [ 4]  571 	lda	___fsmul_exp_1_21
   03F7 A2 01         [ 2]  572 	sbc	#0x01
   03F9 91 38         [ 3]  573 	blt	00111$
                            574 ;../_fsmul.c:285: fl1.l = (sign ? SIGNBIT : 0) | __INFINITY;
   03FB C6r00r16      [ 4]  575 	lda	___fsmul_sign_1_21
   03FE 27 0A         [ 3]  576 	beq	00115$
   0400 45 80 00      [ 3]  577 	ldhx	#0x8000
   0403 35*04         [ 4]  578 	sthx	*___fsmul_sloc1_1_0
   0405 8C            [ 1]  579 	clrh
   0406 35*06         [ 4]  580 	sthx	*(___fsmul_sloc1_1_0 + 2)
   0408 20 06         [ 3]  581 	bra	00116$
   040A                     582 00115$:
   040A 8C            [ 1]  583 	clrh
   040B 5F            [ 1]  584 	clrx
   040C 35*04         [ 4]  585 	sthx	*___fsmul_sloc1_1_0
   040E 35*06         [ 4]  586 	sthx	*(___fsmul_sloc1_1_0 + 2)
   0410                     587 00116$:
   0410 B6*05         [ 3]  588 	lda	*(___fsmul_sloc1_1_0 + 1)
   0412 AA 80         [ 2]  589 	ora	#0x80
   0414 B7*05         [ 3]  590 	sta	*(___fsmul_sloc1_1_0 + 1)
   0416 B6*04         [ 3]  591 	lda	*___fsmul_sloc1_1_0
   0418 AA 7F         [ 2]  592 	ora	#0x7F
   041A B7*04         [ 3]  593 	sta	*___fsmul_sloc1_1_0
   041C B6*04         [ 3]  594 	lda	*___fsmul_sloc1_1_0
   041E C7r00r08      [ 4]  595 	sta	___fsmul_fl1_1_21
   0421 B6*05         [ 3]  596 	lda	*(___fsmul_sloc1_1_0 + 1)
   0423 C7r00r09      [ 4]  597 	sta	(___fsmul_fl1_1_21 + 1)
   0426 B6*06         [ 3]  598 	lda	*(___fsmul_sloc1_1_0 + 2)
   0428 C7r00r0A      [ 4]  599 	sta	(___fsmul_fl1_1_21 + 2)
   042B B6*07         [ 3]  600 	lda	*(___fsmul_sloc1_1_0 + 3)
   042D C7r00r0B      [ 4]  601 	sta	(___fsmul_fl1_1_21 + 3)
   0430 CCr04rD1      [ 4]  602 	jmp	00112$
   0433                     603 00111$:
                            604 ;../_fsmul.c:286: else if (exp < 0)
   0433 C6r00r15      [ 4]  605 	lda	(___fsmul_exp_1_21 + 1)
   0436 A0 00         [ 2]  606 	sub	#0x00
   0438 C6r00r14      [ 4]  607 	lda	___fsmul_exp_1_21
   043B A2 00         [ 2]  608 	sbc	#0x00
   043D 90 10         [ 3]  609 	bge	00108$
                            610 ;../_fsmul.c:287: fl1.l = 0;
   043F 4F            [ 1]  611 	clra
   0440 C7r00r08      [ 4]  612 	sta	___fsmul_fl1_1_21
   0443 C7r00r09      [ 4]  613 	sta	(___fsmul_fl1_1_21 + 1)
   0446 C7r00r0A      [ 4]  614 	sta	(___fsmul_fl1_1_21 + 2)
   0449 C7r00r0B      [ 4]  615 	sta	(___fsmul_fl1_1_21 + 3)
   044C CCr04rD1      [ 4]  616 	jmp	00112$
   044F                     617 00108$:
                            618 ;../_fsmul.c:289: fl1.l = PACK (sign ? SIGNBIT : 0 , exp, result);
   044F C6r00r16      [ 4]  619 	lda	___fsmul_sign_1_21
   0452 27 0A         [ 3]  620 	beq	00117$
   0454 45 80 00      [ 3]  621 	ldhx	#0x8000
   0457 35*04         [ 4]  622 	sthx	*___fsmul_sloc1_1_0
   0459 8C            [ 1]  623 	clrh
   045A 35*06         [ 4]  624 	sthx	*(___fsmul_sloc1_1_0 + 2)
   045C 20 06         [ 3]  625 	bra	00118$
   045E                     626 00117$:
   045E 8C            [ 1]  627 	clrh
   045F 5F            [ 1]  628 	clrx
   0460 35*04         [ 4]  629 	sthx	*___fsmul_sloc1_1_0
   0462 35*06         [ 4]  630 	sthx	*(___fsmul_sloc1_1_0 + 2)
   0464                     631 00118$:
   0464 C6r00r15      [ 4]  632 	lda	(___fsmul_exp_1_21 + 1)
   0467 B7*03         [ 3]  633 	sta	*(___fsmul_sloc0_1_0 + 3)
   0469 C6r00r14      [ 4]  634 	lda	___fsmul_exp_1_21
   046C B7*02         [ 3]  635 	sta	*(___fsmul_sloc0_1_0 + 2)
   046E 49            [ 1]  636 	rola	
   046F 4F            [ 1]  637 	clra	
   0470 A2 00         [ 2]  638 	sbc	#0x00
   0472 B7*01         [ 3]  639 	sta	*(___fsmul_sloc0_1_0 + 1)
   0474 B7*00         [ 3]  640 	sta	*___fsmul_sloc0_1_0
   0476 B6*03         [ 3]  641 	lda	*(___fsmul_sloc0_1_0 + 3)
   0478 BE*02         [ 3]  642 	ldx	*(___fsmul_sloc0_1_0 + 2)
   047A 54            [ 1]  643 	lsrx
   047B 46            [ 1]  644 	rora
   047C 97            [ 1]  645 	tax
   047D 4F            [ 1]  646 	clra
   047E 46            [ 1]  647 	rora
   047F B7*01         [ 3]  648 	sta	*(___fsmul_sloc0_1_0 + 1)
   0481 BF*00         [ 3]  649 	stx	*___fsmul_sloc0_1_0
   0483 6E 00*03      [ 4]  650 	mov	#0x00,*(___fsmul_sloc0_1_0 + 3)
   0486 6E 00*02      [ 4]  651 	mov	#0x00,*(___fsmul_sloc0_1_0 + 2)
   0489 B6*07         [ 3]  652 	lda	*(___fsmul_sloc1_1_0 + 3)
   048B BA*03         [ 3]  653 	ora	*(___fsmul_sloc0_1_0 + 3)
   048D B7*07         [ 3]  654 	sta	*(___fsmul_sloc1_1_0 + 3)
   048F B6*06         [ 3]  655 	lda	*(___fsmul_sloc1_1_0 + 2)
   0491 BA*02         [ 3]  656 	ora	*(___fsmul_sloc0_1_0 + 2)
   0493 B7*06         [ 3]  657 	sta	*(___fsmul_sloc1_1_0 + 2)
   0495 B6*05         [ 3]  658 	lda	*(___fsmul_sloc1_1_0 + 1)
   0497 BA*01         [ 3]  659 	ora	*(___fsmul_sloc0_1_0 + 1)
   0499 B7*05         [ 3]  660 	sta	*(___fsmul_sloc1_1_0 + 1)
   049B B6*04         [ 3]  661 	lda	*___fsmul_sloc1_1_0
   049D BA*00         [ 3]  662 	ora	*___fsmul_sloc0_1_0
   049F B7*04         [ 3]  663 	sta	*___fsmul_sloc1_1_0
   04A1 B6*07         [ 3]  664 	lda	*(___fsmul_sloc1_1_0 + 3)
   04A3 CAr00r13      [ 4]  665 	ora	(___fsmul_result_1_21 + 3)
   04A6 B7*07         [ 3]  666 	sta	*(___fsmul_sloc1_1_0 + 3)
   04A8 B6*06         [ 3]  667 	lda	*(___fsmul_sloc1_1_0 + 2)
   04AA CAr00r12      [ 4]  668 	ora	(___fsmul_result_1_21 + 2)
   04AD B7*06         [ 3]  669 	sta	*(___fsmul_sloc1_1_0 + 2)
   04AF B6*05         [ 3]  670 	lda	*(___fsmul_sloc1_1_0 + 1)
   04B1 CAr00r11      [ 4]  671 	ora	(___fsmul_result_1_21 + 1)
   04B4 B7*05         [ 3]  672 	sta	*(___fsmul_sloc1_1_0 + 1)
   04B6 B6*04         [ 3]  673 	lda	*___fsmul_sloc1_1_0
   04B8 CAr00r10      [ 4]  674 	ora	___fsmul_result_1_21
   04BB B7*04         [ 3]  675 	sta	*___fsmul_sloc1_1_0
   04BD B6*04         [ 3]  676 	lda	*___fsmul_sloc1_1_0
   04BF C7r00r08      [ 4]  677 	sta	___fsmul_fl1_1_21
   04C2 B6*05         [ 3]  678 	lda	*(___fsmul_sloc1_1_0 + 1)
   04C4 C7r00r09      [ 4]  679 	sta	(___fsmul_fl1_1_21 + 1)
   04C7 B6*06         [ 3]  680 	lda	*(___fsmul_sloc1_1_0 + 2)
   04C9 C7r00r0A      [ 4]  681 	sta	(___fsmul_fl1_1_21 + 2)
   04CC B6*07         [ 3]  682 	lda	*(___fsmul_sloc1_1_0 + 3)
   04CE C7r00r0B      [ 4]  683 	sta	(___fsmul_fl1_1_21 + 3)
   04D1                     684 00112$:
                            685 ;../_fsmul.c:290: return (fl1.f);
   04D1 C6r00r08      [ 4]  686 	lda	___fsmul_fl1_1_21
   04D4 B7*04         [ 3]  687 	sta	*___fsmul_sloc1_1_0
   04D6 C6r00r09      [ 4]  688 	lda	(___fsmul_fl1_1_21 + 1)
   04D9 B7*05         [ 3]  689 	sta	*(___fsmul_sloc1_1_0 + 1)
   04DB C6r00r0A      [ 4]  690 	lda	(___fsmul_fl1_1_21 + 2)
   04DE B7*06         [ 3]  691 	sta	*(___fsmul_sloc1_1_0 + 2)
   04E0 C6r00r0B      [ 4]  692 	lda	(___fsmul_fl1_1_21 + 3)
   04E3 B7*07         [ 3]  693 	sta	*(___fsmul_sloc1_1_0 + 3)
   04E5 4E*04*00      [ 6]  694 	mov	*___fsmul_sloc1_1_0,*___SDCC_hc08_ret3
   04E8 4E*05*00      [ 6]  695 	mov	*(___fsmul_sloc1_1_0 + 1),*___SDCC_hc08_ret2
   04EB BE*06         [ 3]  696 	ldx	*(___fsmul_sloc1_1_0 + 2)
   04ED B6*07         [ 3]  697 	lda	*(___fsmul_sloc1_1_0 + 3)
   04EF 81            [ 6]  698 	rts
                            699 	.area CSEG    (CODE)
                            700 	.area CONST   (CODE)
                            701 	.area XINIT   (CODE)
                            702 	.area CABS    (ABS,CODE)
