Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  8 15:52:00 2021
| Host         : DESKTOP-RGK2DGP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Audio_Effect_Box_wrapper_timing_summary_routed.rpt -pb Audio_Effect_Box_wrapper_timing_summary_routed.pb -rpx Audio_Effect_Box_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Audio_Effect_Box_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.883        0.000                      0                 8145        0.017        0.000                      0                 8109        4.020        0.000                       0                  4164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.883        0.000                      0                 6891        0.017        0.000                      0                 6891        4.020        0.000                       0                  3534  
clk_fpga_1         12.818        0.000                      0                 1218        0.048        0.000                      0                 1218        9.020        0.000                       0                   630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         18.664        0.000                      0                   14                                                                        
clk_fpga_0    clk_fpga_1          8.546        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[70]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.637ns (10.312%)  route 5.540ns (89.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.586     9.306    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X42Y112        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[70]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.649    12.828    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X42Y112        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[70]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X42Y112        FDRE (Setup_fdre_C_R)       -0.732    12.189    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[70]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[74]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.637ns (10.312%)  route 5.540ns (89.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.586     9.306    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X42Y112        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[74]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.649    12.828    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X42Y112        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[74]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X42Y112        FDRE (Setup_fdre_C_R)       -0.732    12.189    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[74]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.637ns (10.256%)  route 5.574ns (89.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.620     9.340    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X39Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.648    12.827    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X39Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[47]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X39Y113        FDRE (Setup_fdre_C_R)       -0.637    12.283    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[47]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[120]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.637ns (10.297%)  route 5.549ns (89.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.595     9.315    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X37Y116        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[120]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.646    12.825    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X37Y116        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[120]/C
                         clock pessimism              0.247    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X37Y116        FDRE (Setup_fdre_C_R)       -0.637    12.281    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[120]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[175]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.637ns (10.464%)  route 5.451ns (89.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.496     9.217    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[175]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.648    12.827    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[175]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X32Y113        FDRE (Setup_fdre_C_R)       -0.732    12.188    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[175]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[178]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.637ns (10.464%)  route 5.451ns (89.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.496     9.217    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[178]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.648    12.827    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[178]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X32Y113        FDRE (Setup_fdre_C_R)       -0.732    12.188    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[178]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[179]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.637ns (10.464%)  route 5.451ns (89.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.496     9.217    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[179]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.648    12.827    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[179]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X32Y113        FDRE (Setup_fdre_C_R)       -0.732    12.188    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[179]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[181]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.637ns (10.464%)  route 5.451ns (89.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.496     9.217    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[181]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.648    12.827    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[181]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X32Y113        FDRE (Setup_fdre_C_R)       -0.732    12.188    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[181]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[183]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.637ns (10.464%)  route 5.451ns (89.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.496     9.217    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[183]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.648    12.827    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[183]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X32Y113        FDRE (Setup_fdre_C_R)       -0.732    12.188    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[183]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[187]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.637ns (10.464%)  route 5.451ns (89.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.835     3.129    Audio_Effect_Box_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y116        FDRE                                         r  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518     3.647 f  Audio_Effect_Box_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.954     6.601    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aresetn
    SLICE_X29Y103        LUT1 (Prop_lut1_I0_O)        0.119     6.720 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_AWReady_i_1/O
                         net (fo=288, routed)         2.496     9.217    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[187]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        1.648    12.827    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X32Y113        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[187]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X32Y113        FDRE (Setup_fdre_C_R)       -0.732    12.188    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus_reg[187]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  2.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.174%)  route 0.159ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.635     0.971    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X50Y102        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.148     1.119 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][71]/Q
                         net (fo=1, routed)           0.159     1.278    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[71]
    SLICE_X48Y102        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.911     1.277    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X48Y102        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[71]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.023     1.261    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.406%)  route 0.158ns (51.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.635     0.971    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X50Y100        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.148     1.119 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][39]/Q
                         net (fo=1, routed)           0.158     1.277    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[39]
    SLICE_X49Y101        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.911     1.277    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X49Y101        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[39]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.018     1.256    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.326%)  route 0.158ns (51.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.634     0.970    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X50Y105        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][30]/Q
                         net (fo=1, routed)           0.158     1.276    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[30]
    SLICE_X49Y106        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.910     1.276    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X49Y106        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[30]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.017     1.254    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][131]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.908%)  route 0.177ns (58.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.553     0.889    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X51Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][131]/Q
                         net (fo=1, routed)           0.177     1.194    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[131]
    SLICE_X47Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.825     1.191    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X47Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[131]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.012     1.168    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[131]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][101]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.959%)  route 0.192ns (60.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.553     0.889    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X53Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][101]/Q
                         net (fo=1, routed)           0.192     1.209    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[101]
    SLICE_X47Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.825     1.191    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X47Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[101]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.017     1.173    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.678%)  route 0.187ns (59.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.553     0.889    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X51Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][35]/Q
                         net (fo=1, routed)           0.187     1.203    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[35]
    SLICE_X46Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.825     1.191    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X46Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[35]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.010     1.166    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.148ns (49.172%)  route 0.153ns (50.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.635     0.971    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X50Y100        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.148     1.119 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][105]/Q
                         net (fo=1, routed)           0.153     1.272    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[105]
    SLICE_X49Y101        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.911     1.277    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X49Y101        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[105]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)        -0.007     1.231    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][157]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.673%)  route 0.187ns (59.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.637     0.973    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X48Y104        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][157]/Q
                         net (fo=1, routed)           0.187     1.288    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[157]
    SLICE_X50Y106        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.906     1.272    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X50Y106        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[157]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.010     1.243    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[157]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.265%)  route 0.182ns (58.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.553     0.889    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X53Y98         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][132]/Q
                         net (fo=1, routed)           0.182     1.199    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[132]
    SLICE_X47Y98         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.825     1.191    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X47Y98         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[132]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)        -0.007     1.149    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[132]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][163]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.846%)  route 0.119ns (48.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.639     0.975    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/dest_clk
    SLICE_X43Y100        FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST/syncstages_ff_reg[1][163]/Q
                         net (fo=1, routed)           0.119     1.222    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/D[163]
    SLICE_X44Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3534, routed)        0.825     1.191    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/s_axi_ctrl_aclk
    SLICE_X44Y99         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[163]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.016     1.172    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rAesChannelStatus_reg[163]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Audio_Effect_Box_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y79    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y79    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y108   Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST/src_ff_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y107   Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST/src_ff_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y108   Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST/src_ff_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y110   Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST/src_ff_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y108   Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST/src_ff_reg[36]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y96    Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y96    Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y96    Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y96    Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97    Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y101   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y101   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y102   Audio_Effect_Box_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       12.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.818ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.626ns (26.131%)  route 4.597ns (73.869%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.651     2.945    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X41Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.023     4.387    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.299     4.686 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.417     6.103    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     6.227 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.227    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.740 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.740    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 f  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.392     8.249    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.154     8.403 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.765     9.168    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.479    22.658    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X43Y96         FDRE (Setup_fdre_C_R)       -0.632    21.986    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 12.818    

Slack (MET) :             12.818ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.626ns (26.131%)  route 4.597ns (73.869%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.651     2.945    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X41Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.023     4.387    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.299     4.686 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.417     6.103    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     6.227 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.227    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.740 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.740    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 f  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.392     8.249    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.154     8.403 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.765     9.168    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.479    22.658    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X43Y96         FDRE (Setup_fdre_C_R)       -0.632    21.986    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 12.818    

Slack (MET) :             12.818ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.626ns (26.131%)  route 4.597ns (73.869%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.651     2.945    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X41Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.023     4.387    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.299     4.686 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.417     6.103    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     6.227 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.227    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.740 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.740    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 f  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.392     8.249    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.154     8.403 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.765     9.168    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.479    22.658    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[3]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X43Y96         FDRE (Setup_fdre_C_R)       -0.632    21.986    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 12.818    

Slack (MET) :             12.818ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.626ns (26.131%)  route 4.597ns (73.869%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.651     2.945    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X41Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.023     4.387    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.299     4.686 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.417     6.103    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     6.227 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.227    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.740 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.740    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 f  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.392     8.249    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.154     8.403 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.765     9.168    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.479    22.658    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[4]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X43Y96         FDRE (Setup_fdre_C_R)       -0.632    21.986    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 12.818    

Slack (MET) :             12.818ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.626ns (26.131%)  route 4.597ns (73.869%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.651     2.945    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X41Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.023     4.387    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.299     4.686 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.417     6.103    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     6.227 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.227    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.740 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.740    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 f  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.392     8.249    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.154     8.403 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.765     9.168    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.479    22.658    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X43Y96         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[5]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X43Y96         FDRE (Setup_fdre_C_R)       -0.632    21.986    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 12.818    

Slack (MET) :             12.957ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 1.626ns (26.725%)  route 4.458ns (73.275%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.651     2.945    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X41Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.023     4.387    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.299     4.686 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.417     6.103    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     6.227 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.227    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.740 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.740    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 f  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.392     8.249    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.154     8.403 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.627     9.029    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.479    22.658    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X43Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[2]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X43Y95         FDRE (Setup_fdre_C_R)       -0.632    21.986    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 12.957    

Slack (MET) :             12.957ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 1.626ns (26.725%)  route 4.458ns (73.275%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.651     2.945    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X41Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.023     4.387    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.299     4.686 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.417     6.103    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     6.227 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.227    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.740 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.740    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 f  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.392     8.249    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.154     8.403 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.627     9.029    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.479    22.658    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X43Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[6]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X43Y95         FDRE (Setup_fdre_C_R)       -0.632    21.986    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 12.957    

Slack (MET) :             12.957ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 1.626ns (26.725%)  route 4.458ns (73.275%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.651     2.945    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X41Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][2]/Q
                         net (fo=4, routed)           1.023     4.387    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/dest_out[2]
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.299     4.686 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.417     6.103    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     6.227 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.227    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_i_8_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.740 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.740    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.857 f  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.392     8.249    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.154     8.403 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.627     9.029    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.479    22.658    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X43Y95         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[7]/C
                         clock pessimism              0.262    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X43Y95         FDRE (Setup_fdre_C_R)       -0.632    21.986    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_TIMGEN_INST/rDivCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 12.957    

Slack (MET) :             13.000ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.496ns (24.090%)  route 4.714ns (75.910%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.845     3.139    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X35Y100        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][1]/Q
                         net (fo=6, routed)           1.383     4.941    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[1]
    SLICE_X39Y100        LUT6 (Prop_lut6_I3_O)        0.296     5.237 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.154     6.391    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I1_O)        0.124     6.515 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.515    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2_i_7_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 f  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.465     8.513    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.124     8.637 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.712     9.349    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X39Y101        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.654    22.833    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X39Y101        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]/C
                         clock pessimism              0.247    23.080    
                         clock uncertainty           -0.302    22.778    
    SLICE_X39Y101        FDRE (Setup_fdre_C_R)       -0.429    22.349    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 13.000    

Slack (MET) :             13.000ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.496ns (24.090%)  route 4.714ns (75.910%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.845     3.139    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/dest_clk
    SLICE_X35Y100        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.419     3.558 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][1]/Q
                         net (fo=6, routed)           1.383     4.941    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/dest_out[1]
    SLICE_X39Y100        LUT6 (Prop_lut6_I3_O)        0.296     5.237 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9/O
                         net (fo=26, routed)          1.154     6.391    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry_i_9_n_0
    SLICE_X38Y103        LUT3 (Prop_lut3_I1_O)        0.124     6.515 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.515    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2_i_7_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.048 f  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1_carry__2/CO[3]
                         net (fo=1, routed)           1.465     8.513    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter1
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.124     8.637 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1/O
                         net (fo=8, routed)           0.712     9.349    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0
    SLICE_X39Y101        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         1.654    22.833    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/aud_mclk
    SLICE_X39Y101        FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]/C
                         clock pessimism              0.247    23.080    
                         clock uncertainty           -0.302    22.778    
    SLICE_X39Y101        FDRE (Setup_fdre_C_R)       -0.429    22.349    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 13.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.114%)  route 0.255ns (60.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.553     0.889    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X42Y87         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[26]/Q
                         net (fo=1, routed)           0.255     1.308    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[29]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.260    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.367%)  route 0.309ns (68.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.552     0.888    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X45Y86         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[9]/Q
                         net (fo=1, routed)           0.309     1.337    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.296     1.260    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.249%)  route 0.310ns (68.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.552     0.888    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X44Y84         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[6]/Q
                         net (fo=1, routed)           0.310     1.339    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     1.260    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.042%)  route 0.313ns (68.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.552     0.888    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X44Y84         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[7]/Q
                         net (fo=1, routed)           0.313     1.342    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     1.260    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.891%)  route 0.273ns (68.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.552     0.888    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X41Y85         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteID_reg[2]/Q
                         net (fo=2, routed)           0.273     1.289    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.243     1.207    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.906%)  route 0.315ns (69.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.552     0.888    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X45Y85         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]/Q
                         net (fo=1, routed)           0.315     1.344    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.260    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.705%)  route 0.318ns (69.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.552     0.888    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X45Y84         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[8]/Q
                         net (fo=1, routed)           0.318     1.347    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296     1.260    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.536%)  route 0.298ns (64.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.553     0.889    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X42Y87         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[27]/Q
                         net (fo=1, routed)           0.298     1.350    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     1.260    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.052%)  route 0.328ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.552     0.888    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X45Y84         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[5]/Q
                         net (fo=1, routed)           0.328     1.357    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296     1.260    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.658%)  route 0.334ns (70.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.552     0.888    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X45Y85         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[12]/Q
                         net (fo=1, routed)           0.334     1.363    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=631, routed)         0.862     1.228    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y34         RAMB18E1                                     r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.296     1.260    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Audio_Effect_Box_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y35    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y34    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  Audio_Effect_Box_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y87    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y87    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y87    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y84    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y87    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y87    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y87    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[22]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y80    Audio_Effect_Box_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y80    Audio_Effect_Box_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y91    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/src_in_ff_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y91    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/src_level_ff_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y88    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk2[0].mclk_rAudData_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y88    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk2[0].mclk_rAudData_reg[0][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y88    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk2[0].mclk_rAudData_reg[0][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y98    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X46Y98    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST/syncstages_ff_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y88    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk2[1].mclk_rAudData_reg[1][15]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y80    Audio_Effect_Box_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y80    Audio_Effect_Box_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y83    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y83    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y83    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y83    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y83    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y80    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y80    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y80    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.664ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.664ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.070ns  (logic 0.478ns (44.688%)  route 0.592ns (55.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.070    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X33Y81         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)       -0.266    19.734    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 18.664    

Slack (MET) :             18.670ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.113ns  (logic 0.478ns (42.942%)  route 0.635ns (57.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.635     1.113    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X36Y79         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)       -0.217    19.783    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 18.670    

Slack (MET) :             18.711ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.706%)  route 0.591ns (55.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.069    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X36Y78         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X36Y78         FDRE (Setup_fdre_C_D)       -0.220    19.780    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 18.711    

Slack (MET) :             18.752ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.031ns  (logic 0.478ns (46.374%)  route 0.553ns (53.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.553     1.031    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X32Y80         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)       -0.217    19.783    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 18.752    

Slack (MET) :             18.793ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.989ns  (logic 0.478ns (48.322%)  route 0.511ns (51.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.511     0.989    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X36Y79         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)       -0.218    19.782    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                 18.793    

Slack (MET) :             18.808ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.631     1.149    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X32Y80         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)       -0.043    19.957    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 18.808    

Slack (MET) :             18.815ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.428%)  route 0.574ns (52.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.092    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X33Y81         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)       -0.093    19.907    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 18.815    

Slack (MET) :             18.830ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.100%)  route 0.559ns (51.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.559     1.077    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X33Y81         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)       -0.093    19.907    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 18.830    

Slack (MET) :             18.830ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.977%)  route 0.609ns (54.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.609     1.127    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X36Y79         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)       -0.043    19.957    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 18.830    

Slack (MET) :             18.843ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.919%)  route 0.606ns (57.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.606     1.062    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X39Y78         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)       -0.095    19.905    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 18.843    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.546ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.188ns  (logic 0.419ns (35.279%)  route 0.769ns (64.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.769     1.188    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y79         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y79         FDRE (Setup_fdre_C_D)       -0.266     9.734    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  8.546    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.135ns  (logic 0.478ns (42.118%)  route 0.657ns (57.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.657     1.135    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X40Y80         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)       -0.270     9.730    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  8.595    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.090ns  (logic 0.478ns (43.870%)  route 0.612ns (56.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.612     1.090    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X39Y80         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)       -0.264     9.736    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.680ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.230%)  route 0.769ns (62.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.769     1.225    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X31Y80         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)       -0.095     9.905    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  8.680    

Slack (MET) :             8.687ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.220ns  (logic 0.456ns (37.374%)  route 0.764ns (62.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.764     1.220    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X31Y78         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y78         FDRE (Setup_fdre_C_D)       -0.093     9.907    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.220    
  -------------------------------------------------------------------
                         slack                                  8.687    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.188%)  route 0.624ns (59.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.624     1.043    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X31Y80         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)       -0.268     9.732    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.192ns  (logic 0.456ns (38.242%)  route 0.736ns (61.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.736     1.192    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y80         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)       -0.095     9.905    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.323%)  route 0.595ns (58.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.595     1.014    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y78         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y78         FDRE (Setup_fdre_C_D)       -0.268     9.732    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.254%)  route 0.597ns (58.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.597     1.016    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X30Y79         FDRE                                         r  Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y79         FDRE (Setup_fdre_C_D)       -0.220     9.780    Audio_Effect_Box_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.796%)  route 0.613ns (54.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80                                      0.000     0.000 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.613     1.131    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X39Y80         FDRE                                         r  Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)       -0.095     9.905    Audio_Effect_Box_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  8.774    





