/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] _00_;
  reg [10:0] _01_;
  wire [14:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [52:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [26:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [19:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [10:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_4z[4] & celloutsig_1_0z[3]);
  assign celloutsig_0_18z = ~celloutsig_0_3z[6];
  assign celloutsig_0_20z = ~((celloutsig_0_12z[3] | celloutsig_0_2z[3]) & (celloutsig_0_1z[3] | celloutsig_0_4z));
  assign celloutsig_0_45z = celloutsig_0_32z ^ celloutsig_0_3z[10];
  assign celloutsig_1_10z = in_data[125] ^ celloutsig_1_5z;
  assign celloutsig_0_32z = ~(celloutsig_0_3z[9] ^ celloutsig_0_3z[7]);
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 11'h000;
    else _01_ <= { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z };
  reg [14:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 15'h0000;
    else _10_ <= { celloutsig_0_17z[9:4], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z };
  assign { _02_[14:8], _00_[15:13], _02_[4:0] } = _10_;
  assign celloutsig_0_4z = in_data[85:77] == celloutsig_0_2z;
  assign celloutsig_1_5z = { celloutsig_1_4z[7:2], celloutsig_1_3z, celloutsig_1_0z } == { in_data[140:137], celloutsig_1_2z, celloutsig_1_4z[8:4], celloutsig_1_4z[2:0], celloutsig_1_1z };
  assign celloutsig_0_61z = { celloutsig_0_49z[1], celloutsig_0_24z, celloutsig_0_40z, celloutsig_0_9z } || celloutsig_0_7z;
  assign celloutsig_0_10z = { celloutsig_0_2z[8], celloutsig_0_9z, celloutsig_0_1z } || { celloutsig_0_1z[5:4], celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[1], celloutsig_0_5z } < celloutsig_0_3z[10:0];
  assign celloutsig_1_13z = { celloutsig_1_4z[6:2], celloutsig_1_6z, celloutsig_1_10z } < { in_data[111:102], celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[94] & ~(in_data[83]);
  assign celloutsig_0_40z = celloutsig_0_1z[2] & ~(celloutsig_0_4z);
  assign celloutsig_1_2z = celloutsig_1_0z[0] & ~(celloutsig_1_0z[1]);
  assign celloutsig_0_21z = { celloutsig_0_1z[5:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_12z[3], celloutsig_0_15z };
  assign celloutsig_0_13z = in_data[65:13] % { 1'h1, celloutsig_0_2z[6:3], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_17z = celloutsig_0_13z[36:24] % { 1'h1, celloutsig_0_6z[9:3], celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_11z } % { 1'h1, celloutsig_0_3z[3], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_1_6z = celloutsig_1_0z[6:2] * in_data[131:127];
  assign celloutsig_0_49z = celloutsig_0_9z ? celloutsig_0_2z[4:1] : { _02_[10:8], celloutsig_0_18z };
  assign celloutsig_0_12z = celloutsig_0_6z[0] ? in_data[41:37] : celloutsig_0_5z[9:5];
  assign celloutsig_0_3z = celloutsig_0_0z ? { in_data[2:0], celloutsig_0_1z } : { in_data[66:56], 1'h0 };
  assign celloutsig_0_5z = - { celloutsig_0_1z[6:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = - celloutsig_0_1z;
  assign celloutsig_1_4z = ~ { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_17z = & celloutsig_1_1z;
  assign celloutsig_0_9z = | celloutsig_0_2z[7:1];
  assign celloutsig_0_16z = celloutsig_0_12z[0] & celloutsig_0_8z;
  assign celloutsig_1_7z = ~^ in_data[173:165];
  assign celloutsig_1_19z = ~^ { celloutsig_1_1z[3:2], _01_, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_14z = ~^ celloutsig_0_13z[21:11];
  assign celloutsig_1_15z = { in_data[152:146], celloutsig_1_5z } >> { in_data[185:179], celloutsig_1_12z };
  assign celloutsig_0_1z = { in_data[82:77], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[20:12];
  assign celloutsig_0_15z = celloutsig_0_2z[5:1] >> { celloutsig_0_6z[5:4], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_6z = in_data[32:22] << { celloutsig_0_3z[9:8], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[148:142] >>> in_data[108:102];
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_14z } >>> celloutsig_0_19z[18:6];
  assign celloutsig_0_28z = { celloutsig_0_3z[11:10], celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_21z } - { celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_1_1z = in_data[176:173] ~^ celloutsig_1_0z[4:1];
  assign celloutsig_0_7z = celloutsig_0_6z[6:3] ~^ celloutsig_0_1z[5:2];
  assign celloutsig_1_3z = in_data[178:175] ~^ in_data[140:137];
  assign celloutsig_1_18z = { celloutsig_1_1z[1:0], celloutsig_1_17z } ~^ celloutsig_1_15z[6:4];
  assign celloutsig_0_62z = ~((celloutsig_0_45z & celloutsig_0_28z[3]) | (celloutsig_0_16z & _02_[4]));
  assign celloutsig_0_11z = ~((celloutsig_0_4z & celloutsig_0_5z[1]) | (celloutsig_0_2z[3] & celloutsig_0_8z));
  assign celloutsig_0_24z = ~((celloutsig_0_20z & celloutsig_0_11z) | (celloutsig_0_0z & celloutsig_0_22z[12]));
  assign _00_[12:0] = celloutsig_0_17z;
  assign _02_[7:5] = _00_[15:13];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
