{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715479468124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715479468126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 22:04:28 2024 " "Processing started: Sat May 11 22:04:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715479468126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479468126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479468126 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1715479469462 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asyn_fifo.v(59) " "Verilog HDL information at asyn_fifo.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715479483279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asyn_fifo.v(92) " "Verilog HDL information at asyn_fifo.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715479483279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyn_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file asyn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_fifo " "Found entity 1: asyn_fifo" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483285 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_port_sync " "Found entity 2: dual_port_sync" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "camera_interface.v(235) " "Verilog HDL information at camera_interface.v(235): always construct contains both blocking and non-blocking assignments" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715479483302 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "camera_interface.v(505) " "Verilog HDL information at camera_interface.v(505): always construct contains both blocking and non-blocking assignments" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 505 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715479483303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_interface.v 2 2 " "Found 2 design units, including 2 entities, in source file camera_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_interface " "Found entity 1: camera_interface" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483306 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_port_sync_mod " "Found entity 2: dual_port_sync_mod" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_top.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_top " "Found entity 1: i2c_top" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_explicit.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_explicit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_explicit " "Found entity 1: debounce_explicit" {  } { { "debounce_explicit.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_core " "Found entity 1: vga_core" {  } { { "vga_core.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_165.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_165.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_165 " "Found entity 1: clock_165" {  } { { "clock_165.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_165.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_165/clock_165_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_165/clock_165_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_165_0002 " "Found entity 1: clock_165_0002" {  } { { "clock_165/clock_165_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_165/clock_165_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_24.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_24 " "Found entity 1: clock_24" {  } { { "clock_24.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_24.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_24/clock_24_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_24/clock_24_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_24_0002 " "Found entity 1: clock_24_0002" {  } { { "clock_24/clock_24_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_24/clock_24_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25 " "Found entity 1: clock_25" {  } { { "clock_25.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25/clock_25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_25/clock_25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25_0002 " "Found entity 1: clock_25_0002" {  } { { "clock_25/clock_25_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file two_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_edge " "Found entity 1: two_edge" {  } { { "two_edge.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_166.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_166.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_166 " "Found entity 1: clock_166" {  } { { "clock_166.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_166.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_166/clock_166_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_166/clock_166_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_166_0002 " "Found entity 1: clock_166_0002" {  } { { "clock_166/clock_166_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_166/clock_166_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_143.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_143.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_143 " "Found entity 1: clock_143" {  } { { "clock_143.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_143/clock_143_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_143/clock_143_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_143_0002 " "Found entity 1: clock_143_0002" {  } { { "clock_143/clock_143_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_10.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_10 " "Found entity 1: clock_10" {  } { { "clock_10.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_10.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_10/clock_10_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_10/clock_10_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_10_0002 " "Found entity 1: clock_10_0002" {  } { { "clock_10/clock_10_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_10/clock_10_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_12.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_12 " "Found entity 1: clock_12" {  } { { "clock_12.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_12/clock_12_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_12/clock_12_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_12_0002 " "Found entity 1: clock_12_0002" {  } { { "clock_12/clock_12_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479483917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479483917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst camera_interface.v(369) " "Verilog HDL Implicit Net warning at camera_interface.v(369): created implicit net for \"rst\"" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 369 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479483918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst top_module.v(198) " "Verilog HDL Implicit Net warning at top_module.v(198): created implicit net for \"rst\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479483918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_out vga_interface.v(87) " "Verilog HDL Implicit Net warning at vga_interface.v(87): created implicit net for \"clk_out\"" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479483918 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst vga_interface.v(98) " "Verilog HDL Implicit Net warning at vga_interface.v(98): created implicit net for \"rst\"" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479483918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715479484437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 top_module.v(83) " "Verilog HDL assignment warning at top_module.v(83): truncated value with size 32 to match size of target (28)" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484438 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top_module.v(9) " "Output port \"LEDR\" at top_module.v(9) has no driver" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715479484440 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_interface camera_interface:m0 " "Elaborating entity \"camera_interface\" for hierarchy \"camera_interface:m0\"" {  } { { "top_module.v" "m0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_d camera_interface.v(65) " "Verilog HDL or VHDL warning at camera_interface.v(65): object \"led_d\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mod2_q camera_interface.v(73) " "Verilog HDL or VHDL warning at camera_interface.v(73): object \"mod2_q\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "full camera_interface.v(74) " "Verilog HDL warning at camera_interface.v(74): object full used but never assigned" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_q camera_interface.v(77) " "Verilog HDL or VHDL warning at camera_interface.v(77): object \"count_q\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_q_SD camera_interface.v(79) " "Verilog HDL or VHDL warning at camera_interface.v(79): object \"state_q_SD\" assigned a value but never read" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_d_SD camera_interface.v(79) " "Verilog HDL warning at camera_interface.v(79): object state_d_SD used but never assigned" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 79 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_q camera_interface.v(182) " "Verilog HDL Always Construct warning at camera_interface.v(182): inferring latch(es) for variable \"led_q\", which holds its previous value in one or more paths through the always construct" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_start camera_interface.v(235) " "Verilog HDL Always Construct warning at camera_interface.v(235): inferring latch(es) for variable \"led_start\", which holds its previous value in one or more paths through the always construct" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 235 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 camera_interface.v(349) " "Verilog HDL assignment warning at camera_interface.v(349): truncated value with size 4 to match size of target (1)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 camera_interface.v(409) " "Verilog HDL assignment warning at camera_interface.v(409): truncated value with size 32 to match size of target (13)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 camera_interface.v(416) " "Verilog HDL assignment warning at camera_interface.v(416): truncated value with size 32 to match size of target (13)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 camera_interface.v(453) " "Verilog HDL assignment warning at camera_interface.v(453): truncated value with size 32 to match size of target (1)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.data_a 0 camera_interface.v(69) " "Net \"message.data_a\" at camera_interface.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.waddr_a 0 camera_interface.v(69) " "Net \"message.waddr_a\" at camera_interface.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.we_a 0 camera_interface.v(69) " "Net \"message.we_a\" at camera_interface.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_count_r camera_interface.v(9) " "Output port \"data_count_r\" at camera_interface.v(9) has no driver" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout camera_interface.v(10) " "Output port \"dout\" at camera_interface.v(10) has no driver" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout_SD camera_interface.v(11) " "Output port \"dout_SD\" at camera_interface.v(11) has no driver" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "empty camera_interface.v(16) " "Output port \"empty\" at camera_interface.v(16) has no driver" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_start camera_interface.v(235) " "Inferred latch for \"led_start\" at camera_interface.v(235)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_q\[0\] camera_interface.v(182) " "Inferred latch for \"led_q\[0\]\" at camera_interface.v(182)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479484488 "|top_module|camera_interface:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_top camera_interface:m0\|i2c_top:m0 " "Elaborating entity \"i2c_top\" for hierarchy \"camera_interface:m0\|i2c_top:m0\"" {  } { { "camera_interface.v" "m0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_top.v(77) " "Verilog HDL assignment warning at i2c_top.v(77): truncated value with size 32 to match size of target (9)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484505 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(102) " "Verilog HDL assignment warning at i2c_top.v(102): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484505 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(114) " "Verilog HDL assignment warning at i2c_top.v(114): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484505 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(115) " "Verilog HDL assignment warning at i2c_top.v(115): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484505 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(146) " "Verilog HDL assignment warning at i2c_top.v(146): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484505 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(186) " "Verilog HDL assignment warning at i2c_top.v(186): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484505 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(187) " "Verilog HDL assignment warning at i2c_top.v(187): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/i2c_top.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484505 "|top_module|camera_interface:m0|i2c_top:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_12_0002 camera_interface:m0\|clock_12_0002:clock_12_inst " "Elaborating entity \"clock_12_0002\" for hierarchy \"camera_interface:m0\|clock_12_0002:clock_12_inst\"" {  } { { "camera_interface.v" "clock_12_inst" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_12/clock_12_0002.v" "altera_pll_i" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484568 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715479484592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_12/clock_12_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484593 ""}  } { { "clock_12/clock_12_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_12/clock_12_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715479484593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_explicit camera_interface:m0\|debounce_explicit:m4 " "Elaborating entity \"debounce_explicit\" for hierarchy \"camera_interface:m0\|debounce_explicit:m4\"" {  } { { "camera_interface.v" "m4" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce_explicit.v(88) " "Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21)" {  } { { "debounce_explicit.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484608 "|top_module|camera_interface:m0|debounce_explicit:m4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 debounce_explicit.v(89) " "Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1)" {  } { { "debounce_explicit.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/debounce_explicit.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484608 "|top_module|camera_interface:m0|debounce_explicit:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_sync_mod camera_interface:m0\|dual_port_sync_mod:d0 " "Elaborating entity \"dual_port_sync_mod\" for hierarchy \"camera_interface:m0\|dual_port_sync_mod:d0\"" {  } { { "camera_interface.v" "d0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 camera_interface.v(503) " "Verilog HDL assignment warning at camera_interface.v(503): truncated value with size 32 to match size of target (1)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484628 "|top_module|camera_interface:m0|dual_port_sync_mod:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full camera_interface.v(503) " "Inferred latch for \"full\" at camera_interface.v(503)" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479484629 "|top_module|camera_interface:m0|dual_port_sync_mod:d0"}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_interface.v 1 1 " "Using design file sdram_interface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface " "Found entity 1: sdram_interface" {  } { { "sdram_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479484662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715479484662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface sdram_interface:m1 " "Elaborating entity \"sdram_interface\" for hierarchy \"sdram_interface:m1\"" {  } { { "top_module.v" "m1" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_interface.v(66) " "Verilog HDL assignment warning at sdram_interface.v(66): truncated value with size 32 to match size of target (1)" {  } { { "sdram_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_interface.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484669 "|top_module|sdram_interface:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_interface.v(72) " "Verilog HDL assignment warning at sdram_interface.v(72): truncated value with size 32 to match size of target (15)" {  } { { "sdram_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_interface.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484669 "|top_module|sdram_interface:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_interface.v(78) " "Verilog HDL assignment warning at sdram_interface.v(78): truncated value with size 32 to match size of target (15)" {  } { { "sdram_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_interface.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484669 "|top_module|sdram_interface:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_interface.v(82) " "Verilog HDL assignment warning at sdram_interface.v(82): truncated value with size 32 to match size of target (1)" {  } { { "sdram_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_interface.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484669 "|top_module|sdram_interface:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_interface:m1\|sdram_controller:m0 " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_interface:m1\|sdram_controller:m0\"" {  } { { "sdram_interface.v" "m0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_interface.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(228) " "Verilog HDL assignment warning at sdram_controller.v(228): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(235) " "Verilog HDL assignment warning at sdram_controller.v(235): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(241) " "Verilog HDL assignment warning at sdram_controller.v(241): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(247) " "Verilog HDL assignment warning at sdram_controller.v(247): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_controller.v(256) " "Verilog HDL assignment warning at sdram_controller.v(256): truncated value with size 32 to match size of target (1)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(260) " "Verilog HDL assignment warning at sdram_controller.v(260): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(269) " "Verilog HDL assignment warning at sdram_controller.v(269): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(284) " "Verilog HDL assignment warning at sdram_controller.v(284): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_controller.v(299) " "Verilog HDL assignment warning at sdram_controller.v(299): truncated value with size 32 to match size of target (10)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(304) " "Verilog HDL assignment warning at sdram_controller.v(304): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_controller.v(317) " "Verilog HDL assignment warning at sdram_controller.v(317): truncated value with size 32 to match size of target (10)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_controller.v(323) " "Verilog HDL assignment warning at sdram_controller.v(323): truncated value with size 32 to match size of target (10)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(330) " "Verilog HDL assignment warning at sdram_controller.v(330): truncated value with size 32 to match size of target (16)" {  } { { "sdram_controller.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484683 "|top_module|sdram_interface:m1|sdram_controller:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_edge sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b " "Elaborating entity \"two_edge\" for hierarchy \"sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b\"" {  } { { "sdram_controller.v" "two_edge_inst_b" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "two_edge.v" "ALTDDIO_OUT_component" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "two_edge.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484809 ""}  } { { "two_edge.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/two_edge.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715479484809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b2j " "Found entity 1: ddio_out_b2j" {  } { { "db/ddio_out_b2j.tdf" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/ddio_out_b2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479484879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479484879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b2j sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b\|altddio_out:ALTDDIO_OUT_component\|ddio_out_b2j:auto_generated " "Elaborating entity \"ddio_out_b2j\" for hierarchy \"sdram_interface:m1\|sdram_controller:m0\|two_edge:two_edge_inst_b\|altddio_out:ALTDDIO_OUT_component\|ddio_out_b2j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_fifo sdram_interface:m1\|asyn_fifo:m2 " "Elaborating entity \"asyn_fifo\" for hierarchy \"sdram_interface:m1\|asyn_fifo:m2\"" {  } { { "sdram_interface.v" "m2" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/sdram_interface.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_ptr_sync asyn_fifo.v(82) " "Verilog HDL or VHDL warning at asyn_fifo.v(82): object \"w_ptr_sync\" assigned a value but never read" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715479484900 "|top_module|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 asyn_fifo.v(71) " "Verilog HDL assignment warning at asyn_fifo.v(71): truncated value with size 32 to match size of target (4)" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484900 "|top_module|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 asyn_fifo.v(72) " "Verilog HDL assignment warning at asyn_fifo.v(72): truncated value with size 32 to match size of target (10)" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484900 "|top_module|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 asyn_fifo.v(102) " "Verilog HDL assignment warning at asyn_fifo.v(102): truncated value with size 32 to match size of target (4)" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484900 "|top_module|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 asyn_fifo.v(103) " "Verilog HDL assignment warning at asyn_fifo.v(103): truncated value with size 32 to match size of target (10)" {  } { { "asyn_fifo.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484900 "|top_module|camera_interface:m0|asyn_fifo:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_sync sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0 " "Elaborating entity \"dual_port_sync\" for hierarchy \"sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0\"" {  } { { "asyn_fifo.v" "m0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/asyn_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:m2 " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:m2\"" {  } { { "top_module.v" "m2" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_interface.v(43) " "Verilog HDL assignment warning at vga_interface.v(43): truncated value with size 32 to match size of target (8)" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484917 "|top_module|vga_interface:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_interface.v(44) " "Verilog HDL assignment warning at vga_interface.v(44): truncated value with size 32 to match size of target (8)" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484917 "|top_module|vga_interface:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_interface.v(45) " "Verilog HDL assignment warning at vga_interface.v(45): truncated value with size 32 to match size of target (8)" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715479484917 "|top_module|vga_interface:m2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vga_interface.v(76) " "Verilog HDL Case Statement warning at vga_interface.v(76): case item expression covers a value already covered by a previous case item" {  } { { "vga_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 76 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1715479484917 "|top_module|vga_interface:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_core vga_interface:m2\|vga_core:m0 " "Elaborating entity \"vga_core\" for hierarchy \"vga_interface:m2\|vga_core:m0\"" {  } { { "vga_interface.v" "m0" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25_0002 vga_interface:m2\|clock_25_0002:clock_25_inst " "Elaborating entity \"clock_25_0002\" for hierarchy \"vga_interface:m2\|clock_25_0002:clock_25_inst\"" {  } { { "vga_interface.v" "clock_25_inst" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/vga_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_25/clock_25_0002.v" "altera_pll_i" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715479484957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_25/clock_25_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479484957 ""}  } { { "clock_25/clock_25_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_25/clock_25_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715479484957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_143_0002 clock_143_0002:clock_143_inst " "Elaborating entity \"clock_143_0002\" for hierarchy \"clock_143_0002:clock_143_inst\"" {  } { { "top_module.v" "clock_143_inst" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_143/clock_143_0002.v" "altera_pll_i" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479484985 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1715479485000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_143/clock_143_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479485000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479485000 ""}  } { { "clock_143/clock_143_0002.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/clock_143/clock_143_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715479485000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[15\] " "Net \"din\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[15\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715479485159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[14\] " "Net \"din\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[14\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715479485159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[13\] " "Net \"din\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[13\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715479485159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[12\] " "Net \"din\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[12\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715479485159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[11\] " "Net \"din\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[11\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715479485159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[10\] " "Net \"din\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[10\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715479485159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[9\] " "Net \"din\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[9\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715479485159 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "din\[8\] " "Net \"din\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "din\[8\]" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715479485159 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715479485159 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "camera_interface:m0\|dual_port_sync_mod:d0\|ram_rtl_0 " "Inferred dual-clock RAM node \"camera_interface:m0\|dual_port_sync_mod:d0\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1715479485773 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 251 /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif " "Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File \"/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1715479485780 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/top_module.ram0_camera_interface_13f3216d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1715479485782 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "camera_interface:m0\|dual_port_sync_mod:d0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"camera_interface:m0\|dual_port_sync_mod:d0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715479486136 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715479486136 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715479486136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_interface:m0\|dual_port_sync_mod:d0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"camera_interface:m0\|dual_port_sync_mod:d0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479486337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_interface:m0\|dual_port_sync_mod:d0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"camera_interface:m0\|dual_port_sync_mod:d0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715479486337 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715479486337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ucj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ucj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ucj1 " "Found entity 1: altsyncram_ucj1" {  } { { "db/altsyncram_ucj1.tdf" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/db/altsyncram_ucj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715479486532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479486532 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715479486794 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cmos_scl " "Inserted always-enabled tri-state buffer between \"cmos_scl\" and its non-tri-state driver." {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715479486826 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1715479486826 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "cmos_scl " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"cmos_scl\" is moved to its source" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1715479486829 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1715479486829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_interface:m0\|led_start " "Latch camera_interface:m0\|led_start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_interface:m0\|state_q.idle " "Ports D and ENA on the latch are fed by the same signal camera_interface:m0\|state_q.idle" {  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715479486830 ""}  } { { "camera_interface.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/camera_interface.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715479486830 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cmos_scl~synth " "Node \"cmos_scl~synth\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715479487387 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1715479487387 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n VCC " "Pin \"cmos_rst_n\" is stuck at VCC" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|cmos_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwr VCC " "Pin \"cmos_pwr\" is stuck at VCC" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|cmos_pwr"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_gnd GND " "Pin \"cmos_gnd\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|cmos_gnd"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[3\] GND " "Pin \"sdram_addr\[3\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[6\] GND " "Pin \"sdram_addr\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[7\] GND " "Pin \"sdram_addr\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[8\] GND " "Pin \"sdram_addr\[8\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[9\] GND " "Pin \"sdram_addr\[9\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[11\] GND " "Pin \"sdram_addr\[11\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[0\] GND " "Pin \"sdram_ba\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[1\] GND " "Pin \"sdram_ba\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[0\] GND " "Pin \"vga_out_r\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[1\] GND " "Pin \"vga_out_r\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[2\] GND " "Pin \"vga_out_r\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[7\] GND " "Pin \"vga_out_r\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[0\] GND " "Pin \"vga_out_g\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[1\] GND " "Pin \"vga_out_g\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[6\] GND " "Pin \"vga_out_g\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[7\] GND " "Pin \"vga_out_g\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[0\] GND " "Pin \"vga_out_b\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[1\] GND " "Pin \"vga_out_b\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[2\] GND " "Pin \"vga_out_b\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[7\] GND " "Pin \"vga_out_b\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715479487388 "|top_module|vga_out_b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715479487388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715479487508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "116 " "116 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715479488246 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_10 16 " "Ignored 16 assignments for entity \"clock_10\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_10 -sip clock_10.sip -library lib_clock_10 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_10 -sip clock_10.sip -library lib_clock_10 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_10 -sip clock_10.sip -library lib_clock_10 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488286 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_10_0002 317 " "Ignored 317 assignments for entity \"clock_10_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_12 16 " "Ignored 16 assignments for entity \"clock_12\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_12 -sip clock_12.sip -library lib_clock_12 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_12 -sip clock_12.sip -library lib_clock_12 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_12 -sip clock_12.sip -library lib_clock_12 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488286 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_143 16 " "Ignored 16 assignments for entity \"clock_143\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_143 -sip clock_143.sip -library lib_clock_143 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_143 -sip clock_143.sip -library lib_clock_143 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488286 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_143 -sip clock_143.sip -library lib_clock_143 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488286 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488286 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_165 16 " "Ignored 16 assignments for entity \"clock_165\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_165 -sip clock_165.sip -library lib_clock_165 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_165 -sip clock_165.sip -library lib_clock_165 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_165 -sip clock_165.sip -library lib_clock_165 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_165_0002 317 " "Ignored 317 assignments for entity \"clock_165_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_166 16 " "Ignored 16 assignments for entity \"clock_166\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_166 -sip clock_166.sip -library lib_clock_166 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_166 -sip clock_166.sip -library lib_clock_166 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_166 -sip clock_166.sip -library lib_clock_166 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_166_0002 317 " "Ignored 317 assignments for entity \"clock_166_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_24 16 " "Ignored 16 assignments for entity \"clock_24\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_24 -sip clock_24.sip -library lib_clock_24 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_24 -sip clock_24.sip -library lib_clock_24 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_24 -sip clock_24.sip -library lib_clock_24 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_24_0002 317 " "Ignored 317 assignments for entity \"clock_24_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_25 16 " "Ignored 16 assignments for entity \"clock_25\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_25 -sip clock_25.sip -library lib_clock_25 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_25 -sip clock_25.sip -library lib_clock_25 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_25 -sip clock_25.sip -library lib_clock_25 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479488287 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715479488287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/output_files/top_module.map.smsg " "Generated suppressed messages file /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479488442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 1 3 0 0 " "Adding 12 node(s), including 1 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715479489018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715479489018 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715479489169 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715479489169 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715479489183 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715479489183 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715479489236 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1715479489236 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715479489339 "|top_module|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715479489339 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715479489339 "|top_module|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[0\] " "No output dependent on input pin \"cmos_db\[0\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715479489339 "|top_module|cmos_db[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[1\] " "No output dependent on input pin \"cmos_db\[1\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715479489339 "|top_module|cmos_db[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[2\] " "No output dependent on input pin \"cmos_db\[2\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715479489339 "|top_module|cmos_db[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmos_db\[3\] " "No output dependent on input pin \"cmos_db\[3\]\"" {  } { { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715479489339 "|top_module|cmos_db[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715479489339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "738 " "Implemented 738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715479489344 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715479489344 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1715479489344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "627 " "Implemented 627 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715479489344 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715479489344 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1715479489344 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715479489344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715479489344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715479489509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 22:04:49 2024 " "Processing ended: Sat May 11 22:04:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715479489509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715479489509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715479489509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715479489509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715479492457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715479492459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 22:04:51 2024 " "Processing started: Sat May 11 22:04:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715479492459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715479492459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715479492460 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715479493964 ""}
{ "Info" "0" "" "Project  = top_module" {  } {  } 0 0 "Project  = top_module" 0 0 "Fitter" 0 0 1715479493965 ""}
{ "Info" "0" "" "Revision = top_module" {  } {  } 0 0 "Revision = top_module" 0 0 "Fitter" 0 0 1715479493965 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1715479494236 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715479494251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715479494306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715479494306 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715479494421 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1715479494421 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1715479494438 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715479494453 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1715479494453 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1715479494467 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1715479494481 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1715479494481 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1715479494493 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715479494934 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715479494959 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715479495160 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715479495181 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 102 " "No exact pin location assignment(s) for 5 pins of 102 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715479495413 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1715479508372 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G7 " "camera_interface:m0\|clock_12_0002:clock_12_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1715479508681 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 47 global CLKCTRL_G3 " "vga_interface:m2\|clock_25_0002:clock_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 47 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1715479508681 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 52 global CLKCTRL_G0 " "clock_143_0002:clock_143_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 52 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1715479508681 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1715479508681 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 167 global CLKCTRL_G6 " "clk~inputCLKENA0 with 167 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1715479508682 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst_n~inputCLKENA0 217 global CLKCTRL_G9 " "rst_n~inputCLKENA0 with 217 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1715479508682 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1715479508682 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715479508682 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715479514149 ""}
{ "Info" "ISTA_SDC_FOUND" "top_module.sdc " "Reading SDC File: 'top_module.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715479514151 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479514158 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479514158 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479514158 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479514158 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479514158 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1715479514158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1715479514159 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_sda " "Node: cmos_sda was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch camera_interface:m0\|led_start cmos_sda " "Latch camera_interface:m0\|led_start is being clocked by cmos_sda" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1715479514175 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1715479514175 "|top_module|cmos_sda"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479514177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479514177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479514177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479514177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479514177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479514177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479514177 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1715479514177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715479514181 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1715479514182 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715479514183 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715479514183 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715479514183 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.398 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.398 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715479514183 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.993 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.993 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715479514183 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715479514183 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  83.333 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715479514183 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1715479514183 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1715479514183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715479514211 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715479514213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715479514217 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715479514219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715479514219 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715479514220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715479514393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715479514395 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715479514395 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gnd " "Node \"gnd\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gnd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pwr " "Node \"pwr\" is assigned to location or region, but does not exist in design" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pwr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715479514516 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1715479514516 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715479514519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715479522437 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1715479523048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715479525447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715479529994 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715479530902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715479530902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715479533723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715479540816 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715479540816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715479541480 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1715479541480 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715479541480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715479541483 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.39 " "Total time spent on timing analysis during the Fitter is 1.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715479543704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715479543764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715479544629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715479544630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715479545474 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715479549768 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1715479550048 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_scl a permanently enabled " "Pin cmos_scl has a permanently enabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { cmos_scl } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[0\] a permanently disabled " "Pin sdram_dq\[0\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[1\] a permanently disabled " "Pin sdram_dq\[1\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[2\] a permanently disabled " "Pin sdram_dq\[2\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[3\] a permanently disabled " "Pin sdram_dq\[3\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[4\] a permanently disabled " "Pin sdram_dq\[4\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[5\] a permanently disabled " "Pin sdram_dq\[5\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[6\] a permanently disabled " "Pin sdram_dq\[6\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[7\] a permanently disabled " "Pin sdram_dq\[7\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[8\] a permanently disabled " "Pin sdram_dq\[8\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[9\] a permanently disabled " "Pin sdram_dq\[9\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[10\] a permanently disabled " "Pin sdram_dq\[10\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[11\] a permanently disabled " "Pin sdram_dq\[11\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[12\] a permanently disabled " "Pin sdram_dq\[12\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[13\] a permanently disabled " "Pin sdram_dq\[13\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[14\] a permanently disabled " "Pin sdram_dq\[14\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_dq\[15\] a permanently disabled " "Pin sdram_dq\[15\] has a permanently disabled output enable" {  } { { "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intel/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/tools/intel/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "top_module.v" "" { Text "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1715479550062 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1715479550062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/output_files/top_module.fit.smsg " "Generated suppressed messages file /homes/user/stud/spring24/pp2870/EmbeddedSystems/OV7670_to_FPGA_working/OV7670_Camera_De1SoC/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715479550203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 119 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2587 " "Peak virtual memory: 2587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715479551352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 22:05:51 2024 " "Processing ended: Sat May 11 22:05:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715479551352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715479551352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715479551352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715479551352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715479554106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715479554108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 22:05:54 2024 " "Processing started: Sat May 11 22:05:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715479554108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715479554108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715479554108 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715479564274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715479565004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 22:06:05 2024 " "Processing ended: Sat May 11 22:06:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715479565004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715479565004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715479565004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715479565004 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715479565822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715479567526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715479567531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 22:06:06 2024 " "Processing started: Sat May 11 22:06:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715479567531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715479567531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_module -c top_module " "Command: quartus_sta top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715479567531 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715479569567 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_10 16 " "Ignored 16 assignments for entity \"clock_10\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_10 -sip clock_10.sip -library lib_clock_10 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_10 -sip clock_10.sip -library lib_clock_10 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571596 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_10 -sip clock_10.sip -library lib_clock_10 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_10 -sip clock_10.sip -library lib_clock_10 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571596 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571596 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_10_0002 317 " "Ignored 317 assignments for entity \"clock_10_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_12 16 " "Ignored 16 assignments for entity \"clock_12\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_12 -sip clock_12.sip -library lib_clock_12 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_12 -sip clock_12.sip -library lib_clock_12 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_12 -sip clock_12.sip -library lib_clock_12 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_12 -sip clock_12.sip -library lib_clock_12 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_143 16 " "Ignored 16 assignments for entity \"clock_143\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_143 -sip clock_143.sip -library lib_clock_143 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_143 -sip clock_143.sip -library lib_clock_143 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_143 -sip clock_143.sip -library lib_clock_143 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_143 -sip clock_143.sip -library lib_clock_143 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_165 16 " "Ignored 16 assignments for entity \"clock_165\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_165 -sip clock_165.sip -library lib_clock_165 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_165 -sip clock_165.sip -library lib_clock_165 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_165 -sip clock_165.sip -library lib_clock_165 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_165 -sip clock_165.sip -library lib_clock_165 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_165_0002 317 " "Ignored 317 assignments for entity \"clock_165_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_166 16 " "Ignored 16 assignments for entity \"clock_166\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_166 -sip clock_166.sip -library lib_clock_166 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_166 -sip clock_166.sip -library lib_clock_166 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_166 -sip clock_166.sip -library lib_clock_166 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_166 -sip clock_166.sip -library lib_clock_166 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_166_0002 317 " "Ignored 317 assignments for entity \"clock_166_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_24 16 " "Ignored 16 assignments for entity \"clock_24\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_24 -sip clock_24.sip -library lib_clock_24 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_24 -sip clock_24.sip -library lib_clock_24 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_24 -sip clock_24.sip -library lib_clock_24 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_24 -sip clock_24.sip -library lib_clock_24 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_24_0002 317 " "Ignored 317 assignments for entity \"clock_24_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_25 16 " "Ignored 16 assignments for entity \"clock_25\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_25 -sip clock_25.sip -library lib_clock_25 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_25 -sip clock_25.sip -library lib_clock_25 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 21.1 -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_25 -sip clock_25.sip -library lib_clock_25 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_25 -sip clock_25.sip -library lib_clock_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715479571597 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715479571597 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1715479571779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479571836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479571837 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715479572497 ""}
{ "Info" "ISTA_SDC_FOUND" "top_module.sdc " "Reading SDC File: 'top_module.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1715479572625 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479572633 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479572633 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479572633 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 143 -duty_cycle 50.00 -name \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479572633 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715479572633 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715479572633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1715479572637 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_sda " "Node: cmos_sda was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch camera_interface:m0\|led_start cmos_sda " "Latch camera_interface:m0\|led_start is being clocked by cmos_sda" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1715479572651 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1715479572651 "|top_module|cmos_sda"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479572653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479572653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479572653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479572653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479572653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479572653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479572653 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715479572653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715479572656 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715479572658 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715479572699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.769 " "Worst-case setup slack is 2.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.769               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 clk  " "    9.630               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.242               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   33.242               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479572750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 clk  " "    0.282               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.370               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.373               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479572765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715479572777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715479572790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.699 " "Worst-case minimum pulse width slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.693               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.693               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.910               0.000 clk  " "    8.910               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.769               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.769               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479572798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479572798 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715479572832 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715479572875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715479576188 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_sda " "Node: cmos_sda was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch camera_interface:m0\|led_start cmos_sda " "Latch camera_interface:m0\|led_start is being clocked by cmos_sda" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1715479576365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1715479576365 "|top_module|cmos_sda"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479576366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479576366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479576366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479576366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479576366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479576366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479576366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715479576366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715479576367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.721 " "Worst-case setup slack is 2.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.721               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.721               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.665               0.000 clk  " "    9.665               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.442               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   33.442               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479576395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.370               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.383               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479576406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715479576417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715479576427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.699 " "Worst-case minimum pulse width slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.661               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.661               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.944               0.000 clk  " "    8.944               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.750               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.750               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479576436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479576436 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715479576460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715479576756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715479579127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_sda " "Node: cmos_sda was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch camera_interface:m0\|led_start cmos_sda " "Latch camera_interface:m0\|led_start is being clocked by cmos_sda" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1715479579303 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1715479579303 "|top_module|cmos_sda"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579305 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715479579305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715479579305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.533 " "Worst-case setup slack is 4.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.533               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.533               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.073               0.000 clk  " "   14.073               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.866               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.866               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479579319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk  " "    0.162               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.198               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479579331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715479579340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715479579349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.699 " "Worst-case minimum pulse width slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.030               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.030               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.500               0.000 clk  " "    8.500               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.886               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.886               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479579363 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715479579384 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_sda " "Node: cmos_sda was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch camera_interface:m0\|led_start cmos_sda " "Latch camera_interface:m0\|led_start is being clocked by cmos_sda" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1715479579710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1715479579710 "|top_module|cmos_sda"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715479579711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715479579711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715479579712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.684 " "Worst-case setup slack is 4.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.684               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.684               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.561               0.000 clk  " "   14.561               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.314               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.314               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479579726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 clk  " "    0.131               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.190               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479579738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715479579747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715479579756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.699 " "Worst-case minimum pulse width slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.699               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 m0\|clock_12_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.024               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.024               0.000 clock_143_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.454               0.000 clk  " "    8.454               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 m2\|clock_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715479579767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715479579767 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715479582431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715479582433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715479582580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 22:06:22 2024 " "Processing ended: Sat May 11 22:06:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715479582580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715479582580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715479582580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715479582580 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 316 s " "Quartus Prime Full Compilation was successful. 0 errors, 316 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715479583552 ""}
