// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gaussian_scalarized (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_address0,
        in_r_ce0,
        in_r_q0,
        in_r_address1,
        in_r_ce1,
        in_r_q1,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [20:0] in_r_address0;
output   in_r_ce0;
input  [15:0] in_r_q0;
output  [20:0] in_r_address1;
output   in_r_ce1;
input  [15:0] in_r_q1;
output  [20:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [15:0] out_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[20:0] in_r_address0;
reg in_r_ce0;
reg[20:0] in_r_address1;
reg in_r_ce1;
reg out_r_ce0;
reg out_r_we0;
reg   [4:0] ap_CS_fsm = 5'b00000;
reg   [10:0] indvar_reg_157;
reg   [31:0] tmp1_3_reg_169;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg   [31:0] tmp0_1_reg_179;
reg   [15:0] reg_237;
reg   [0:0] exitcond1_reg_768;
reg   [15:0] reg_241;
wire   [31:0] grp_fu_225_p1;
reg   [31:0] reg_245;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it3;
wire   [31:0] grp_fu_228_p1;
reg   [31:0] reg_250;
wire   [31:0] grp_fu_199_p2;
reg   [31:0] reg_255;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it5;
wire   [31:0] grp_fu_204_p2;
reg   [31:0] reg_261;
wire   [31:0] grp_fu_209_p2;
reg   [31:0] reg_267;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it11;
wire   [31:0] grp_fu_191_p2;
reg   [31:0] reg_272;
wire   [31:0] grp_fu_195_p2;
reg   [31:0] reg_278;
wire   [10:0] i_fu_290_p2;
reg   [10:0] i_reg_637;
wire   [22:0] p_addr_fu_320_p2;
reg   [22:0] p_addr_reg_642;
wire   [0:0] exitcond_fu_284_p2;
wire   [22:0] p_addr2_fu_359_p2;
reg   [22:0] p_addr2_reg_652;
reg   [21:0] tmp_46_reg_662;
reg   [21:0] tmp_49_reg_667;
reg   [15:0] in_load_3_reg_682;
reg   [15:0] in_load_4_reg_687;
wire   [63:0] tmp_2_fu_426_p1;
wire   [63:0] tmp_6_fu_431_p1;
wire   [22:0] p_addr3_fu_474_p2;
reg   [22:0] p_addr3_reg_712;
wire   [63:0] tmp_s_fu_516_p1;
wire   [31:0] grp_fu_231_p1;
reg   [31:0] tmp_13_reg_732;
wire   [31:0] grp_fu_234_p1;
reg   [31:0] tmp_16_reg_737;
wire   [63:0] tmp_19_fu_521_p1;
wire   [31:0] grp_fu_214_p2;
reg   [31:0] tmp_17_reg_747;
wire   [23:0] p_addr_cast1_fu_526_p1;
reg   [23:0] p_addr_cast1_reg_752;
wire   [23:0] p_addr2_cast1_fu_529_p1;
reg   [23:0] p_addr2_cast1_reg_757;
wire   [23:0] p_addr3_cast1_fu_532_p1;
reg   [23:0] p_addr3_cast1_reg_763;
wire   [0:0] exitcond1_fu_535_p2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_768_pp0_it19;
wire   [23:0] p_addr1_fu_579_p2;
reg   [23:0] p_addr1_reg_782;
wire   [10:0] tmp6_fu_584_p2;
reg   [10:0] tmp6_reg_787;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it1;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it2;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it3;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it4;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it5;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it6;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it7;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it8;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it9;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it10;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it11;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it12;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it13;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it14;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it15;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it16;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it17;
reg   [10:0] ap_reg_ppstg_tmp6_reg_787_pp0_it18;
wire   [63:0] tmp_24_fu_598_p1;
wire   [63:0] tmp_27_fu_603_p1;
wire   [63:0] tmp_31_fu_608_p1;
reg   [31:0] tmp_32_reg_813;
reg   [31:0] tmp_33_reg_818;
reg   [31:0] ap_reg_ppstg_tmp_33_reg_818_pp0_it7;
reg   [31:0] ap_reg_ppstg_tmp_33_reg_818_pp0_it8;
reg   [31:0] tmp_30_reg_823;
reg   [31:0] tmp2_reg_828;
reg   [31:0] tmp_35_reg_834;
reg   [31:0] tmp_37_reg_839;
reg   [31:0] ap_reg_ppstg_tmp_37_reg_839_pp0_it14;
reg   [31:0] tmp_36_reg_844;
reg   [31:0] tmp_38_reg_849;
wire   [15:0] tmp_59_fu_613_p1;
reg   [15:0] tmp_59_reg_854;
reg   [10:0] indvar1_reg_145;
reg   [10:0] indvar_phi_fu_161_p4;
reg   [31:0] tmp0_1_phi_fu_182_p4;
wire   [63:0] tmp_23_fu_330_p1;
wire   [63:0] tmp_42_fu_369_p1;
wire   [63:0] tmp_48_fu_405_p1;
wire   [63:0] tmp_51_fu_421_p1;
wire   [63:0] tmp_45_fu_484_p1;
wire   [63:0] tmp_53_fu_511_p1;
wire   [63:0] tmp_54_fu_560_p1;
wire   [63:0] tmp_55_fu_574_p1;
wire   [63:0] tmp_56_fu_593_p1;
wire   [63:0] tmp_57_fu_629_p1;
reg   [31:0] grp_fu_191_p0;
reg   [31:0] grp_fu_191_p1;
reg   [31:0] grp_fu_195_p0;
reg   [31:0] grp_fu_195_p1;
reg   [31:0] grp_fu_199_p0;
wire   [31:0] grp_fu_199_p1;
reg   [31:0] grp_fu_204_p0;
reg   [31:0] grp_fu_204_p1;
reg   [31:0] grp_fu_209_p0;
wire   [31:0] grp_fu_209_p1;
wire   [31:0] grp_fu_214_p0;
wire   [31:0] grp_fu_214_p1;
wire   [31:0] grp_fu_222_p0;
reg   [63:0] grp_fu_225_p0;
reg   [63:0] grp_fu_228_p0;
wire   [63:0] grp_fu_231_p0;
wire   [63:0] grp_fu_234_p0;
wire   [21:0] tmp_1_fu_296_p3;
wire   [17:0] tmp_5_fu_308_p3;
wire   [22:0] p_shl_cast_fu_304_p1;
wire   [22:0] p_shl1_cast_fu_316_p1;
wire   [31:0] tmp_23_fu_330_p0;
wire   [21:0] tmp_40_fu_335_p3;
wire   [17:0] tmp_41_fu_347_p3;
wire   [22:0] p_shl2_cast_fu_343_p1;
wire   [22:0] p_shl3_cast_fu_355_p1;
wire   [31:0] tmp_42_fu_369_p0;
wire   [22:0] tmp_47_fu_394_p3;
wire   [31:0] tmp_48_fu_405_p0;
wire   [22:0] tmp_50_fu_410_p3;
wire   [31:0] tmp_51_fu_421_p0;
wire   [10:0] tmp_fu_444_p2;
wire   [21:0] tmp_43_fu_450_p3;
wire   [17:0] tmp_44_fu_462_p3;
wire   [22:0] p_shl4_cast_fu_458_p1;
wire   [22:0] p_shl5_cast_fu_470_p1;
wire   [31:0] tmp_45_fu_484_p0;
wire   [21:0] tmp_52_fu_489_p4;
wire   [22:0] tmp_58_fu_499_p3;
wire   [31:0] tmp_53_fu_511_p0;
wire   [10:0] j_fu_541_p2;
wire   [23:0] tmp_23_trn5_cast_fu_547_p1;
wire   [23:0] p_addr7_fu_551_p2;
wire   [31:0] tmp_54_fu_560_p0;
wire   [23:0] p_addr4_fu_565_p2;
wire   [31:0] tmp_55_fu_574_p0;
wire   [31:0] tmp_56_fu_593_p0;
wire   [63:0] grp_fu_222_p1;
wire   [23:0] tmp_40_trn_cast_fu_617_p1;
wire   [23:0] p_addr9_fu_620_p2;
wire   [31:0] tmp_57_fu_629_p0;
reg    grp_fu_191_ce;
wire    grp_fu_195_ce;
wire    grp_fu_199_ce;
wire    grp_fu_204_ce;
reg    grp_fu_209_ce;
wire    grp_fu_214_ce;
wire    grp_fu_222_ce;
wire    grp_fu_225_ce;
wire    grp_fu_228_ce;
wire    grp_fu_231_ce;
wire    grp_fu_234_ce;
reg   [4:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_st6_fsm_5 = 5'b101;
parameter    ap_ST_st7_fsm_6 = 5'b110;
parameter    ap_ST_st8_fsm_7 = 5'b111;
parameter    ap_ST_st9_fsm_8 = 5'b1000;
parameter    ap_ST_st10_fsm_9 = 5'b1001;
parameter    ap_ST_st11_fsm_10 = 5'b1010;
parameter    ap_ST_st12_fsm_11 = 5'b1011;
parameter    ap_ST_st13_fsm_12 = 5'b1100;
parameter    ap_ST_st14_fsm_13 = 5'b1101;
parameter    ap_ST_st15_fsm_14 = 5'b1110;
parameter    ap_ST_st16_fsm_15 = 5'b1111;
parameter    ap_ST_st17_fsm_16 = 5'b10000;
parameter    ap_ST_st18_fsm_17 = 5'b10001;
parameter    ap_ST_st19_fsm_18 = 5'b10010;
parameter    ap_ST_st20_fsm_19 = 5'b10011;
parameter    ap_ST_st21_fsm_20 = 5'b10100;
parameter    ap_ST_st22_fsm_21 = 5'b10101;
parameter    ap_ST_st23_fsm_22 = 5'b10110;
parameter    ap_ST_st24_fsm_23 = 5'b10111;
parameter    ap_ST_st25_fsm_24 = 5'b11000;
parameter    ap_ST_pp0_stg0_fsm_25 = 5'b11001;
parameter    ap_ST_pp0_stg1_fsm_26 = 5'b11010;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3E7C8F32 = 32'b111110011111001000111100110010;
parameter    ap_const_lv32_3F1B5159 = 32'b111111000110110101000101011001;
parameter    ap_const_lv11_437 = 11'b10000110111;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_77E = 11'b11101111110;
parameter    ap_true = 1'b1;


gaussian_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_191_p0 ),
    .din1( grp_fu_191_p1 ),
    .ce( grp_fu_191_ce ),
    .dout( grp_fu_191_p2 )
);

gaussian_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 2 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fadd_32ns_32ns_32_5_full_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_195_p0 ),
    .din1( grp_fu_195_p1 ),
    .ce( grp_fu_195_ce ),
    .dout( grp_fu_195_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 3 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_199_p0 ),
    .din1( grp_fu_199_p1 ),
    .ce( grp_fu_199_ce ),
    .dout( grp_fu_199_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 4 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_204_p0 ),
    .din1( grp_fu_204_p1 ),
    .ce( grp_fu_204_ce ),
    .dout( grp_fu_204_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 5 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_209_p0 ),
    .din1( grp_fu_209_p1 ),
    .ce( grp_fu_209_ce ),
    .dout( grp_fu_209_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 6 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_214_p0 ),
    .din1( grp_fu_214_p1 ),
    .ce( grp_fu_214_ce ),
    .dout( grp_fu_214_p2 )
);

gaussian_fptoui_32ns_64_4 #(
    .ID( 7 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
gaussian_fptoui_32ns_64_4_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_222_p0 ),
    .ce( grp_fu_222_ce ),
    .dout( grp_fu_222_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 8 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_225_p0 ),
    .ce( grp_fu_225_ce ),
    .dout( grp_fu_225_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 9 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_228_p0 ),
    .ce( grp_fu_228_ce ),
    .dout( grp_fu_228_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 10 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_231_p0 ),
    .ce( grp_fu_231_ce ),
    .dout( grp_fu_231_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 11 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_234_p0 ),
    .ce( grp_fu_234_ce ),
    .dout( grp_fu_234_p1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & ~(exitcond1_reg_768 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_ST_st25_fsm_24 == ap_CS_fsm) | ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~(ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it9))) begin
        indvar1_reg_145 <= i_reg_637;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        indvar1_reg_145 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_768 == ap_const_lv1_0))) begin
        indvar_reg_157 <= tmp6_reg_787;
    end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        indvar_reg_157 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it10))) begin
        tmp0_1_reg_179 <= tmp1_3_reg_169;
    end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        tmp0_1_reg_179 <= reg_272;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it10))) begin
        tmp1_3_reg_169 <= tmp2_reg_828;
    end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        tmp1_3_reg_169 <= reg_278;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond1_reg_768_pp0_it1 <= exitcond1_reg_768;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it10 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it9;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it11 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it10;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it12 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it11;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it13 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it12;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it14 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it13;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it15 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it14;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it16 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it15;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it17 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it16;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it18 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it17;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it19 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it18;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it2 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it1;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it3 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it2;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it4 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it3;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it5 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it4;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it6 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it5;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it7 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it6;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it8 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it7;
        ap_reg_ppstg_exitcond1_reg_768_pp0_it9 <= ap_reg_ppstg_exitcond1_reg_768_pp0_it8;
        ap_reg_ppstg_tmp_33_reg_818_pp0_it7 <= tmp_33_reg_818;
        ap_reg_ppstg_tmp_33_reg_818_pp0_it8 <= ap_reg_ppstg_tmp_33_reg_818_pp0_it7;
        ap_reg_ppstg_tmp_37_reg_839_pp0_it14 <= tmp_37_reg_839;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp6_reg_787_pp0_it1 <= tmp6_reg_787;
        ap_reg_ppstg_tmp6_reg_787_pp0_it10 <= ap_reg_ppstg_tmp6_reg_787_pp0_it9;
        ap_reg_ppstg_tmp6_reg_787_pp0_it11 <= ap_reg_ppstg_tmp6_reg_787_pp0_it10;
        ap_reg_ppstg_tmp6_reg_787_pp0_it12 <= ap_reg_ppstg_tmp6_reg_787_pp0_it11;
        ap_reg_ppstg_tmp6_reg_787_pp0_it13 <= ap_reg_ppstg_tmp6_reg_787_pp0_it12;
        ap_reg_ppstg_tmp6_reg_787_pp0_it14 <= ap_reg_ppstg_tmp6_reg_787_pp0_it13;
        ap_reg_ppstg_tmp6_reg_787_pp0_it15 <= ap_reg_ppstg_tmp6_reg_787_pp0_it14;
        ap_reg_ppstg_tmp6_reg_787_pp0_it16 <= ap_reg_ppstg_tmp6_reg_787_pp0_it15;
        ap_reg_ppstg_tmp6_reg_787_pp0_it17 <= ap_reg_ppstg_tmp6_reg_787_pp0_it16;
        ap_reg_ppstg_tmp6_reg_787_pp0_it18 <= ap_reg_ppstg_tmp6_reg_787_pp0_it17;
        ap_reg_ppstg_tmp6_reg_787_pp0_it2 <= ap_reg_ppstg_tmp6_reg_787_pp0_it1;
        ap_reg_ppstg_tmp6_reg_787_pp0_it3 <= ap_reg_ppstg_tmp6_reg_787_pp0_it2;
        ap_reg_ppstg_tmp6_reg_787_pp0_it4 <= ap_reg_ppstg_tmp6_reg_787_pp0_it3;
        ap_reg_ppstg_tmp6_reg_787_pp0_it5 <= ap_reg_ppstg_tmp6_reg_787_pp0_it4;
        ap_reg_ppstg_tmp6_reg_787_pp0_it6 <= ap_reg_ppstg_tmp6_reg_787_pp0_it5;
        ap_reg_ppstg_tmp6_reg_787_pp0_it7 <= ap_reg_ppstg_tmp6_reg_787_pp0_it6;
        ap_reg_ppstg_tmp6_reg_787_pp0_it8 <= ap_reg_ppstg_tmp6_reg_787_pp0_it7;
        ap_reg_ppstg_tmp6_reg_787_pp0_it9 <= ap_reg_ppstg_tmp6_reg_787_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        exitcond1_reg_768 <= exitcond1_fu_535_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_reg_637 <= i_fu_290_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        in_load_3_reg_682 <= in_r_q0;
        in_load_4_reg_687 <= in_r_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond1_fu_535_p2))) begin
        p_addr1_reg_782 <= p_addr1_fu_579_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        p_addr2_cast1_reg_757[7] <= p_addr2_cast1_fu_529_p1[7];
p_addr2_cast1_reg_757[8] <= p_addr2_cast1_fu_529_p1[8];
p_addr2_cast1_reg_757[9] <= p_addr2_cast1_fu_529_p1[9];
p_addr2_cast1_reg_757[10] <= p_addr2_cast1_fu_529_p1[10];
p_addr2_cast1_reg_757[11] <= p_addr2_cast1_fu_529_p1[11];
p_addr2_cast1_reg_757[12] <= p_addr2_cast1_fu_529_p1[12];
p_addr2_cast1_reg_757[13] <= p_addr2_cast1_fu_529_p1[13];
p_addr2_cast1_reg_757[14] <= p_addr2_cast1_fu_529_p1[14];
p_addr2_cast1_reg_757[15] <= p_addr2_cast1_fu_529_p1[15];
p_addr2_cast1_reg_757[16] <= p_addr2_cast1_fu_529_p1[16];
p_addr2_cast1_reg_757[17] <= p_addr2_cast1_fu_529_p1[17];
p_addr2_cast1_reg_757[18] <= p_addr2_cast1_fu_529_p1[18];
p_addr2_cast1_reg_757[19] <= p_addr2_cast1_fu_529_p1[19];
p_addr2_cast1_reg_757[20] <= p_addr2_cast1_fu_529_p1[20];
p_addr2_cast1_reg_757[21] <= p_addr2_cast1_fu_529_p1[21];
p_addr2_cast1_reg_757[22] <= p_addr2_cast1_fu_529_p1[22];
p_addr2_cast1_reg_757[23] <= p_addr2_cast1_fu_529_p1[23];
        p_addr3_cast1_reg_763[7] <= p_addr3_cast1_fu_532_p1[7];
p_addr3_cast1_reg_763[8] <= p_addr3_cast1_fu_532_p1[8];
p_addr3_cast1_reg_763[9] <= p_addr3_cast1_fu_532_p1[9];
p_addr3_cast1_reg_763[10] <= p_addr3_cast1_fu_532_p1[10];
p_addr3_cast1_reg_763[11] <= p_addr3_cast1_fu_532_p1[11];
p_addr3_cast1_reg_763[12] <= p_addr3_cast1_fu_532_p1[12];
p_addr3_cast1_reg_763[13] <= p_addr3_cast1_fu_532_p1[13];
p_addr3_cast1_reg_763[14] <= p_addr3_cast1_fu_532_p1[14];
p_addr3_cast1_reg_763[15] <= p_addr3_cast1_fu_532_p1[15];
p_addr3_cast1_reg_763[16] <= p_addr3_cast1_fu_532_p1[16];
p_addr3_cast1_reg_763[17] <= p_addr3_cast1_fu_532_p1[17];
p_addr3_cast1_reg_763[18] <= p_addr3_cast1_fu_532_p1[18];
p_addr3_cast1_reg_763[19] <= p_addr3_cast1_fu_532_p1[19];
p_addr3_cast1_reg_763[20] <= p_addr3_cast1_fu_532_p1[20];
p_addr3_cast1_reg_763[21] <= p_addr3_cast1_fu_532_p1[21];
p_addr3_cast1_reg_763[22] <= p_addr3_cast1_fu_532_p1[22];
p_addr3_cast1_reg_763[23] <= p_addr3_cast1_fu_532_p1[23];
        p_addr_cast1_reg_752[7] <= p_addr_cast1_fu_526_p1[7];
p_addr_cast1_reg_752[8] <= p_addr_cast1_fu_526_p1[8];
p_addr_cast1_reg_752[9] <= p_addr_cast1_fu_526_p1[9];
p_addr_cast1_reg_752[10] <= p_addr_cast1_fu_526_p1[10];
p_addr_cast1_reg_752[11] <= p_addr_cast1_fu_526_p1[11];
p_addr_cast1_reg_752[12] <= p_addr_cast1_fu_526_p1[12];
p_addr_cast1_reg_752[13] <= p_addr_cast1_fu_526_p1[13];
p_addr_cast1_reg_752[14] <= p_addr_cast1_fu_526_p1[14];
p_addr_cast1_reg_752[15] <= p_addr_cast1_fu_526_p1[15];
p_addr_cast1_reg_752[16] <= p_addr_cast1_fu_526_p1[16];
p_addr_cast1_reg_752[17] <= p_addr_cast1_fu_526_p1[17];
p_addr_cast1_reg_752[18] <= p_addr_cast1_fu_526_p1[18];
p_addr_cast1_reg_752[19] <= p_addr_cast1_fu_526_p1[19];
p_addr_cast1_reg_752[20] <= p_addr_cast1_fu_526_p1[20];
p_addr_cast1_reg_752[21] <= p_addr_cast1_fu_526_p1[21];
p_addr_cast1_reg_752[22] <= p_addr_cast1_fu_526_p1[22];
p_addr_cast1_reg_752[23] <= p_addr_cast1_fu_526_p1[23];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_284_p2))) begin
        p_addr2_reg_652[7] <= p_addr2_fu_359_p2[7];
p_addr2_reg_652[8] <= p_addr2_fu_359_p2[8];
p_addr2_reg_652[9] <= p_addr2_fu_359_p2[9];
p_addr2_reg_652[10] <= p_addr2_fu_359_p2[10];
p_addr2_reg_652[11] <= p_addr2_fu_359_p2[11];
p_addr2_reg_652[12] <= p_addr2_fu_359_p2[12];
p_addr2_reg_652[13] <= p_addr2_fu_359_p2[13];
p_addr2_reg_652[14] <= p_addr2_fu_359_p2[14];
p_addr2_reg_652[15] <= p_addr2_fu_359_p2[15];
p_addr2_reg_652[16] <= p_addr2_fu_359_p2[16];
p_addr2_reg_652[17] <= p_addr2_fu_359_p2[17];
p_addr2_reg_652[18] <= p_addr2_fu_359_p2[18];
p_addr2_reg_652[19] <= p_addr2_fu_359_p2[19];
p_addr2_reg_652[20] <= p_addr2_fu_359_p2[20];
p_addr2_reg_652[21] <= p_addr2_fu_359_p2[21];
p_addr2_reg_652[22] <= p_addr2_fu_359_p2[22];
        p_addr_reg_642[7] <= p_addr_fu_320_p2[7];
p_addr_reg_642[8] <= p_addr_fu_320_p2[8];
p_addr_reg_642[9] <= p_addr_fu_320_p2[9];
p_addr_reg_642[10] <= p_addr_fu_320_p2[10];
p_addr_reg_642[11] <= p_addr_fu_320_p2[11];
p_addr_reg_642[12] <= p_addr_fu_320_p2[12];
p_addr_reg_642[13] <= p_addr_fu_320_p2[13];
p_addr_reg_642[14] <= p_addr_fu_320_p2[14];
p_addr_reg_642[15] <= p_addr_fu_320_p2[15];
p_addr_reg_642[16] <= p_addr_fu_320_p2[16];
p_addr_reg_642[17] <= p_addr_fu_320_p2[17];
p_addr_reg_642[18] <= p_addr_fu_320_p2[18];
p_addr_reg_642[19] <= p_addr_fu_320_p2[19];
p_addr_reg_642[20] <= p_addr_fu_320_p2[20];
p_addr_reg_642[21] <= p_addr_fu_320_p2[21];
p_addr_reg_642[22] <= p_addr_fu_320_p2[22];
        tmp_46_reg_662 <= {{p_addr_fu_320_p2[ap_const_lv32_16 : ap_const_lv32_1]}};
        tmp_49_reg_667 <= {{p_addr2_fu_359_p2[ap_const_lv32_16 : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        p_addr3_reg_712[7] <= p_addr3_fu_474_p2[7];
p_addr3_reg_712[8] <= p_addr3_fu_474_p2[8];
p_addr3_reg_712[9] <= p_addr3_fu_474_p2[9];
p_addr3_reg_712[10] <= p_addr3_fu_474_p2[10];
p_addr3_reg_712[11] <= p_addr3_fu_474_p2[11];
p_addr3_reg_712[12] <= p_addr3_fu_474_p2[12];
p_addr3_reg_712[13] <= p_addr3_fu_474_p2[13];
p_addr3_reg_712[14] <= p_addr3_fu_474_p2[14];
p_addr3_reg_712[15] <= p_addr3_fu_474_p2[15];
p_addr3_reg_712[16] <= p_addr3_fu_474_p2[16];
p_addr3_reg_712[17] <= p_addr3_fu_474_p2[17];
p_addr3_reg_712[18] <= p_addr3_fu_474_p2[18];
p_addr3_reg_712[19] <= p_addr3_fu_474_p2[19];
p_addr3_reg_712[20] <= p_addr3_fu_474_p2[20];
p_addr3_reg_712[21] <= p_addr3_fu_474_p2[21];
p_addr3_reg_712[22] <= p_addr3_fu_474_p2[22];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (exitcond1_reg_768 == ap_const_lv1_0)) | ((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_768 == ap_const_lv1_0)))) begin
        reg_237 <= in_r_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (exitcond1_reg_768 == ap_const_lv1_0)))) begin
        reg_241 <= in_r_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it3)))) begin
        reg_245 <= grp_fu_225_p1;
        reg_250 <= grp_fu_228_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st14_fsm_13 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it5)))) begin
        reg_255 <= grp_fu_199_p2;
        reg_261 <= grp_fu_204_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st14_fsm_13 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it11)))) begin
        reg_267 <= grp_fu_209_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm))) begin
        reg_272 <= grp_fu_191_p2;
        reg_278 <= grp_fu_195_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it10))) begin
        tmp2_reg_828 <= grp_fu_191_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm))) begin
        tmp6_reg_787 <= tmp6_fu_584_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        tmp_13_reg_732 <= grp_fu_231_p1;
        tmp_16_reg_737 <= grp_fu_234_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st14_fsm_13 == ap_CS_fsm)) begin
        tmp_17_reg_747 <= grp_fu_214_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it7))) begin
        tmp_30_reg_823 <= grp_fu_191_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it3))) begin
        tmp_32_reg_813 <= grp_fu_225_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it5))) begin
        tmp_33_reg_818 <= grp_fu_199_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it11))) begin
        tmp_35_reg_834 <= grp_fu_204_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it14))) begin
        tmp_36_reg_844 <= grp_fu_195_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it12))) begin
        tmp_37_reg_839 <= grp_fu_209_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it16))) begin
        tmp_38_reg_849 <= grp_fu_195_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it18))) begin
        tmp_59_reg_854 <= tmp_59_fu_613_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or exitcond_fu_284_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_284_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond_fu_284_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_284_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// grp_fu_191_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond1_reg_768_pp0_it5 or ap_reg_ppstg_exitcond1_reg_768_pp0_it6 or ap_reg_ppstg_exitcond1_reg_768_pp0_it7 or ap_reg_ppstg_exitcond1_reg_768_pp0_it8 or ap_reg_ppstg_exitcond1_reg_768_pp0_it9 or ap_reg_ppstg_exitcond1_reg_768_pp0_it10)
begin
    if (((ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm) | (ap_ST_st20_fsm_19 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st17_fsm_16 == ap_CS_fsm) | (ap_ST_st18_fsm_17 == ap_CS_fsm) | (ap_ST_st21_fsm_20 == ap_CS_fsm) | (ap_ST_st22_fsm_21 == ap_CS_fsm) | (ap_ST_st23_fsm_22 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it6))) | ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it6))))) begin
        grp_fu_191_ce = ap_const_logic_1;
    end else begin
        grp_fu_191_ce = ap_const_logic_0;
    end
end

/// grp_fu_191_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it8 or reg_255 or ap_reg_ppstg_exitcond1_reg_768_pp0_it5 or reg_272 or ap_reg_ppstg_exitcond1_reg_768_pp0_it8 or tmp_30_reg_823)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it8))) begin
        grp_fu_191_p0 = tmp_30_reg_823;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        grp_fu_191_p0 = reg_272;
    end else if (((ap_ST_st15_fsm_14 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it5)))) begin
        grp_fu_191_p0 = reg_255;
    end else begin
        grp_fu_191_p0 = tmp_30_reg_823;
    end
end

/// grp_fu_191_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it8 or reg_255 or ap_reg_ppstg_exitcond1_reg_768_pp0_it5 or reg_261 or ap_reg_ppstg_exitcond1_reg_768_pp0_it8 or ap_reg_ppstg_tmp_33_reg_818_pp0_it8)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it8))) begin
        grp_fu_191_p1 = ap_reg_ppstg_tmp_33_reg_818_pp0_it8;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        grp_fu_191_p1 = reg_255;
    end else if (((ap_ST_st15_fsm_14 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it5)))) begin
        grp_fu_191_p1 = reg_261;
    end else begin
        grp_fu_191_p1 = ap_reg_ppstg_tmp_33_reg_818_pp0_it8;
    end
end

/// grp_fu_195_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it15 or reg_267 or reg_278 or ap_reg_ppstg_exitcond1_reg_768_pp0_it12 or ap_reg_ppstg_exitcond1_reg_768_pp0_it14 or tmp_36_reg_844)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it14))) begin
        grp_fu_195_p0 = tmp_36_reg_844;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        grp_fu_195_p0 = reg_278;
    end else if (((ap_ST_st15_fsm_14 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it12)))) begin
        grp_fu_195_p0 = reg_267;
    end else begin
        grp_fu_195_p0 = tmp_36_reg_844;
    end
end

/// grp_fu_195_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it15 or reg_261 or tmp_17_reg_747 or ap_reg_ppstg_exitcond1_reg_768_pp0_it12 or ap_reg_ppstg_exitcond1_reg_768_pp0_it14 or tmp_35_reg_834 or ap_reg_ppstg_tmp_37_reg_839_pp0_it14)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it14))) begin
        grp_fu_195_p1 = ap_reg_ppstg_tmp_37_reg_839_pp0_it14;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it12))) begin
        grp_fu_195_p1 = tmp_35_reg_834;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        grp_fu_195_p1 = reg_261;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        grp_fu_195_p1 = tmp_17_reg_747;
    end else begin
        grp_fu_195_p1 = ap_reg_ppstg_tmp_37_reg_839_pp0_it14;
    end
end

/// grp_fu_199_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it4 or reg_245 or ap_reg_ppstg_exitcond1_reg_768_pp0_it3 or ap_reg_ppstg_exitcond1_reg_768_pp0_it4 or tmp_32_reg_813)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it4))) begin
        grp_fu_199_p0 = tmp_32_reg_813;
    end else if ((((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it3)) | (ap_ST_st11_fsm_10 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm))) begin
        grp_fu_199_p0 = reg_245;
    end else begin
        grp_fu_199_p0 = tmp_32_reg_813;
    end
end

/// grp_fu_204_p0 assign process. ///
always @ (ap_CS_fsm or tmp1_3_reg_169 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond1_reg_768_pp0_it3 or reg_250 or ap_reg_ppstg_exitcond1_reg_768_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it10))) begin
        grp_fu_204_p0 = tmp1_3_reg_169;
    end else if ((((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it3)) | (ap_ST_st11_fsm_10 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm))) begin
        grp_fu_204_p0 = reg_250;
    end else begin
        grp_fu_204_p0 = reg_250;
    end
end

/// grp_fu_204_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond1_reg_768_pp0_it3 or ap_reg_ppstg_exitcond1_reg_768_pp0_it10)
begin
    if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        grp_fu_204_p1 = ap_const_lv32_3E7C8F32;
    end else if ((((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it10)) | (ap_ST_st11_fsm_10 == ap_CS_fsm))) begin
        grp_fu_204_p1 = ap_const_lv32_3F1B5159;
    end else begin
        grp_fu_204_p1 = ap_const_lv32_3F1B5159;
    end
end

/// grp_fu_209_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond1_reg_768_pp0_it11 or ap_reg_ppstg_exitcond1_reg_768_pp0_it9 or ap_reg_ppstg_exitcond1_reg_768_pp0_it10 or ap_reg_ppstg_exitcond1_reg_768_pp0_it12)
begin
    if (((ap_ST_st14_fsm_13 == ap_CS_fsm) | (ap_ST_st11_fsm_10 == ap_CS_fsm) | (ap_ST_st12_fsm_11 == ap_CS_fsm) | (ap_ST_st13_fsm_12 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it9))) | ((ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it12))))) begin
        grp_fu_209_ce = ap_const_logic_1;
    end else begin
        grp_fu_209_ce = ap_const_logic_0;
    end
end

/// grp_fu_209_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_exitcond1_reg_768_pp0_it11 or tmp_13_reg_732 or ap_reg_ppstg_exitcond1_reg_768_pp0_it9 or tmp2_reg_828 or tmp0_1_phi_fu_182_p4)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it11))) begin
        grp_fu_209_p0 = tmp2_reg_828;
    end else if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it9))) begin
        grp_fu_209_p0 = tmp0_1_phi_fu_182_p4;
    end else if ((ap_ST_st11_fsm_10 == ap_CS_fsm)) begin
        grp_fu_209_p0 = tmp_13_reg_732;
    end else begin
        grp_fu_209_p0 = tmp0_1_phi_fu_182_p4;
    end
end

/// grp_fu_225_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond1_reg_768 or tmp_2_fu_426_p1 or tmp_s_fu_516_p1 or ap_reg_ppstg_exitcond1_reg_768_pp0_it1 or tmp_24_fu_598_p1 or tmp_31_fu_608_p1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it1))) begin
        grp_fu_225_p0 = tmp_31_fu_608_p1;
    end else if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_768 == ap_const_lv1_0))) begin
        grp_fu_225_p0 = tmp_24_fu_598_p1;
    end else if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        grp_fu_225_p0 = tmp_s_fu_516_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        grp_fu_225_p0 = tmp_2_fu_426_p1;
    end else begin
        grp_fu_225_p0 = tmp_31_fu_608_p1;
    end
end

/// grp_fu_228_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond1_reg_768 or tmp_6_fu_431_p1 or tmp_19_fu_521_p1 or tmp_27_fu_603_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_768 == ap_const_lv1_0))) begin
        grp_fu_228_p0 = tmp_27_fu_603_p1;
    end else if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        grp_fu_228_p0 = tmp_19_fu_521_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        grp_fu_228_p0 = tmp_6_fu_431_p1;
    end else begin
        grp_fu_228_p0 = tmp_27_fu_603_p1;
    end
end

/// in_r_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_23_fu_330_p1 or tmp_48_fu_405_p1 or tmp_45_fu_484_p1 or tmp_54_fu_560_p1 or tmp_56_fu_593_p1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm))) begin
        in_r_address0 = tmp_56_fu_593_p1;
    end else if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        in_r_address0 = tmp_54_fu_560_p1;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        in_r_address0 = tmp_45_fu_484_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        in_r_address0 = tmp_48_fu_405_p1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        in_r_address0 = tmp_23_fu_330_p1;
    end else begin
        in_r_address0 = tmp_56_fu_593_p1;
    end
end

/// in_r_address1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_42_fu_369_p1 or tmp_51_fu_421_p1 or tmp_53_fu_511_p1 or tmp_55_fu_574_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        in_r_address1 = tmp_55_fu_574_p1;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        in_r_address1 = tmp_53_fu_511_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        in_r_address1 = tmp_51_fu_421_p1;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        in_r_address1 = tmp_42_fu_369_p1;
    end else begin
        in_r_address1 = tmp_55_fu_574_p1;
    end
end

/// in_r_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond1_reg_768 or exitcond_fu_284_p2 or exitcond1_fu_535_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (exitcond1_reg_768 == ap_const_lv1_0)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_284_p2)) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond1_fu_535_p2)))) begin
        in_r_ce0 = ap_const_logic_1;
    end else begin
        in_r_ce0 = ap_const_logic_0;
    end
end

/// in_r_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_fu_284_p2 or exitcond1_fu_535_p2)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_284_p2)) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == exitcond1_fu_535_p2)))) begin
        in_r_ce1 = ap_const_logic_1;
    end else begin
        in_r_ce1 = ap_const_logic_0;
    end
end

/// indvar_phi_fu_161_p4 assign process. ///
always @ (ap_CS_fsm or indvar_reg_157 or ap_reg_ppiten_pp0_it1 or exitcond1_reg_768 or tmp6_reg_787)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond1_reg_768 == ap_const_lv1_0))) begin
        indvar_phi_fu_161_p4 = tmp6_reg_787;
    end else begin
        indvar_phi_fu_161_p4 = indvar_reg_157;
    end
end

/// out_r_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it19 or ap_reg_ppstg_exitcond1_reg_768_pp0_it19)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it19))) begin
        out_r_ce0 = ap_const_logic_1;
    end else begin
        out_r_ce0 = ap_const_logic_0;
    end
end

/// out_r_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it19 or ap_reg_ppstg_exitcond1_reg_768_pp0_it19)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it19))) begin
        out_r_we0 = ap_const_logic_1;
    end else begin
        out_r_we0 = ap_const_logic_0;
    end
end

/// tmp0_1_phi_fu_182_p4 assign process. ///
always @ (ap_CS_fsm or tmp1_3_reg_169 or ap_reg_ppiten_pp0_it11 or tmp0_1_reg_179 or ap_reg_ppstg_exitcond1_reg_768_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_768_pp0_it10))) begin
        tmp0_1_phi_fu_182_p4 = tmp1_3_reg_169;
    end else begin
        tmp0_1_phi_fu_182_p4 = tmp0_1_reg_179;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp0_it18 or ap_reg_ppiten_pp0_it19 or exitcond_fu_284_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(ap_const_lv1_0 == exitcond_fu_284_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st22_fsm_21;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st23_fsm_22;
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st24_fsm_23;
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st25_fsm_24;
        ap_ST_st25_fsm_24 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_25;
        ap_ST_pp0_stg0_fsm_25 : 
            if (~((ap_ST_pp0_stg0_fsm_25 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_pp0_stg1_fsm_26 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & (ap_ST_pp0_stg1_fsm_26 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_25;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign exitcond1_fu_535_p2 = (indvar_phi_fu_161_p4 == ap_const_lv11_77E? 1'b1: 1'b0);
assign exitcond_fu_284_p2 = (indvar1_reg_145 == ap_const_lv11_437? 1'b1: 1'b0);
assign grp_fu_195_ce = ap_const_logic_1;
assign grp_fu_199_ce = ap_const_logic_1;
assign grp_fu_199_p1 = ap_const_lv32_3E7C8F32;
assign grp_fu_204_ce = ap_const_logic_1;
assign grp_fu_209_p1 = ap_const_lv32_3E7C8F32;
assign grp_fu_214_ce = ap_const_logic_1;
assign grp_fu_214_p0 = tmp_16_reg_737;
assign grp_fu_214_p1 = ap_const_lv32_3F1B5159;
assign grp_fu_222_ce = ap_const_logic_1;
assign grp_fu_222_p0 = tmp_38_reg_849;
assign grp_fu_225_ce = ap_const_logic_1;
assign grp_fu_228_ce = ap_const_logic_1;
assign grp_fu_231_ce = ap_const_logic_1;
assign grp_fu_231_p0 = $unsigned(in_load_3_reg_682);
assign grp_fu_234_ce = ap_const_logic_1;
assign grp_fu_234_p0 = $unsigned(in_load_4_reg_687);
assign i_fu_290_p2 = (indvar1_reg_145 + ap_const_lv11_1);
assign j_fu_541_p2 = (indvar_phi_fu_161_p4 + ap_const_lv11_2);
assign out_r_address0 = tmp_57_fu_629_p1;
assign out_r_d0 = tmp_59_reg_854;
assign p_addr1_fu_579_p2 = (p_addr3_cast1_reg_763 + tmp_23_trn5_cast_fu_547_p1);
assign p_addr2_cast1_fu_529_p1 = $signed(p_addr2_reg_652);
assign p_addr2_fu_359_p2 = (p_shl2_cast_fu_343_p1 - p_shl3_cast_fu_355_p1);
assign p_addr3_cast1_fu_532_p1 = $signed(p_addr3_reg_712);
assign p_addr3_fu_474_p2 = (p_shl4_cast_fu_458_p1 - p_shl5_cast_fu_470_p1);
assign p_addr4_fu_565_p2 = (p_addr2_cast1_reg_757 + tmp_23_trn5_cast_fu_547_p1);
assign p_addr7_fu_551_p2 = (p_addr_cast1_reg_752 + tmp_23_trn5_cast_fu_547_p1);
assign p_addr9_fu_620_p2 = (p_addr2_cast1_reg_757 + tmp_40_trn_cast_fu_617_p1);
assign p_addr_cast1_fu_526_p1 = $signed(p_addr_reg_642);
assign p_addr_fu_320_p2 = (p_shl_cast_fu_304_p1 - p_shl1_cast_fu_316_p1);
assign p_shl1_cast_fu_316_p1 = $unsigned(tmp_5_fu_308_p3);
assign p_shl2_cast_fu_343_p1 = $unsigned(tmp_40_fu_335_p3);
assign p_shl3_cast_fu_355_p1 = $unsigned(tmp_41_fu_347_p3);
assign p_shl4_cast_fu_458_p1 = $unsigned(tmp_43_fu_450_p3);
assign p_shl5_cast_fu_470_p1 = $unsigned(tmp_44_fu_462_p3);
assign p_shl_cast_fu_304_p1 = $unsigned(tmp_1_fu_296_p3);
assign tmp6_fu_584_p2 = (indvar_reg_157 + ap_const_lv11_1);
assign tmp_19_fu_521_p1 = $unsigned(reg_241);
assign tmp_1_fu_296_p3 = {{indvar1_reg_145}, {ap_const_lv11_0}};
assign tmp_23_fu_330_p0 = $signed(p_addr_fu_320_p2);
assign tmp_23_fu_330_p1 = $unsigned(tmp_23_fu_330_p0);
assign tmp_23_trn5_cast_fu_547_p1 = $unsigned(j_fu_541_p2);
assign tmp_24_fu_598_p1 = $unsigned(reg_237);
assign tmp_27_fu_603_p1 = $unsigned(reg_241);
assign tmp_2_fu_426_p1 = $unsigned(reg_237);
assign tmp_31_fu_608_p1 = $unsigned(reg_237);
assign tmp_40_fu_335_p3 = {{i_fu_290_p2}, {ap_const_lv11_0}};
assign tmp_40_trn_cast_fu_617_p1 = $unsigned(ap_reg_ppstg_tmp6_reg_787_pp0_it18);
assign tmp_41_fu_347_p3 = {{i_fu_290_p2}, {ap_const_lv7_0}};
assign tmp_42_fu_369_p0 = $signed(p_addr2_fu_359_p2);
assign tmp_42_fu_369_p1 = $unsigned(tmp_42_fu_369_p0);
assign tmp_43_fu_450_p3 = {{tmp_fu_444_p2}, {ap_const_lv11_0}};
assign tmp_44_fu_462_p3 = {{tmp_fu_444_p2}, {ap_const_lv7_0}};
assign tmp_45_fu_484_p0 = $signed(p_addr3_fu_474_p2);
assign tmp_45_fu_484_p1 = $unsigned(tmp_45_fu_484_p0);
assign tmp_47_fu_394_p3 = {{tmp_46_reg_662}, {ap_const_lv1_1}};
assign tmp_48_fu_405_p0 = $signed(tmp_47_fu_394_p3);
assign tmp_48_fu_405_p1 = $unsigned(tmp_48_fu_405_p0);
assign tmp_50_fu_410_p3 = {{tmp_49_reg_667}, {ap_const_lv1_1}};
assign tmp_51_fu_421_p0 = $signed(tmp_50_fu_410_p3);
assign tmp_51_fu_421_p1 = $unsigned(tmp_51_fu_421_p0);
assign tmp_52_fu_489_p4 = {{p_addr3_fu_474_p2[ap_const_lv32_16 : ap_const_lv32_1]}};
assign tmp_53_fu_511_p0 = $signed(tmp_58_fu_499_p3);
assign tmp_53_fu_511_p1 = $unsigned(tmp_53_fu_511_p0);
assign tmp_54_fu_560_p0 = $signed(p_addr7_fu_551_p2);
assign tmp_54_fu_560_p1 = $unsigned(tmp_54_fu_560_p0);
assign tmp_55_fu_574_p0 = $signed(p_addr4_fu_565_p2);
assign tmp_55_fu_574_p1 = $unsigned(tmp_55_fu_574_p0);
assign tmp_56_fu_593_p0 = $signed(p_addr1_reg_782);
assign tmp_56_fu_593_p1 = $unsigned(tmp_56_fu_593_p0);
assign tmp_57_fu_629_p0 = $signed(p_addr9_fu_620_p2);
assign tmp_57_fu_629_p1 = $unsigned(tmp_57_fu_629_p0);
assign tmp_58_fu_499_p3 = {{tmp_52_fu_489_p4}, {ap_const_lv1_1}};
assign tmp_59_fu_613_p1 = grp_fu_222_p1[15:0];
assign tmp_5_fu_308_p3 = {{indvar1_reg_145}, {ap_const_lv7_0}};
assign tmp_6_fu_431_p1 = $unsigned(reg_241);
assign tmp_fu_444_p2 = (indvar1_reg_145 + ap_const_lv11_2);
assign tmp_s_fu_516_p1 = $unsigned(reg_237);
always @ (posedge ap_clk)
begin
    p_addr_reg_642[6:0] <= 7'b0000000;
    p_addr2_reg_652[6:0] <= 7'b0000000;
    p_addr3_reg_712[6:0] <= 7'b0000000;
    p_addr_cast1_reg_752[6:0] <= 7'b0000000;
    p_addr2_cast1_reg_757[6:0] <= 7'b0000000;
    p_addr3_cast1_reg_763[6:0] <= 7'b0000000;
end



endmodule //gaussian_scalarized

