/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:02 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_CABAC_0_0_H__
#define BCHP_VICE_CABAC_0_0_H__

/***************************************************************************
 *VICE_CABAC_0_0 - Context Adaptive Binary Arithmetic Coding Registers
 ***************************************************************************/
#define BCHP_VICE_CABAC_0_0_DEBUG                0x01500000 /* [CFG][32] CABAC Debug */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_BASE_PTR    0x01500010 /* [CFG][64] CDB Buffer 0 Start Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_END_PTR     0x01500018 /* [CFG][64] CDB Buffer 0 End Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_READ_PTR    0x01500020 /* [RW][64] CDB Buffer 0 Read Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_WRITE_PTR   0x01500028 /* [RW][64] CDB Buffer 0 Write Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_VALID_PTR   0x01500030 /* [RW][64] CDB Buffer 0 Valid Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_BASE_PTR    0x01500038 /* [CFG][64] ITB Buffer 0 Start Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_END_PTR     0x01500040 /* [CFG][64] ITB Buffer 0 End Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_READ_PTR    0x01500048 /* [RW][64] ITB Buffer 0 Read Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_WRITE_PTR   0x01500050 /* [RW][64] ITB Buffer 0 Write Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_VALID_PTR   0x01500058 /* [RW][64] ITB Buffer 0 Valid Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_BASE_PTR    0x01500060 /* [CFG][64] CDB Buffer 1 Start Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_END_PTR     0x01500068 /* [CFG][64] CDB Buffer 1 End Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_READ_PTR    0x01500070 /* [RW][64] CDB Buffer 1 Read Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_WRITE_PTR   0x01500078 /* [RW][64] CDB Buffer 1 Write Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_VALID_PTR   0x01500080 /* [RW][64] CDB Buffer 1 Valid Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_BASE_PTR    0x01500088 /* [CFG][64] ITB Buffer 1 Start Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_END_PTR     0x01500090 /* [CFG][64] ITB Buffer 1 End Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_READ_PTR    0x01500098 /* [RW][64] ITB Buffer 1 Read Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_WRITE_PTR   0x015000a0 /* [RW][64] ITB Buffer 1 Write Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_VALID_PTR   0x015000a8 /* [RW][64] ITB Buffer 1 Valid Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_BASE_PTR    0x015000b0 /* [CFG][64] CDB Buffer 2 Start Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_END_PTR     0x015000b8 /* [CFG][64] CDB Buffer 2 End Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_READ_PTR    0x015000c0 /* [RW][64] CDB Buffer 2 Read Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_WRITE_PTR   0x015000c8 /* [RW][64] CDB Buffer 2 Write Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_VALID_PTR   0x015000d0 /* [RW][64] CDB Buffer 2 Valid Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_BASE_PTR    0x015000d8 /* [CFG][64] ITB Buffer 2 Start Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_END_PTR     0x015000e0 /* [CFG][64] ITB Buffer 2 End Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_READ_PTR    0x015000e8 /* [RW][64] ITB Buffer 2 Read Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_WRITE_PTR   0x015000f0 /* [RW][64] ITB Buffer 2 Write Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_VALID_PTR   0x015000f8 /* [RW][64] ITB Buffer 2 Valid Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_BASE_PTR    0x01500100 /* [CFG][64] CDB Buffer 3 Start Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_END_PTR     0x01500108 /* [CFG][64] CDB Buffer 3 End Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_READ_PTR    0x01500110 /* [RW][64] CDB Buffer 3 Read Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_WRITE_PTR   0x01500118 /* [RW][64] CDB Buffer 3 Write Address */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_VALID_PTR   0x01500120 /* [RW][64] CDB Buffer 3 Valid Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_BASE_PTR    0x01500128 /* [CFG][64] ITB Buffer 3 Start Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_END_PTR     0x01500130 /* [CFG][64] ITB Buffer 3 End Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_READ_PTR    0x01500138 /* [RW][64] ITB Buffer 3 Read Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_WRITE_PTR   0x01500140 /* [RW][64] ITB Buffer 3 Write Address */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_VALID_PTR   0x01500148 /* [RW][64] ITB Buffer 3 Valid Address */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR0         0x01500150 /* [CFG][32] CABAC Stream 0 sw_init */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR1         0x01500154 /* [CFG][32] CABAC Stream 1 sw_init */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR2         0x01500158 /* [CFG][32] CABAC Stream 2 sw_init */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR3         0x0150015c /* [CFG][32] CABAC Stream 3 sw_init */
#define BCHP_VICE_CABAC_0_0_CDB0_FULL_WATERMARK  0x01500160 /* [RW][64] CDB0 Fullness watermark */
#define BCHP_VICE_CABAC_0_0_CDB0_EMPTY_WATERMARK 0x01500168 /* [RW][64] CDB0 Emptiness watermark */
#define BCHP_VICE_CABAC_0_0_CDB1_FULL_WATERMARK  0x01500170 /* [RW][64] CDB1 Fullness watermark */
#define BCHP_VICE_CABAC_0_0_CDB1_EMPTY_WATERMARK 0x01500178 /* [RW][64] CDB1 Emptiness watermark */
#define BCHP_VICE_CABAC_0_0_CDB2_FULL_WATERMARK  0x01500180 /* [RW][64] CDB2 Fullness watermark */
#define BCHP_VICE_CABAC_0_0_CDB2_EMPTY_WATERMARK 0x01500188 /* [RW][64] CDB2 Emptiness watermark */
#define BCHP_VICE_CABAC_0_0_CDB3_FULL_WATERMARK  0x01500190 /* [RW][64] CDB3 Fullness watermark */
#define BCHP_VICE_CABAC_0_0_CDB3_EMPTY_WATERMARK 0x01500198 /* [RW][64] CDB3 Emptiness watermark */
#define BCHP_VICE_CABAC_0_0_ITB0_FULL_WATERMARK  0x015001a0 /* [RW][64] ITB0 Fullness watermark */
#define BCHP_VICE_CABAC_0_0_ITB0_EMPTY_WATERMARK 0x015001a8 /* [RW][64] ITB0 Emptiness watermark */
#define BCHP_VICE_CABAC_0_0_ITB1_FULL_WATERMARK  0x015001b0 /* [RW][64] ITB1 Fullness watermark */
#define BCHP_VICE_CABAC_0_0_ITB1_EMPTY_WATERMARK 0x015001b8 /* [RW][64] ITB1 Emptiness watermark */
#define BCHP_VICE_CABAC_0_0_ITB2_FULL_WATERMARK  0x015001c0 /* [RW][64] ITB2 Fullness watermark */
#define BCHP_VICE_CABAC_0_0_ITB2_EMPTY_WATERMARK 0x015001c8 /* [RW][64] ITB2 Emptiness watermark */
#define BCHP_VICE_CABAC_0_0_ITB3_FULL_WATERMARK  0x015001d0 /* [RW][64] ITB3 Fullness watermark */
#define BCHP_VICE_CABAC_0_0_ITB3_EMPTY_WATERMARK 0x015001d8 /* [RW][64] ITB3 Emptiness watermark */
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_INIT_OPTION 0x015001e0 /* [CFG][32] CDB0 CRC initialization option */
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_INIT_VALUE  0x015001e4 /* [CFG][32] CDB0 CRC initialization value */
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_INIT_OPTION 0x015001e8 /* [CFG][32] CDB1 CRC initialization option */
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_INIT_VALUE  0x015001ec /* [CFG][32] CDB1 CRC initialization value */
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_INIT_OPTION 0x015001f0 /* [CFG][32] CDB2 CRC initialization option */
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_INIT_VALUE  0x015001f4 /* [CFG][32] CDB2 CRC initialization value */
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_INIT_OPTION 0x015001f8 /* [CFG][32] CDB3 CRC initialization option */
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_INIT_VALUE  0x015001fc /* [CFG][32] CDB3 CRC initialization value */
#define BCHP_VICE_CABAC_0_0_CTRL                 0x01500200 /* [CFG][32] CABAC Control Register */
#define BCHP_VICE_CABAC_0_0_SCRATCH              0x01500204 /* [CFG][32] CABAC Scratch */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE    0x01500208 /* [CFG][32] CABAC error status enable */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_CLEAR     0x0150020c /* [CFG][32] CABAC error status clear */
#define BCHP_VICE_CABAC_0_0_PROG_WATCHDOG        0x01500210 /* [CFG][32] Programmable Watchdog value */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS           0x01500214 /* [RO][32] CABAC error status */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_DEPTH       0x01500218 /* [RO][64] CDB Buffer 0 Fullness */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_DEPTH       0x01500220 /* [RO][64] ITB Buffer 0 Fullness */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_DEPTH       0x01500228 /* [RO][64] CDB Buffer 1 Fullness */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_DEPTH       0x01500230 /* [RO][64] ITB Buffer 1 Fullness */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_DEPTH       0x01500238 /* [RO][64] CDB Buffer 2 Fullness */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_DEPTH       0x01500240 /* [RO][64] ITB Buffer 2 Fullness */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_DEPTH       0x01500248 /* [RO][64] CDB Buffer 3 Fullness */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_DEPTH       0x01500250 /* [RO][64] ITB Buffer 3 Fullness */
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_REM_VALUE   0x01500258 /* [RO][32] CDB0 CRC Remainder value */
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_REM_VALUE   0x0150025c /* [RO][32] CDB1 CRC Remainder value */
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_REM_VALUE   0x01500260 /* [RO][32] CDB2 CRC Remainder value */
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_REM_VALUE   0x01500264 /* [RO][32] CDB3 CRC Remainder value */
#define BCHP_VICE_CABAC_0_0_STATUS               0x01500268 /* [RO][32] CABAC Status */
#define BCHP_VICE_CABAC_0_0_ENC_ERR_INFO         0x0150026c /* [RO][32] CABAC encoder error info */
#define BCHP_VICE_CABAC_0_0_STR0_ACTIVE          0x01500270 /* [RO][32] CABAC Stream 0 active */
#define BCHP_VICE_CABAC_0_0_STR1_ACTIVE          0x01500274 /* [RO][32] CABAC Stream 1 active */
#define BCHP_VICE_CABAC_0_0_STR2_ACTIVE          0x01500278 /* [RO][32] CABAC Stream 2 active */
#define BCHP_VICE_CABAC_0_0_STR3_ACTIVE          0x0150027c /* [RO][32] CABAC Stream 3 active */
#define BCHP_VICE_CABAC_0_0_DEBUG_0              0x01500280 /* [RO][32] CABAC Debug 0 register */
#define BCHP_VICE_CABAC_0_0_DEBUG_1              0x01500284 /* [RO][32] CABAC Debug 1 register */
#define BCHP_VICE_CABAC_0_0_DEBUG_2              0x01500288 /* [RO][32] CABAC Debug 2 register */
#define BCHP_VICE_CABAC_0_0_DEBUG_3              0x0150028c /* [RO][32] CABAC Debug 3 register */
#define BCHP_VICE_CABAC_0_0_CABAC_PIC_COUNTER    0x01500290 /* [RO][32] CABAC total picture counter */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_BASE_PTR   0x01500298 /* [CFG][64] PROB Buffer 0 Start Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_PTR  0x015002a0 /* [RO][64] PROB Buffer 0 Write Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_PTR   0x015002a8 /* [RO][64] PROB Buffer 0 Read Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_DONE 0x015002b0 /* [RW][32] PROB Buffer 0 Write Done */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_DONE  0x015002b4 /* [RW][32] PROB Buffer 0 Read Done */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_BASE_PTR   0x015002b8 /* [CFG][64] PROB Buffer 1 Start Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_PTR  0x015002c0 /* [RO][64] PROB Buffer 1 Write Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_PTR   0x015002c8 /* [RO][64] PROB Buffer 1 Read Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_DONE 0x015002d0 /* [RW][32] PROB Buffer 1 Write Done */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_DONE  0x015002d4 /* [RW][32] PROB Buffer 1 Read Done */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_BASE_PTR   0x015002d8 /* [CFG][64] PROB Buffer 2 Start Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_PTR  0x015002e0 /* [RO][64] PROB Buffer 2 Write Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_PTR   0x015002e8 /* [RO][64] PROB Buffer 2 Read Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_DONE 0x015002f0 /* [RW][32] PROB Buffer 2 Write Done */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_DONE  0x015002f4 /* [RW][32] PROB Buffer 2 Read Done */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_BASE_PTR   0x015002f8 /* [CFG][64] PROB Buffer 3 Start Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_PTR  0x01500300 /* [RO][64] PROB Buffer 3 Write Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_PTR   0x01500308 /* [RO][64] PROB Buffer 3 Read Address */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_DONE 0x01500310 /* [RW][32] PROB Buffer 3 Write Done */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_DONE  0x01500314 /* [RW][32] PROB Buffer 3 Write Done */

/***************************************************************************
 *DEBUG - CABAC Debug
 ***************************************************************************/
/* VICE_CABAC_0_0 :: DEBUG :: reserved0 [31:02] */
#define BCHP_VICE_CABAC_0_0_DEBUG_reserved0_MASK                   0xfffffffc
#define BCHP_VICE_CABAC_0_0_DEBUG_reserved0_SHIFT                  2

/* VICE_CABAC_0_0 :: DEBUG :: AUTO_SHUTOFF [01:01] */
#define BCHP_VICE_CABAC_0_0_DEBUG_AUTO_SHUTOFF_MASK                0x00000002
#define BCHP_VICE_CABAC_0_0_DEBUG_AUTO_SHUTOFF_SHIFT               1
#define BCHP_VICE_CABAC_0_0_DEBUG_AUTO_SHUTOFF_DEFAULT             0x00000001
#define BCHP_VICE_CABAC_0_0_DEBUG_AUTO_SHUTOFF_DISABLE             0
#define BCHP_VICE_CABAC_0_0_DEBUG_AUTO_SHUTOFF_ENABLE              1

/* VICE_CABAC_0_0 :: DEBUG :: DIS_BIN_ERR_DETECT [00:00] */
#define BCHP_VICE_CABAC_0_0_DEBUG_DIS_BIN_ERR_DETECT_MASK          0x00000001
#define BCHP_VICE_CABAC_0_0_DEBUG_DIS_BIN_ERR_DETECT_SHIFT         0

/***************************************************************************
 *CDB_CTX0_BASE_PTR - CDB Buffer 0 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX0_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_BASE_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: CDB_CTX0_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_BASE_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_BASE_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_BASE_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *CDB_CTX0_END_PTR - CDB Buffer 0 End Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX0_END_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_END_PTR_reserved0_SHIFT       40

/* VICE_CABAC_0_0 :: CDB_CTX0_END_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_END_PTR_ADDR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_END_PTR_ADDR_SHIFT            0
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_END_PTR_ADDR_DEFAULT          0

/***************************************************************************
 *CDB_CTX0_READ_PTR - CDB Buffer 0 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX0_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_READ_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_READ_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: CDB_CTX0_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_READ_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_READ_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_READ_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *CDB_CTX0_WRITE_PTR - CDB Buffer 0 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX0_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_WRITE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_WRITE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: CDB_CTX0_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_WRITE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_WRITE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_WRITE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *CDB_CTX0_VALID_PTR - CDB Buffer 0 Valid Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX0_VALID_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_VALID_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: CDB_CTX0_VALID_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_VALID_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_VALID_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_VALID_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *ITB_CTX0_BASE_PTR - ITB Buffer 0 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX0_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_BASE_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: ITB_CTX0_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_BASE_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_BASE_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_BASE_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *ITB_CTX0_END_PTR - ITB Buffer 0 End Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX0_END_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_END_PTR_reserved0_SHIFT       40

/* VICE_CABAC_0_0 :: ITB_CTX0_END_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_END_PTR_ADDR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_END_PTR_ADDR_SHIFT            0
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_END_PTR_ADDR_DEFAULT          0

/***************************************************************************
 *ITB_CTX0_READ_PTR - ITB Buffer 0 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX0_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_READ_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_READ_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: ITB_CTX0_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_READ_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_READ_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_READ_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *ITB_CTX0_WRITE_PTR - ITB Buffer 0 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX0_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_WRITE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_WRITE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: ITB_CTX0_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_WRITE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_WRITE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_WRITE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *ITB_CTX0_VALID_PTR - ITB Buffer 0 Valid Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX0_VALID_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_VALID_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: ITB_CTX0_VALID_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_VALID_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_VALID_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_VALID_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *CDB_CTX1_BASE_PTR - CDB Buffer 1 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX1_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_BASE_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: CDB_CTX1_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_BASE_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_BASE_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_BASE_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *CDB_CTX1_END_PTR - CDB Buffer 1 End Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX1_END_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_END_PTR_reserved0_SHIFT       40

/* VICE_CABAC_0_0 :: CDB_CTX1_END_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_END_PTR_ADDR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_END_PTR_ADDR_SHIFT            0
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_END_PTR_ADDR_DEFAULT          0

/***************************************************************************
 *CDB_CTX1_READ_PTR - CDB Buffer 1 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX1_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_READ_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_READ_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: CDB_CTX1_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_READ_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_READ_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_READ_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *CDB_CTX1_WRITE_PTR - CDB Buffer 1 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX1_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_WRITE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_WRITE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: CDB_CTX1_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_WRITE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_WRITE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_WRITE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *CDB_CTX1_VALID_PTR - CDB Buffer 1 Valid Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX1_VALID_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_VALID_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: CDB_CTX1_VALID_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_VALID_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_VALID_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_VALID_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *ITB_CTX1_BASE_PTR - ITB Buffer 1 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX1_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_BASE_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: ITB_CTX1_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_BASE_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_BASE_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_BASE_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *ITB_CTX1_END_PTR - ITB Buffer 1 End Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX1_END_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_END_PTR_reserved0_SHIFT       40

/* VICE_CABAC_0_0 :: ITB_CTX1_END_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_END_PTR_ADDR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_END_PTR_ADDR_SHIFT            0
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_END_PTR_ADDR_DEFAULT          0

/***************************************************************************
 *ITB_CTX1_READ_PTR - ITB Buffer 1 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX1_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_READ_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_READ_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: ITB_CTX1_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_READ_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_READ_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_READ_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *ITB_CTX1_WRITE_PTR - ITB Buffer 1 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX1_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_WRITE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_WRITE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: ITB_CTX1_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_WRITE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_WRITE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_WRITE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *ITB_CTX1_VALID_PTR - ITB Buffer 1 Valid Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX1_VALID_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_VALID_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: ITB_CTX1_VALID_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_VALID_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_VALID_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_VALID_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *CDB_CTX2_BASE_PTR - CDB Buffer 2 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX2_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_BASE_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: CDB_CTX2_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_BASE_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_BASE_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_BASE_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *CDB_CTX2_END_PTR - CDB Buffer 2 End Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX2_END_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_END_PTR_reserved0_SHIFT       40

/* VICE_CABAC_0_0 :: CDB_CTX2_END_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_END_PTR_ADDR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_END_PTR_ADDR_SHIFT            0
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_END_PTR_ADDR_DEFAULT          0

/***************************************************************************
 *CDB_CTX2_READ_PTR - CDB Buffer 2 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX2_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_READ_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_READ_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: CDB_CTX2_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_READ_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_READ_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_READ_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *CDB_CTX2_WRITE_PTR - CDB Buffer 2 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX2_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_WRITE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_WRITE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: CDB_CTX2_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_WRITE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_WRITE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_WRITE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *CDB_CTX2_VALID_PTR - CDB Buffer 2 Valid Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX2_VALID_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_VALID_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: CDB_CTX2_VALID_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_VALID_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_VALID_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_VALID_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *ITB_CTX2_BASE_PTR - ITB Buffer 2 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX2_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_BASE_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: ITB_CTX2_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_BASE_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_BASE_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_BASE_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *ITB_CTX2_END_PTR - ITB Buffer 2 End Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX2_END_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_END_PTR_reserved0_SHIFT       40

/* VICE_CABAC_0_0 :: ITB_CTX2_END_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_END_PTR_ADDR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_END_PTR_ADDR_SHIFT            0
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_END_PTR_ADDR_DEFAULT          0

/***************************************************************************
 *ITB_CTX2_READ_PTR - ITB Buffer 2 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX2_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_READ_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_READ_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: ITB_CTX2_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_READ_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_READ_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_READ_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *ITB_CTX2_WRITE_PTR - ITB Buffer 2 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX2_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_WRITE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_WRITE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: ITB_CTX2_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_WRITE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_WRITE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_WRITE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *ITB_CTX2_VALID_PTR - ITB Buffer 2 Valid Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX2_VALID_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_VALID_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: ITB_CTX2_VALID_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_VALID_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_VALID_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_VALID_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *CDB_CTX3_BASE_PTR - CDB Buffer 3 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX3_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_BASE_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: CDB_CTX3_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_BASE_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_BASE_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_BASE_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *CDB_CTX3_END_PTR - CDB Buffer 3 End Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX3_END_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_END_PTR_reserved0_SHIFT       40

/* VICE_CABAC_0_0 :: CDB_CTX3_END_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_END_PTR_ADDR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_END_PTR_ADDR_SHIFT            0
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_END_PTR_ADDR_DEFAULT          0

/***************************************************************************
 *CDB_CTX3_READ_PTR - CDB Buffer 3 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX3_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_READ_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_READ_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: CDB_CTX3_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_READ_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_READ_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_READ_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *CDB_CTX3_WRITE_PTR - CDB Buffer 3 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX3_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_WRITE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_WRITE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: CDB_CTX3_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_WRITE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_WRITE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_WRITE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *CDB_CTX3_VALID_PTR - CDB Buffer 3 Valid Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX3_VALID_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_VALID_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: CDB_CTX3_VALID_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_VALID_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_VALID_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_VALID_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *ITB_CTX3_BASE_PTR - ITB Buffer 3 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX3_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_BASE_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: ITB_CTX3_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_BASE_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_BASE_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_BASE_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *ITB_CTX3_END_PTR - ITB Buffer 3 End Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX3_END_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_END_PTR_reserved0_SHIFT       40

/* VICE_CABAC_0_0 :: ITB_CTX3_END_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_END_PTR_ADDR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_END_PTR_ADDR_SHIFT            0
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_END_PTR_ADDR_DEFAULT          0

/***************************************************************************
 *ITB_CTX3_READ_PTR - ITB Buffer 3 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX3_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_READ_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_READ_PTR_reserved0_SHIFT      40

/* VICE_CABAC_0_0 :: ITB_CTX3_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_READ_PTR_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_READ_PTR_ADDR_SHIFT           0
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_READ_PTR_ADDR_DEFAULT         0

/***************************************************************************
 *ITB_CTX3_WRITE_PTR - ITB Buffer 3 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX3_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_WRITE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_WRITE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: ITB_CTX3_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_WRITE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_WRITE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_WRITE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *ITB_CTX3_VALID_PTR - ITB Buffer 3 Valid Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX3_VALID_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_VALID_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: ITB_CTX3_VALID_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_VALID_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_VALID_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_VALID_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *SW_INIT_STR0 - CABAC Stream 0 sw_init
 ***************************************************************************/
/* VICE_CABAC_0_0 :: SW_INIT_STR0 :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR0_reserved0_MASK            0xfffffffe
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR0_reserved0_SHIFT           1

/* VICE_CABAC_0_0 :: SW_INIT_STR0 :: CABAC_SW_INIT_STR [00:00] */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR0_CABAC_SW_INIT_STR_MASK    0x00000001
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR0_CABAC_SW_INIT_STR_SHIFT   0
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR0_CABAC_SW_INIT_STR_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_STR1 - CABAC Stream 1 sw_init
 ***************************************************************************/
/* VICE_CABAC_0_0 :: SW_INIT_STR1 :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR1_reserved0_MASK            0xfffffffe
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR1_reserved0_SHIFT           1

/* VICE_CABAC_0_0 :: SW_INIT_STR1 :: CABAC_SW_INIT_STR [00:00] */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR1_CABAC_SW_INIT_STR_MASK    0x00000001
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR1_CABAC_SW_INIT_STR_SHIFT   0
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR1_CABAC_SW_INIT_STR_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_STR2 - CABAC Stream 2 sw_init
 ***************************************************************************/
/* VICE_CABAC_0_0 :: SW_INIT_STR2 :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR2_reserved0_MASK            0xfffffffe
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR2_reserved0_SHIFT           1

/* VICE_CABAC_0_0 :: SW_INIT_STR2 :: CABAC_SW_INIT_STR [00:00] */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR2_CABAC_SW_INIT_STR_MASK    0x00000001
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR2_CABAC_SW_INIT_STR_SHIFT   0
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR2_CABAC_SW_INIT_STR_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_STR3 - CABAC Stream 3 sw_init
 ***************************************************************************/
/* VICE_CABAC_0_0 :: SW_INIT_STR3 :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR3_reserved0_MASK            0xfffffffe
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR3_reserved0_SHIFT           1

/* VICE_CABAC_0_0 :: SW_INIT_STR3 :: CABAC_SW_INIT_STR [00:00] */
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR3_CABAC_SW_INIT_STR_MASK    0x00000001
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR3_CABAC_SW_INIT_STR_SHIFT   0
#define BCHP_VICE_CABAC_0_0_SW_INIT_STR3_CABAC_SW_INIT_STR_DEFAULT 0x00000000

/***************************************************************************
 *CDB0_FULL_WATERMARK - CDB0 Fullness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB0_FULL_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB0_FULL_WATERMARK_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB0_FULL_WATERMARK_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: CDB0_FULL_WATERMARK :: FULL_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB0_FULL_WATERMARK_FULL_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB0_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB0_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB0_EMPTY_WATERMARK - CDB0 Emptiness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB0_EMPTY_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB0_EMPTY_WATERMARK_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB0_EMPTY_WATERMARK_reserved0_SHIFT   40

/* VICE_CABAC_0_0 :: CDB0_EMPTY_WATERMARK :: EMPTY_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB0_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB0_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB0_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB1_FULL_WATERMARK - CDB1 Fullness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB1_FULL_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB1_FULL_WATERMARK_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB1_FULL_WATERMARK_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: CDB1_FULL_WATERMARK :: FULL_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB1_FULL_WATERMARK_FULL_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB1_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB1_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB1_EMPTY_WATERMARK - CDB1 Emptiness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB1_EMPTY_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB1_EMPTY_WATERMARK_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB1_EMPTY_WATERMARK_reserved0_SHIFT   40

/* VICE_CABAC_0_0 :: CDB1_EMPTY_WATERMARK :: EMPTY_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB1_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB1_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB1_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB2_FULL_WATERMARK - CDB2 Fullness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB2_FULL_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB2_FULL_WATERMARK_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB2_FULL_WATERMARK_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: CDB2_FULL_WATERMARK :: FULL_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB2_FULL_WATERMARK_FULL_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB2_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB2_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB2_EMPTY_WATERMARK - CDB2 Emptiness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB2_EMPTY_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB2_EMPTY_WATERMARK_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB2_EMPTY_WATERMARK_reserved0_SHIFT   40

/* VICE_CABAC_0_0 :: CDB2_EMPTY_WATERMARK :: EMPTY_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB2_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB2_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB2_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB3_FULL_WATERMARK - CDB3 Fullness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB3_FULL_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB3_FULL_WATERMARK_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB3_FULL_WATERMARK_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: CDB3_FULL_WATERMARK :: FULL_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB3_FULL_WATERMARK_FULL_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB3_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB3_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB3_EMPTY_WATERMARK - CDB3 Emptiness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB3_EMPTY_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB3_EMPTY_WATERMARK_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB3_EMPTY_WATERMARK_reserved0_SHIFT   40

/* VICE_CABAC_0_0 :: CDB3_EMPTY_WATERMARK :: EMPTY_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB3_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB3_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB3_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB0_FULL_WATERMARK - ITB0 Fullness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB0_FULL_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB0_FULL_WATERMARK_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB0_FULL_WATERMARK_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: ITB0_FULL_WATERMARK :: FULL_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB0_FULL_WATERMARK_FULL_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB0_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_ITB0_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB0_EMPTY_WATERMARK - ITB0 Emptiness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB0_EMPTY_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB0_EMPTY_WATERMARK_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB0_EMPTY_WATERMARK_reserved0_SHIFT   40

/* VICE_CABAC_0_0 :: ITB0_EMPTY_WATERMARK :: EMPTY_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB0_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB0_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_ITB0_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB1_FULL_WATERMARK - ITB1 Fullness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB1_FULL_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB1_FULL_WATERMARK_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB1_FULL_WATERMARK_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: ITB1_FULL_WATERMARK :: FULL_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB1_FULL_WATERMARK_FULL_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB1_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_ITB1_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB1_EMPTY_WATERMARK - ITB1 Emptiness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB1_EMPTY_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB1_EMPTY_WATERMARK_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB1_EMPTY_WATERMARK_reserved0_SHIFT   40

/* VICE_CABAC_0_0 :: ITB1_EMPTY_WATERMARK :: EMPTY_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB1_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB1_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_ITB1_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB2_FULL_WATERMARK - ITB2 Fullness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB2_FULL_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB2_FULL_WATERMARK_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB2_FULL_WATERMARK_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: ITB2_FULL_WATERMARK :: FULL_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB2_FULL_WATERMARK_FULL_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB2_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_ITB2_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB2_EMPTY_WATERMARK - ITB2 Emptiness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB2_EMPTY_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB2_EMPTY_WATERMARK_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB2_EMPTY_WATERMARK_reserved0_SHIFT   40

/* VICE_CABAC_0_0 :: ITB2_EMPTY_WATERMARK :: EMPTY_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB2_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB2_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_ITB2_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB3_FULL_WATERMARK - ITB3 Fullness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB3_FULL_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB3_FULL_WATERMARK_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB3_FULL_WATERMARK_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: ITB3_FULL_WATERMARK :: FULL_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB3_FULL_WATERMARK_FULL_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB3_FULL_WATERMARK_FULL_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_ITB3_FULL_WATERMARK_FULL_WATERMARK_DEFAULT 0

/***************************************************************************
 *ITB3_EMPTY_WATERMARK - ITB3 Emptiness watermark
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB3_EMPTY_WATERMARK :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB3_EMPTY_WATERMARK_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB3_EMPTY_WATERMARK_reserved0_SHIFT   40

/* VICE_CABAC_0_0 :: ITB3_EMPTY_WATERMARK :: EMPTY_WATERMARK [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB3_EMPTY_WATERMARK_EMPTY_WATERMARK_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB3_EMPTY_WATERMARK_EMPTY_WATERMARK_SHIFT 0
#define BCHP_VICE_CABAC_0_0_ITB3_EMPTY_WATERMARK_EMPTY_WATERMARK_DEFAULT 0

/***************************************************************************
 *CDB0_CRC_INIT_OPTION - CDB0 CRC initialization option
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB0_CRC_INIT_OPTION :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_INIT_OPTION_reserved0_MASK    0xfffffffe
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_INIT_OPTION_reserved0_SHIFT   1

/* VICE_CABAC_0_0 :: CDB0_CRC_INIT_OPTION :: INIT_STR_OPTION [00:00] */
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_INIT_OPTION_INIT_STR_OPTION_MASK 0x00000001
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_INIT_OPTION_INIT_STR_OPTION_SHIFT 0

/***************************************************************************
 *CDB0_CRC_INIT_VALUE - CDB0 CRC initialization value
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB0_CRC_INIT_VALUE :: INIT_STR_VALUE [31:00] */
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_INIT_VALUE_INIT_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_INIT_VALUE_INIT_STR_VALUE_SHIFT 0

/***************************************************************************
 *CDB1_CRC_INIT_OPTION - CDB1 CRC initialization option
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB1_CRC_INIT_OPTION :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_INIT_OPTION_reserved0_MASK    0xfffffffe
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_INIT_OPTION_reserved0_SHIFT   1

/* VICE_CABAC_0_0 :: CDB1_CRC_INIT_OPTION :: INIT_STR_OPTION [00:00] */
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_INIT_OPTION_INIT_STR_OPTION_MASK 0x00000001
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_INIT_OPTION_INIT_STR_OPTION_SHIFT 0

/***************************************************************************
 *CDB1_CRC_INIT_VALUE - CDB1 CRC initialization value
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB1_CRC_INIT_VALUE :: INIT_STR_VALUE [31:00] */
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_INIT_VALUE_INIT_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_INIT_VALUE_INIT_STR_VALUE_SHIFT 0

/***************************************************************************
 *CDB2_CRC_INIT_OPTION - CDB2 CRC initialization option
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB2_CRC_INIT_OPTION :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_INIT_OPTION_reserved0_MASK    0xfffffffe
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_INIT_OPTION_reserved0_SHIFT   1

/* VICE_CABAC_0_0 :: CDB2_CRC_INIT_OPTION :: INIT_STR_OPTION [00:00] */
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_INIT_OPTION_INIT_STR_OPTION_MASK 0x00000001
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_INIT_OPTION_INIT_STR_OPTION_SHIFT 0

/***************************************************************************
 *CDB2_CRC_INIT_VALUE - CDB2 CRC initialization value
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB2_CRC_INIT_VALUE :: INIT_STR_VALUE [31:00] */
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_INIT_VALUE_INIT_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_INIT_VALUE_INIT_STR_VALUE_SHIFT 0

/***************************************************************************
 *CDB3_CRC_INIT_OPTION - CDB3 CRC initialization option
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB3_CRC_INIT_OPTION :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_INIT_OPTION_reserved0_MASK    0xfffffffe
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_INIT_OPTION_reserved0_SHIFT   1

/* VICE_CABAC_0_0 :: CDB3_CRC_INIT_OPTION :: INIT_STR_OPTION [00:00] */
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_INIT_OPTION_INIT_STR_OPTION_MASK 0x00000001
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_INIT_OPTION_INIT_STR_OPTION_SHIFT 0

/***************************************************************************
 *CDB3_CRC_INIT_VALUE - CDB3 CRC initialization value
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB3_CRC_INIT_VALUE :: INIT_STR_VALUE [31:00] */
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_INIT_VALUE_INIT_STR_VALUE_MASK 0xffffffff
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_INIT_VALUE_INIT_STR_VALUE_SHIFT 0

/***************************************************************************
 *CTRL - CABAC Control Register
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CTRL :: reserved0 [31:02] */
#define BCHP_VICE_CABAC_0_0_CTRL_reserved0_MASK                    0xfffffffc
#define BCHP_VICE_CABAC_0_0_CTRL_reserved0_SHIFT                   2

/* VICE_CABAC_0_0 :: CTRL :: ETS_VALID [01:01] */
#define BCHP_VICE_CABAC_0_0_CTRL_ETS_VALID_MASK                    0x00000002
#define BCHP_VICE_CABAC_0_0_CTRL_ETS_VALID_SHIFT                   1

/* VICE_CABAC_0_0 :: CTRL :: USE_PCM [00:00] */
#define BCHP_VICE_CABAC_0_0_CTRL_USE_PCM_MASK                      0x00000001
#define BCHP_VICE_CABAC_0_0_CTRL_USE_PCM_SHIFT                     0

/***************************************************************************
 *SCRATCH - CABAC Scratch
 ***************************************************************************/
/* VICE_CABAC_0_0 :: SCRATCH :: ECO [31:00] */
#define BCHP_VICE_CABAC_0_0_SCRATCH_ECO_MASK                       0xffffffff
#define BCHP_VICE_CABAC_0_0_SCRATCH_ECO_SHIFT                      0

/***************************************************************************
 *ERR_STATUS_ENABLE - CABAC error status enable
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ERR_STATUS_ENABLE :: reserved0 [31:03] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_reserved0_MASK       0xfffffff8
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_reserved0_SHIFT      3

/* VICE_CABAC_0_0 :: ERR_STATUS_ENABLE :: MORE_BITS_ERR [02:02] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_MORE_BITS_ERR_MASK   0x00000004
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_MORE_BITS_ERR_SHIFT  2
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_MORE_BITS_ERR_DISABLE 0
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_MORE_BITS_ERR_ENABLE 1

/* VICE_CABAC_0_0 :: ERR_STATUS_ENABLE :: LESS_BITS_ERR [01:01] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_LESS_BITS_ERR_MASK   0x00000002
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_LESS_BITS_ERR_SHIFT  1
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_LESS_BITS_ERR_DISABLE 0
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_LESS_BITS_ERR_ENABLE 1

/* VICE_CABAC_0_0 :: ERR_STATUS_ENABLE :: ENC_STALL_ERR [00:00] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_ENC_STALL_ERR_MASK   0x00000001
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_ENC_STALL_ERR_SHIFT  0
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_ENC_STALL_ERR_DISABLE 0
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENABLE_ENC_STALL_ERR_ENABLE 1

/***************************************************************************
 *ERR_STATUS_CLEAR - CABAC error status clear
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ERR_STATUS_CLEAR :: reserved0 [31:03] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_CLEAR_reserved0_MASK        0xfffffff8
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_CLEAR_reserved0_SHIFT       3

/* VICE_CABAC_0_0 :: ERR_STATUS_CLEAR :: MORE_BITS_ERR_CLR [02:02] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_CLEAR_MORE_BITS_ERR_CLR_MASK 0x00000004
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_CLEAR_MORE_BITS_ERR_CLR_SHIFT 2

/* VICE_CABAC_0_0 :: ERR_STATUS_CLEAR :: LESS_BITS_ERR_CLR [01:01] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_CLEAR_LESS_BITS_ERR_CLR_MASK 0x00000002
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_CLEAR_LESS_BITS_ERR_CLR_SHIFT 1

/* VICE_CABAC_0_0 :: ERR_STATUS_CLEAR :: ENC_STALL_ERR_CLR [00:00] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_CLEAR_ENC_STALL_ERR_CLR_MASK 0x00000001
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_CLEAR_ENC_STALL_ERR_CLR_SHIFT 0

/***************************************************************************
 *PROG_WATCHDOG - Programmable Watchdog value
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROG_WATCHDOG :: WATCHDOG [31:00] */
#define BCHP_VICE_CABAC_0_0_PROG_WATCHDOG_WATCHDOG_MASK            0xffffffff
#define BCHP_VICE_CABAC_0_0_PROG_WATCHDOG_WATCHDOG_SHIFT           0

/***************************************************************************
 *ERR_STATUS - CABAC error status
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ERR_STATUS :: reserved0 [31:03] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_reserved0_MASK              0xfffffff8
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_reserved0_SHIFT             3

/* VICE_CABAC_0_0 :: ERR_STATUS :: MORE_BITS_ERR [02:02] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_MORE_BITS_ERR_MASK          0x00000004
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_MORE_BITS_ERR_SHIFT         2
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_MORE_BITS_ERR_DEFAULT       0x00000000

/* VICE_CABAC_0_0 :: ERR_STATUS :: LESS_BITS_ERR [01:01] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_LESS_BITS_ERR_MASK          0x00000002
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_LESS_BITS_ERR_SHIFT         1
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_LESS_BITS_ERR_DEFAULT       0x00000000

/* VICE_CABAC_0_0 :: ERR_STATUS :: ENC_STALL_ERR [00:00] */
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENC_STALL_ERR_MASK          0x00000001
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENC_STALL_ERR_SHIFT         0
#define BCHP_VICE_CABAC_0_0_ERR_STATUS_ENC_STALL_ERR_DEFAULT       0x00000000

/***************************************************************************
 *CDB_CTX0_DEPTH - CDB Buffer 0 Fullness
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX0_DEPTH :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_DEPTH_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_DEPTH_reserved0_SHIFT         40

/* VICE_CABAC_0_0 :: CDB_CTX0_DEPTH :: CDB_DEPTH [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_DEPTH_CDB_DEPTH_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_DEPTH_CDB_DEPTH_SHIFT         0
#define BCHP_VICE_CABAC_0_0_CDB_CTX0_DEPTH_CDB_DEPTH_DEFAULT       0

/***************************************************************************
 *ITB_CTX0_DEPTH - ITB Buffer 0 Fullness
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX0_DEPTH :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_DEPTH_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_DEPTH_reserved0_SHIFT         40

/* VICE_CABAC_0_0 :: ITB_CTX0_DEPTH :: ITB_DEPTH [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_DEPTH_ITB_DEPTH_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_DEPTH_ITB_DEPTH_SHIFT         0
#define BCHP_VICE_CABAC_0_0_ITB_CTX0_DEPTH_ITB_DEPTH_DEFAULT       0

/***************************************************************************
 *CDB_CTX1_DEPTH - CDB Buffer 1 Fullness
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX1_DEPTH :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_DEPTH_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_DEPTH_reserved0_SHIFT         40

/* VICE_CABAC_0_0 :: CDB_CTX1_DEPTH :: CDB_DEPTH [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_DEPTH_CDB_DEPTH_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_DEPTH_CDB_DEPTH_SHIFT         0
#define BCHP_VICE_CABAC_0_0_CDB_CTX1_DEPTH_CDB_DEPTH_DEFAULT       0

/***************************************************************************
 *ITB_CTX1_DEPTH - ITB Buffer 1 Fullness
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX1_DEPTH :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_DEPTH_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_DEPTH_reserved0_SHIFT         40

/* VICE_CABAC_0_0 :: ITB_CTX1_DEPTH :: ITB_DEPTH [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_DEPTH_ITB_DEPTH_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_DEPTH_ITB_DEPTH_SHIFT         0
#define BCHP_VICE_CABAC_0_0_ITB_CTX1_DEPTH_ITB_DEPTH_DEFAULT       0

/***************************************************************************
 *CDB_CTX2_DEPTH - CDB Buffer 2 Fullness
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX2_DEPTH :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_DEPTH_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_DEPTH_reserved0_SHIFT         40

/* VICE_CABAC_0_0 :: CDB_CTX2_DEPTH :: CDB_DEPTH [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_DEPTH_CDB_DEPTH_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_DEPTH_CDB_DEPTH_SHIFT         0
#define BCHP_VICE_CABAC_0_0_CDB_CTX2_DEPTH_CDB_DEPTH_DEFAULT       0

/***************************************************************************
 *ITB_CTX2_DEPTH - ITB Buffer 2 Fullness
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX2_DEPTH :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_DEPTH_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_DEPTH_reserved0_SHIFT         40

/* VICE_CABAC_0_0 :: ITB_CTX2_DEPTH :: ITB_DEPTH [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_DEPTH_ITB_DEPTH_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_DEPTH_ITB_DEPTH_SHIFT         0
#define BCHP_VICE_CABAC_0_0_ITB_CTX2_DEPTH_ITB_DEPTH_DEFAULT       0

/***************************************************************************
 *CDB_CTX3_DEPTH - CDB Buffer 3 Fullness
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB_CTX3_DEPTH :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_DEPTH_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_DEPTH_reserved0_SHIFT         40

/* VICE_CABAC_0_0 :: CDB_CTX3_DEPTH :: CDB_DEPTH [39:00] */
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_DEPTH_CDB_DEPTH_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_DEPTH_CDB_DEPTH_SHIFT         0
#define BCHP_VICE_CABAC_0_0_CDB_CTX3_DEPTH_CDB_DEPTH_DEFAULT       0

/***************************************************************************
 *ITB_CTX3_DEPTH - ITB Buffer 3 Fullness
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ITB_CTX3_DEPTH :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_DEPTH_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_DEPTH_reserved0_SHIFT         40

/* VICE_CABAC_0_0 :: ITB_CTX3_DEPTH :: ITB_DEPTH [39:00] */
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_DEPTH_ITB_DEPTH_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_DEPTH_ITB_DEPTH_SHIFT         0
#define BCHP_VICE_CABAC_0_0_ITB_CTX3_DEPTH_ITB_DEPTH_DEFAULT       0

/***************************************************************************
 *CDB0_CRC_REM_VALUE - CDB0 CRC Remainder value
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB0_CRC_REM_VALUE :: REM_STR_VALUE [31:00] */
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_REM_VALUE_REM_STR_VALUE_MASK  0xffffffff
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_REM_VALUE_REM_STR_VALUE_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB0_CRC_REM_VALUE_REM_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CDB1_CRC_REM_VALUE - CDB1 CRC Remainder value
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB1_CRC_REM_VALUE :: REM_STR_VALUE [31:00] */
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_REM_VALUE_REM_STR_VALUE_MASK  0xffffffff
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_REM_VALUE_REM_STR_VALUE_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB1_CRC_REM_VALUE_REM_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CDB2_CRC_REM_VALUE - CDB2 CRC Remainder value
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB2_CRC_REM_VALUE :: REM_STR_VALUE [31:00] */
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_REM_VALUE_REM_STR_VALUE_MASK  0xffffffff
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_REM_VALUE_REM_STR_VALUE_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB2_CRC_REM_VALUE_REM_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CDB3_CRC_REM_VALUE - CDB3 CRC Remainder value
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CDB3_CRC_REM_VALUE :: REM_STR_VALUE [31:00] */
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_REM_VALUE_REM_STR_VALUE_MASK  0xffffffff
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_REM_VALUE_REM_STR_VALUE_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CDB3_CRC_REM_VALUE_REM_STR_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *STATUS - CABAC Status
 ***************************************************************************/
/* VICE_CABAC_0_0 :: STATUS :: reserved0 [31:20] */
#define BCHP_VICE_CABAC_0_0_STATUS_reserved0_MASK                  0xfff00000
#define BCHP_VICE_CABAC_0_0_STATUS_reserved0_SHIFT                 20

/* VICE_CABAC_0_0 :: STATUS :: EOS_STREAM_3 [19:19] */
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_3_MASK               0x00080000
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_3_SHIFT              19
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_3_DEFAULT            0x00000000

/* VICE_CABAC_0_0 :: STATUS :: EOS_STREAM_2 [18:18] */
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_2_MASK               0x00040000
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_2_SHIFT              18
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_2_DEFAULT            0x00000000

/* VICE_CABAC_0_0 :: STATUS :: EOS_STREAM_1 [17:17] */
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_1_MASK               0x00020000
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_1_SHIFT              17
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_1_DEFAULT            0x00000000

/* VICE_CABAC_0_0 :: STATUS :: EOS_STREAM_0 [16:16] */
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_0_MASK               0x00010000
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_0_SHIFT              16
#define BCHP_VICE_CABAC_0_0_STATUS_EOS_STREAM_0_DEFAULT            0x00000000

/* VICE_CABAC_0_0 :: STATUS :: STREAM_ID [15:08] */
#define BCHP_VICE_CABAC_0_0_STATUS_STREAM_ID_MASK                  0x0000ff00
#define BCHP_VICE_CABAC_0_0_STATUS_STREAM_ID_SHIFT                 8

/* VICE_CABAC_0_0 :: STATUS :: PICTURE_ID [07:00] */
#define BCHP_VICE_CABAC_0_0_STATUS_PICTURE_ID_MASK                 0x000000ff
#define BCHP_VICE_CABAC_0_0_STATUS_PICTURE_ID_SHIFT                0
#define BCHP_VICE_CABAC_0_0_STATUS_PICTURE_ID_DEFAULT              0x00000000

/***************************************************************************
 *ENC_ERR_INFO - CABAC encoder error info
 ***************************************************************************/
/* VICE_CABAC_0_0 :: ENC_ERR_INFO :: reserved0 [31:10] */
#define BCHP_VICE_CABAC_0_0_ENC_ERR_INFO_reserved0_MASK            0xfffffc00
#define BCHP_VICE_CABAC_0_0_ENC_ERR_INFO_reserved0_SHIFT           10

/* VICE_CABAC_0_0 :: ENC_ERR_INFO :: STREAM_ID [09:08] */
#define BCHP_VICE_CABAC_0_0_ENC_ERR_INFO_STREAM_ID_MASK            0x00000300
#define BCHP_VICE_CABAC_0_0_ENC_ERR_INFO_STREAM_ID_SHIFT           8
#define BCHP_VICE_CABAC_0_0_ENC_ERR_INFO_STREAM_ID_DEFAULT         0x00000000

/* VICE_CABAC_0_0 :: ENC_ERR_INFO :: PIC_SEQ_NUM [07:00] */
#define BCHP_VICE_CABAC_0_0_ENC_ERR_INFO_PIC_SEQ_NUM_MASK          0x000000ff
#define BCHP_VICE_CABAC_0_0_ENC_ERR_INFO_PIC_SEQ_NUM_SHIFT         0
#define BCHP_VICE_CABAC_0_0_ENC_ERR_INFO_PIC_SEQ_NUM_DEFAULT       0x00000000

/***************************************************************************
 *STR0_ACTIVE - CABAC Stream 0 active
 ***************************************************************************/
/* VICE_CABAC_0_0 :: STR0_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_STR0_ACTIVE_reserved0_MASK             0xfffffffe
#define BCHP_VICE_CABAC_0_0_STR0_ACTIVE_reserved0_SHIFT            1

/* VICE_CABAC_0_0 :: STR0_ACTIVE :: CABAC_STR_ACTIVE [00:00] */
#define BCHP_VICE_CABAC_0_0_STR0_ACTIVE_CABAC_STR_ACTIVE_MASK      0x00000001
#define BCHP_VICE_CABAC_0_0_STR0_ACTIVE_CABAC_STR_ACTIVE_SHIFT     0
#define BCHP_VICE_CABAC_0_0_STR0_ACTIVE_CABAC_STR_ACTIVE_DEFAULT   0x00000000

/***************************************************************************
 *STR1_ACTIVE - CABAC Stream 1 active
 ***************************************************************************/
/* VICE_CABAC_0_0 :: STR1_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_STR1_ACTIVE_reserved0_MASK             0xfffffffe
#define BCHP_VICE_CABAC_0_0_STR1_ACTIVE_reserved0_SHIFT            1

/* VICE_CABAC_0_0 :: STR1_ACTIVE :: CABAC_STR_ACTIVE [00:00] */
#define BCHP_VICE_CABAC_0_0_STR1_ACTIVE_CABAC_STR_ACTIVE_MASK      0x00000001
#define BCHP_VICE_CABAC_0_0_STR1_ACTIVE_CABAC_STR_ACTIVE_SHIFT     0
#define BCHP_VICE_CABAC_0_0_STR1_ACTIVE_CABAC_STR_ACTIVE_DEFAULT   0x00000000

/***************************************************************************
 *STR2_ACTIVE - CABAC Stream 2 active
 ***************************************************************************/
/* VICE_CABAC_0_0 :: STR2_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_STR2_ACTIVE_reserved0_MASK             0xfffffffe
#define BCHP_VICE_CABAC_0_0_STR2_ACTIVE_reserved0_SHIFT            1

/* VICE_CABAC_0_0 :: STR2_ACTIVE :: CABAC_STR_ACTIVE [00:00] */
#define BCHP_VICE_CABAC_0_0_STR2_ACTIVE_CABAC_STR_ACTIVE_MASK      0x00000001
#define BCHP_VICE_CABAC_0_0_STR2_ACTIVE_CABAC_STR_ACTIVE_SHIFT     0
#define BCHP_VICE_CABAC_0_0_STR2_ACTIVE_CABAC_STR_ACTIVE_DEFAULT   0x00000000

/***************************************************************************
 *STR3_ACTIVE - CABAC Stream 3 active
 ***************************************************************************/
/* VICE_CABAC_0_0 :: STR3_ACTIVE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_STR3_ACTIVE_reserved0_MASK             0xfffffffe
#define BCHP_VICE_CABAC_0_0_STR3_ACTIVE_reserved0_SHIFT            1

/* VICE_CABAC_0_0 :: STR3_ACTIVE :: CABAC_STR_ACTIVE [00:00] */
#define BCHP_VICE_CABAC_0_0_STR3_ACTIVE_CABAC_STR_ACTIVE_MASK      0x00000001
#define BCHP_VICE_CABAC_0_0_STR3_ACTIVE_CABAC_STR_ACTIVE_SHIFT     0
#define BCHP_VICE_CABAC_0_0_STR3_ACTIVE_CABAC_STR_ACTIVE_DEFAULT   0x00000000

/***************************************************************************
 *DEBUG_0 - CABAC Debug 0 register
 ***************************************************************************/
/* VICE_CABAC_0_0 :: DEBUG_0 :: reserved0 [31:30] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_reserved0_MASK                 0xc0000000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_reserved0_SHIFT                30

/* VICE_CABAC_0_0 :: DEBUG_0 :: PROB_UP_DONE [29:29] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_PROB_UP_DONE_MASK              0x20000000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_PROB_UP_DONE_SHIFT             29
#define BCHP_VICE_CABAC_0_0_DEBUG_0_PROB_UP_DONE_DEFAULT           0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: PROB_DONE [28:28] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_PROB_DONE_MASK                 0x10000000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_PROB_DONE_SHIFT                28
#define BCHP_VICE_CABAC_0_0_DEBUG_0_PROB_DONE_DEFAULT              0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB_DONE [27:27] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB_DONE_MASK                  0x08000000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB_DONE_SHIFT                 27
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB_DONE_DEFAULT               0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB_DONE [26:26] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB_DONE_MASK                  0x04000000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB_DONE_SHIFT                 26
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB_DONE_DEFAULT               0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: SAO_MSG_BUFF_FULL [25:25] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_SAO_MSG_BUFF_FULL_MASK         0x02000000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_SAO_MSG_BUFF_FULL_SHIFT        25
#define BCHP_VICE_CABAC_0_0_DEBUG_0_SAO_MSG_BUFF_FULL_DEFAULT      0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: SAO_MSG_BUFF_EMPTY [24:24] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_SAO_MSG_BUFF_EMPTY_MASK        0x01000000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_SAO_MSG_BUFF_EMPTY_SHIFT       24
#define BCHP_VICE_CABAC_0_0_DEBUG_0_SAO_MSG_BUFF_EMPTY_DEFAULT     0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: BIN_SAO_BUFF_FULL [23:23] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_SAO_BUFF_FULL_MASK         0x00800000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_SAO_BUFF_FULL_SHIFT        23
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_SAO_BUFF_FULL_DEFAULT      0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: BIN_SAO_BUFF_EMPTY [22:22] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_SAO_BUFF_EMPTY_MASK        0x00400000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_SAO_BUFF_EMPTY_SHIFT       22
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_SAO_BUFF_EMPTY_DEFAULT     0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: BIN_BUFF_FULL [21:21] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_BUFF_FULL_MASK             0x00200000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_BUFF_FULL_SHIFT            21
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_BUFF_FULL_DEFAULT          0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: BIN_BUFF_EMPTY [20:20] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_BUFF_EMPTY_MASK            0x00100000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_BUFF_EMPTY_SHIFT           20
#define BCHP_VICE_CABAC_0_0_DEBUG_0_BIN_BUFF_EMPTY_DEFAULT         0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB3_BUFF_FULL [19:19] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB3_BUFF_FULL_MASK            0x00080000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB3_BUFF_FULL_SHIFT           19
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB3_BUFF_FULL_DEFAULT         0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB3_BUFF_EMPTY [18:18] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB3_BUFF_EMPTY_MASK           0x00040000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB3_BUFF_EMPTY_SHIFT          18
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB3_BUFF_EMPTY_DEFAULT        0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB3_BUFF_FULL [17:17] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB3_BUFF_FULL_MASK            0x00020000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB3_BUFF_FULL_SHIFT           17
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB3_BUFF_FULL_DEFAULT         0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB3_BUFF_EMPTY [16:16] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB3_BUFF_EMPTY_MASK           0x00010000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB3_BUFF_EMPTY_SHIFT          16
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB3_BUFF_EMPTY_DEFAULT        0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB2_BUFF_FULL [15:15] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB2_BUFF_FULL_MASK            0x00008000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB2_BUFF_FULL_SHIFT           15
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB2_BUFF_FULL_DEFAULT         0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB2_BUFF_EMPTY [14:14] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB2_BUFF_EMPTY_MASK           0x00004000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB2_BUFF_EMPTY_SHIFT          14
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB2_BUFF_EMPTY_DEFAULT        0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB2_BUFF_FULL [13:13] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB2_BUFF_FULL_MASK            0x00002000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB2_BUFF_FULL_SHIFT           13
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB2_BUFF_FULL_DEFAULT         0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB2_BUFF_EMPTY [12:12] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB2_BUFF_EMPTY_MASK           0x00001000
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB2_BUFF_EMPTY_SHIFT          12
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB2_BUFF_EMPTY_DEFAULT        0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB1_BUFF_FULL [11:11] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB1_BUFF_FULL_MASK            0x00000800
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB1_BUFF_FULL_SHIFT           11
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB1_BUFF_FULL_DEFAULT         0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB1_BUFF_EMPTY [10:10] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB1_BUFF_EMPTY_MASK           0x00000400
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB1_BUFF_EMPTY_SHIFT          10
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB1_BUFF_EMPTY_DEFAULT        0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB1_BUFF_FULL [09:09] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB1_BUFF_FULL_MASK            0x00000200
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB1_BUFF_FULL_SHIFT           9
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB1_BUFF_FULL_DEFAULT         0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB1_BUFF_EMPTY [08:08] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB1_BUFF_EMPTY_MASK           0x00000100
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB1_BUFF_EMPTY_SHIFT          8
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB1_BUFF_EMPTY_DEFAULT        0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB0_BUFF_FULL [07:07] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB0_BUFF_FULL_MASK            0x00000080
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB0_BUFF_FULL_SHIFT           7
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB0_BUFF_FULL_DEFAULT         0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB0_BUFF_EMPTY [06:06] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB0_BUFF_EMPTY_MASK           0x00000040
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB0_BUFF_EMPTY_SHIFT          6
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB0_BUFF_EMPTY_DEFAULT        0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB0_BUFF_FULL [05:05] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB0_BUFF_FULL_MASK            0x00000020
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB0_BUFF_FULL_SHIFT           5
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB0_BUFF_FULL_DEFAULT         0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB0_BUFF_EMPTY [04:04] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB0_BUFF_EMPTY_MASK           0x00000010
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB0_BUFF_EMPTY_SHIFT          4
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB0_BUFF_EMPTY_DEFAULT        0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB_BU_BUFF_FULL [03:03] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_FULL_MASK          0x00000008
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_FULL_SHIFT         3
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_FULL_DEFAULT       0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: CDB_BU_BUFF_EMPTY [02:02] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_EMPTY_MASK         0x00000004
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_EMPTY_SHIFT        2
#define BCHP_VICE_CABAC_0_0_DEBUG_0_CDB_BU_BUFF_EMPTY_DEFAULT      0x00000001

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB_BU_BUFF_FULL [01:01] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_FULL_MASK          0x00000002
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_FULL_SHIFT         1
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_FULL_DEFAULT       0x00000000

/* VICE_CABAC_0_0 :: DEBUG_0 :: ITB_BU_BUFF_EMPTY [00:00] */
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_EMPTY_MASK         0x00000001
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_EMPTY_SHIFT        0
#define BCHP_VICE_CABAC_0_0_DEBUG_0_ITB_BU_BUFF_EMPTY_DEFAULT      0x00000001

/***************************************************************************
 *DEBUG_1 - CABAC Debug 1 register
 ***************************************************************************/
/* VICE_CABAC_0_0 :: DEBUG_1 :: reserved0 [31:31] */
#define BCHP_VICE_CABAC_0_0_DEBUG_1_reserved0_MASK                 0x80000000
#define BCHP_VICE_CABAC_0_0_DEBUG_1_reserved0_SHIFT                31

/* VICE_CABAC_0_0 :: DEBUG_1 :: CMD_TYPE [30:27] */
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CMD_TYPE_MASK                  0x78000000
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CMD_TYPE_SHIFT                 27
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CMD_TYPE_DEFAULT               0x00000000

/* VICE_CABAC_0_0 :: DEBUG_1 :: CABAC_ILF_STATE [26:22] */
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CABAC_ILF_STATE_MASK           0x07c00000
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CABAC_ILF_STATE_SHIFT          22
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CABAC_ILF_STATE_DEFAULT        0x00000000

/* VICE_CABAC_0_0 :: DEBUG_1 :: CABAC_CMD_BIN_STATE [21:05] */
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CABAC_CMD_BIN_STATE_MASK       0x003fffe0
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CABAC_CMD_BIN_STATE_SHIFT      5
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CABAC_CMD_BIN_STATE_DEFAULT    0x00000000

/* VICE_CABAC_0_0 :: DEBUG_1 :: CDB_ITB_CUR_STATE [04:00] */
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CDB_ITB_CUR_STATE_MASK         0x0000001f
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CDB_ITB_CUR_STATE_SHIFT        0
#define BCHP_VICE_CABAC_0_0_DEBUG_1_CDB_ITB_CUR_STATE_DEFAULT      0x00000000

/***************************************************************************
 *DEBUG_2 - CABAC Debug 2 register
 ***************************************************************************/
/* VICE_CABAC_0_0 :: DEBUG_2 :: ENCODER_STATE [31:00] */
#define BCHP_VICE_CABAC_0_0_DEBUG_2_ENCODER_STATE_MASK             0xffffffff
#define BCHP_VICE_CABAC_0_0_DEBUG_2_ENCODER_STATE_SHIFT            0
#define BCHP_VICE_CABAC_0_0_DEBUG_2_ENCODER_STATE_DEFAULT          0x00080000

/***************************************************************************
 *DEBUG_3 - CABAC Debug 3 register
 ***************************************************************************/
/* VICE_CABAC_0_0 :: DEBUG_3 :: PT_STATE [31:29] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_PT_STATE_MASK                  0xe0000000
#define BCHP_VICE_CABAC_0_0_DEBUG_3_PT_STATE_SHIFT                 29
#define BCHP_VICE_CABAC_0_0_DEBUG_3_PT_STATE_DEFAULT               0x00000000

/* VICE_CABAC_0_0 :: DEBUG_3 :: ITB_BB_DEPTH [28:24] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_BB_DEPTH_MASK              0x1f000000
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_BB_DEPTH_SHIFT             24
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_BB_DEPTH_DEFAULT           0x00000000

/* VICE_CABAC_0_0 :: DEBUG_3 :: ITB_HEAD_MGR_IS_IDLE [23:23] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_HEAD_MGR_IS_IDLE_MASK      0x00800000
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_HEAD_MGR_IS_IDLE_SHIFT     23
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_HEAD_MGR_IS_IDLE_DEFAULT   0x00000001

/* VICE_CABAC_0_0 :: DEBUG_3 :: ITB_DRAM_FULL [22:22] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_DRAM_FULL_MASK             0x00400000
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_DRAM_FULL_SHIFT            22
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_DRAM_FULL_DEFAULT          0x00000000

/* VICE_CABAC_0_0 :: DEBUG_3 :: ITB_SCB_HOLD_REQ [21:18] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_SCB_HOLD_REQ_MASK          0x003c0000
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_SCB_HOLD_REQ_SHIFT         18
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_SCB_HOLD_REQ_DEFAULT       0x00000000

/* VICE_CABAC_0_0 :: DEBUG_3 :: ITB_EOP_PEND [17:14] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_EOP_PEND_MASK              0x0003c000
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_EOP_PEND_SHIFT             14
#define BCHP_VICE_CABAC_0_0_DEBUG_3_ITB_EOP_PEND_DEFAULT           0x00000000

/* VICE_CABAC_0_0 :: DEBUG_3 :: CDB_BB_DEPTH [13:09] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_BB_DEPTH_MASK              0x00003e00
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_BB_DEPTH_SHIFT             9
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_BB_DEPTH_DEFAULT           0x00000000

/* VICE_CABAC_0_0 :: DEBUG_3 :: CDB_DRAM_FULL [08:08] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_DRAM_FULL_MASK             0x00000100
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_DRAM_FULL_SHIFT            8
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_DRAM_FULL_DEFAULT          0x00000000

/* VICE_CABAC_0_0 :: DEBUG_3 :: CDB_SCB_HOLD_REQ [07:04] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_SCB_HOLD_REQ_MASK          0x000000f0
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_SCB_HOLD_REQ_SHIFT         4
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_SCB_HOLD_REQ_DEFAULT       0x00000000

/* VICE_CABAC_0_0 :: DEBUG_3 :: CDB_EOP_PEND [03:00] */
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_EOP_PEND_MASK              0x0000000f
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_EOP_PEND_SHIFT             0
#define BCHP_VICE_CABAC_0_0_DEBUG_3_CDB_EOP_PEND_DEFAULT           0x00000000

/***************************************************************************
 *CABAC_PIC_COUNTER - CABAC total picture counter
 ***************************************************************************/
/* VICE_CABAC_0_0 :: CABAC_PIC_COUNTER :: CABAC_TOTAL_PIC_COUNT [31:00] */
#define BCHP_VICE_CABAC_0_0_CABAC_PIC_COUNTER_CABAC_TOTAL_PIC_COUNT_MASK 0xffffffff
#define BCHP_VICE_CABAC_0_0_CABAC_PIC_COUNTER_CABAC_TOTAL_PIC_COUNT_SHIFT 0
#define BCHP_VICE_CABAC_0_0_CABAC_PIC_COUNTER_CABAC_TOTAL_PIC_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *PROB_CTX0_BASE_PTR - PROB Buffer 0 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX0_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_BASE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_BASE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: PROB_CTX0_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_BASE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_BASE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_BASE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *PROB_CTX0_WRITE_PTR - PROB Buffer 0 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX0_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_PTR_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_PTR_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: PROB_CTX0_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_PTR_ADDR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_PTR_ADDR_SHIFT         0
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_PTR_ADDR_DEFAULT       0

/***************************************************************************
 *PROB_CTX0_READ_PTR - PROB Buffer 0 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX0_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: PROB_CTX0_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *PROB_CTX0_WRITE_DONE - PROB Buffer 0 Write Done
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX0_WRITE_DONE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_DONE_reserved0_MASK    0xfffffffe
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_DONE_reserved0_SHIFT   1

/* VICE_CABAC_0_0 :: PROB_CTX0_WRITE_DONE :: STATUS [00:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_DONE_STATUS_MASK       0x00000001
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_DONE_STATUS_SHIFT      0
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_WRITE_DONE_STATUS_DEFAULT    0x00000000

/***************************************************************************
 *PROB_CTX0_READ_DONE - PROB Buffer 0 Read Done
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX0_READ_DONE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_DONE_reserved0_MASK     0xfffffffe
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_DONE_reserved0_SHIFT    1

/* VICE_CABAC_0_0 :: PROB_CTX0_READ_DONE :: STATUS [00:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_DONE_STATUS_MASK        0x00000001
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_DONE_STATUS_SHIFT       0
#define BCHP_VICE_CABAC_0_0_PROB_CTX0_READ_DONE_STATUS_DEFAULT     0x00000000

/***************************************************************************
 *PROB_CTX1_BASE_PTR - PROB Buffer 1 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX1_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_BASE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_BASE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: PROB_CTX1_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_BASE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_BASE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_BASE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *PROB_CTX1_WRITE_PTR - PROB Buffer 1 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX1_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_PTR_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_PTR_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: PROB_CTX1_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_PTR_ADDR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_PTR_ADDR_SHIFT         0
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_PTR_ADDR_DEFAULT       0

/***************************************************************************
 *PROB_CTX1_READ_PTR - PROB Buffer 1 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX1_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: PROB_CTX1_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *PROB_CTX1_WRITE_DONE - PROB Buffer 1 Write Done
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX1_WRITE_DONE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_DONE_reserved0_MASK    0xfffffffe
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_DONE_reserved0_SHIFT   1

/* VICE_CABAC_0_0 :: PROB_CTX1_WRITE_DONE :: STATUS [00:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_DONE_STATUS_MASK       0x00000001
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_DONE_STATUS_SHIFT      0
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_WRITE_DONE_STATUS_DEFAULT    0x00000000

/***************************************************************************
 *PROB_CTX1_READ_DONE - PROB Buffer 1 Read Done
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX1_READ_DONE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_DONE_reserved0_MASK     0xfffffffe
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_DONE_reserved0_SHIFT    1

/* VICE_CABAC_0_0 :: PROB_CTX1_READ_DONE :: STATUS [00:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_DONE_STATUS_MASK        0x00000001
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_DONE_STATUS_SHIFT       0
#define BCHP_VICE_CABAC_0_0_PROB_CTX1_READ_DONE_STATUS_DEFAULT     0x00000000

/***************************************************************************
 *PROB_CTX2_BASE_PTR - PROB Buffer 2 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX2_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_BASE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_BASE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: PROB_CTX2_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_BASE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_BASE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_BASE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *PROB_CTX2_WRITE_PTR - PROB Buffer 2 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX2_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_PTR_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_PTR_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: PROB_CTX2_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_PTR_ADDR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_PTR_ADDR_SHIFT         0
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_PTR_ADDR_DEFAULT       0

/***************************************************************************
 *PROB_CTX2_READ_PTR - PROB Buffer 2 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX2_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: PROB_CTX2_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *PROB_CTX2_WRITE_DONE - PROB Buffer 2 Write Done
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX2_WRITE_DONE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_DONE_reserved0_MASK    0xfffffffe
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_DONE_reserved0_SHIFT   1

/* VICE_CABAC_0_0 :: PROB_CTX2_WRITE_DONE :: STATUS [00:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_DONE_STATUS_MASK       0x00000001
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_DONE_STATUS_SHIFT      0
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_WRITE_DONE_STATUS_DEFAULT    0x00000000

/***************************************************************************
 *PROB_CTX2_READ_DONE - PROB Buffer 2 Read Done
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX2_READ_DONE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_DONE_reserved0_MASK     0xfffffffe
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_DONE_reserved0_SHIFT    1

/* VICE_CABAC_0_0 :: PROB_CTX2_READ_DONE :: STATUS [00:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_DONE_STATUS_MASK        0x00000001
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_DONE_STATUS_SHIFT       0
#define BCHP_VICE_CABAC_0_0_PROB_CTX2_READ_DONE_STATUS_DEFAULT     0x00000000

/***************************************************************************
 *PROB_CTX3_BASE_PTR - PROB Buffer 3 Start Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX3_BASE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_BASE_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_BASE_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: PROB_CTX3_BASE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_BASE_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_BASE_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_BASE_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *PROB_CTX3_WRITE_PTR - PROB Buffer 3 Write Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX3_WRITE_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_PTR_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_PTR_reserved0_SHIFT    40

/* VICE_CABAC_0_0 :: PROB_CTX3_WRITE_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_PTR_ADDR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_PTR_ADDR_SHIFT         0
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_PTR_ADDR_DEFAULT       0

/***************************************************************************
 *PROB_CTX3_READ_PTR - PROB Buffer 3 Read Address
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX3_READ_PTR :: reserved0 [63:40] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_PTR_reserved0_SHIFT     40

/* VICE_CABAC_0_0 :: PROB_CTX3_READ_PTR :: ADDR [39:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_PTR_ADDR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_PTR_ADDR_SHIFT          0
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_PTR_ADDR_DEFAULT        0

/***************************************************************************
 *PROB_CTX3_WRITE_DONE - PROB Buffer 3 Write Done
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX3_WRITE_DONE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_DONE_reserved0_MASK    0xfffffffe
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_DONE_reserved0_SHIFT   1

/* VICE_CABAC_0_0 :: PROB_CTX3_WRITE_DONE :: STATUS [00:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_DONE_STATUS_MASK       0x00000001
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_DONE_STATUS_SHIFT      0
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_WRITE_DONE_STATUS_DEFAULT    0x00000000

/***************************************************************************
 *PROB_CTX3_READ_DONE - PROB Buffer 3 Write Done
 ***************************************************************************/
/* VICE_CABAC_0_0 :: PROB_CTX3_READ_DONE :: reserved0 [31:01] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_DONE_reserved0_MASK     0xfffffffe
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_DONE_reserved0_SHIFT    1

/* VICE_CABAC_0_0 :: PROB_CTX3_READ_DONE :: STATUS [00:00] */
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_DONE_STATUS_MASK        0x00000001
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_DONE_STATUS_SHIFT       0
#define BCHP_VICE_CABAC_0_0_PROB_CTX3_READ_DONE_STATUS_DEFAULT     0x00000000

#endif /* #ifndef BCHP_VICE_CABAC_0_0_H__ */

/* End of File */
