<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>3064766</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Thu Oct 21 22:43:31 2021</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2020.2 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>6dab08c82698490ebc5458a817e49974</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>780</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>cb8ee683aeb15e8e8e25b093b8768d2f</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>cb8ee683aeb15e8e8e25b093b8768d2f</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7a35t</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>artix7</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ftg256</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-7700HQ CPU @ 2.80GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2808 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Windows Server 2016 or Windows 10</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>17.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>// elapsed time: 10 seconds selectcombobox(optimize goal (axi_optimize_goal)=1</TD>
   <TD>abstractcombinedpanel_remove_selected_elements=13</TD>
   <TD>abstractfileview_close=1</TD>
   <TD>abstractfileview_reload=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>abstractsearchablepanel_show_search=2</TD>
   <TD>addsrcwizard_specify_hdl_netlist_block_design=1</TD>
   <TD>addsrcwizard_specify_simulation_specific_hdl_files=1</TD>
   <TD>applyrsbmultiautomationdialog_checkbox_tree=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_apply=21</TD>
   <TD>basedialog_cancel=1175</TD>
   <TD>basedialog_close=5</TD>
   <TD>basedialog_no=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_ok=1141</TD>
   <TD>basedialog_yes=16</TD>
   <TD>basedialogutils_open_in_new_tab=1</TD>
   <TD>basedialogutils_open_in_specified_layout=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>basereporttab_rerun=1</TD>
   <TD>baseworkspace_float=1</TD>
   <TD>checktimingresulttreetablepanel_check_timing_result_tree_table=43</TD>
   <TD>checktimingsectionpanel_check_timing_selection_table=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>clockcreationpanel_add_this_clock_to_existing_clock=6</TD>
   <TD>clockcreationpanel_clock_name=5</TD>
   <TD>clockcreationpanel_enter_positive_number=14</TD>
   <TD>clocknetworksreportview_clock_network_tree=73</TD>
</TR><TR ALIGN='LEFT'>   <TD>clocknetworksreportview_create_clock_for_unconstrained_port=5</TD>
   <TD>clocksummarytreetablepanel_clock_summary_tree_table=7</TD>
   <TD>closeplanner_always_do_this_action_and_dont_show=3</TD>
   <TD>closeplanner_no=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>closeplanner_yes=3</TD>
   <TD>cmdmsgdialog_ok=62</TD>
   <TD>commandlinepanel_command=1</TD>
   <TD>commandsinput_type_tcl_command_here=644</TD>
</TR><TR ALIGN='LEFT'>   <TD>configruntablepanel_config_run_table=11</TD>
   <TD>confirmsavetexteditsdialog_cancel=1</TD>
   <TD>constraintschooserpanel_create_file=1</TD>
   <TD>coreandinterfacesbasetreetablepanel_refresh_all_repositories=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>coredetailsview_to_find_out_more_or_to_purchase=1</TD>
   <TD>coretreetablepanel_core_tree_table=1594</TD>
   <TD>createconstraintsfilepanel_file_name=1</TD>
   <TD>createnewdiagramdialog_design_name=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>createoutofcontextmoduledialog_out_of_context_module_dialog_table=2</TD>
   <TD>createsrcfiledialog_file_name=7</TD>
   <TD>customizecoredialog_documentation=18</TD>
   <TD>customizecoredialog_ip_location=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizecoredialog_switch_to_defaults=1</TD>
   <TD>customizeerrordialog_ok=1</TD>
   <TD>definemodulesdialog_define_modules_and_specify_io_ports=13</TD>
   <TD>designaheadwizard_both=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>designtimingsumsectionpanel_worst_hold_slack=1</TD>
   <TD>designtimingsumsectionpanel_worst_negative_slack=121</TD>
   <TD>deviceview_show_cell_connections=7</TD>
   <TD>editcreateclocktablepanel_edit_create_clock_table=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>editxdcselectabletablepanel_edit_constraint=1</TD>
   <TD>editxdcselectabletablepanel_remove_constraint=1</TD>
   <TD>exploreaheadview_collapse_all=2</TD>
   <TD>exploreaheadview_expand_all=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>exploreaheadview_launch_selected_runs=26</TD>
   <TD>exploreaheadview_reset_selected_runs=256</TD>
   <TD>exploreaheadview_show_percentage=16</TD>
   <TD>expreporttreepanel_edit_report_options=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>expreporttreepanel_exp_report_tree_table=155</TD>
   <TD>expreporttreepanel_generate_report=8</TD>
   <TD>expreporttreepanel_open_report=1</TD>
   <TD>exprunmenu_launch_runs=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>exprunmenu_launch_step=3</TD>
   <TD>exprunmenu_reset_and_generate_output_products=22</TD>
   <TD>exprunmenu_set_incremental_implementation=1</TD>
   <TD>expruntreepanel_exp_run_tree_table=811</TD>
</TR><TR ALIGN='LEFT'>   <TD>filesetpanel_enable_core_container=1</TD>
   <TD>filesetpanel_file_set_panel_tree=5243</TD>
   <TD>filesetview_collapse_all=2</TD>
   <TD>floatingtopdialog_automatically_pick_new_top_module=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>floatingtopdialog_select_top_module_of_your_design=1</TD>
   <TD>floatingtopdialog_specify_new_top_module=2</TD>
   <TD>floorplaneditor_metric=2</TD>
   <TD>flownavigatortreepanel_flow_navigator_tree=1879</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_reset_implementation_run=1</TD>
   <TD>flownavigatortreepanel_reset_synthesis_run=1</TD>
   <TD>fpgachooser_family=3</TD>
   <TD>fpgachooser_fpga_table=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>fpgachooser_package=2</TD>
   <TD>fpgachooser_speed=2</TD>
   <TD>gettingstartedview_clear_list=1</TD>
   <TD>gettingstartedview_manage_ip=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>gettingstartedview_open_hardware_manager=1</TD>
   <TD>gettingstartedview_open_project=5</TD>
   <TD>gettingstartedview_start_using_vivado_with_ip_catalog=2</TD>
   <TD>graphicalview_next=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>graphicalview_select=2</TD>
   <TD>graphicalview_zoom_fit=1015</TD>
   <TD>graphicalview_zoom_in=67</TD>
   <TD>graphicalview_zoom_out=227</TD>
</TR><TR ALIGN='LEFT'>   <TD>hacgccoefiledialog_close=102</TD>
   <TD>hacgccoefiledialog_help=2</TD>
   <TD>hacgccoefiledialog_save=22</TD>
   <TD>hacgccoefiledialog_save_as=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>hacgccoefiledialog_validate=9</TD>
   <TD>hacgccoefilewidget_browse=7</TD>
   <TD>hacgccoefilewidget_edit=105</TD>
   <TD>hacgccombobox_value_of_specified_parameter=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>hacgccombobox_value_of_specified_parameter_manual=6</TD>
   <TD>hacgcipsymbol_show_disabled_ports=15</TD>
   <TD>hacgctabbedpane_tabbed_pane=3</TD>
   <TD>hardwaretreepanel_hardware_tree_table=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>hcodeeditor_blank_operations=2</TD>
   <TD>hcodeeditor_close=6</TD>
   <TD>hcodeeditor_commands_to_fold_text=1</TD>
   <TD>hcodeeditor_diff_with=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>hcodeeditor_search_text_combo_box=10</TD>
   <TD>hcornerworldviewbutton_show_world_view=1</TD>
   <TD>hexceptiondialog_exit=2</TD>
   <TD>hfiltertoolbar_hide_all=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>hfiltertoolbar_show_all=1</TD>
   <TD>hfolderchooserhelpers_jump_to_downloads_directory=4</TD>
   <TD>hfolderchooserhelpers_jump_to_home_directory=1</TD>
   <TD>hinputhandler_replace_text=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>hinputhandler_toggle_line_comments=5</TD>
   <TD>hjfilechooserhelpers_jump_to_downloads_directory=1</TD>
   <TD>hlistpanel_chooser_list=10</TD>
   <TD>hpopuptitle_close=42</TD>
</TR><TR ALIGN='LEFT'>   <TD>htree_collapse_all=25</TD>
   <TD>hworldviewoverview_hide_world_view=2</TD>
   <TD>ictelementsummarysectionpanel_pulse_width=1</TD>
   <TD>ictelementsummarysectionpanel_setup=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>instancemenu_floorplanning=50</TD>
   <TD>instanceproppanels_edit_lut_equation=10</TD>
   <TD>instanceproppanels_export_to_spreadsheet=1</TD>
   <TD>instanceproppanels_fixed=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>instanceproppanels_lut_or_rom_table=4</TD>
   <TD>intraclockssectionpanel_intra_clocks_section_table=2</TD>
   <TD>languagetemplatesdialog_templates_tree=117</TD>
   <TD>launchpanel_dont_show_this_dialog_again=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>launchpanel_generate_scripts_only=1</TD>
   <TD>launchpanel_launch_runs_on_local_host=1</TD>
   <TD>logmonitor_monitor=10</TD>
   <TD>logpanel_log_navigator=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_checkpoint=1</TD>
   <TD>mainmenumgr_edit=18</TD>
   <TD>mainmenumgr_export=1</TD>
   <TD>mainmenumgr_file=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_floorplanning=13</TD>
   <TD>mainmenumgr_flow=32</TD>
   <TD>mainmenumgr_help=2</TD>
   <TD>mainmenumgr_io=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_io_planning=15</TD>
   <TD>mainmenumgr_ip=1</TD>
   <TD>mainmenumgr_open=1</TD>
   <TD>mainmenumgr_project=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_reports=62</TD>
   <TD>mainmenumgr_settings=2</TD>
   <TD>mainmenumgr_simulation_waveform=1</TD>
   <TD>mainmenumgr_text_editor=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_timing=12</TD>
   <TD>mainmenumgr_tools=84</TD>
   <TD>mainmenumgr_view=6</TD>
   <TD>mainmenumgr_window=151</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainwinmenumgr_layout=37</TD>
   <TD>messagewithoptiondialog_dont_show_this_dialog_again=29</TD>
   <TD>migcompatiblefpgapage_compatible_fpgas_checkbox_tree=1</TD>
   <TD>migcontrolleroptoinspage_create_custom_part=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>migioplanningoptionspage_fixed_pin_out_pre_existing_pin_out=1</TD>
   <TD>migioplanningoptionspage_new_design_pick_optimum_banks=1</TD>
   <TD>miglicensepage_accept=6</TD>
   <TD>migpinselectionpage_validate=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>migsystemsignalsselectionpage_table=2</TD>
   <TD>miguseroptionspage_axi4_interface=9</TD>
   <TD>miguseroptionspage_create_design_select_this_option=2</TD>
   <TD>miguseroptionspage_number_of_controllers=40</TD>
</TR><TR ALIGN='LEFT'>   <TD>miguseroptionspage_verify_pin_changes_and_update_design=2</TD>
   <TD>migwizard_user_guide=3</TD>
   <TD>msgtreepanel_discard_user_created_messages=1</TD>
   <TD>msgtreepanel_message_view_tree=544</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_clear_messages_resulting_from_user_executed=126</TD>
   <TD>msgview_collapse_all=3</TD>
   <TD>msgview_critical_warnings=6</TD>
   <TD>msgview_error_messages=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_information_messages=50</TD>
   <TD>msgview_manage_message_suppression=1</TD>
   <TD>msgview_status_messages=5</TD>
   <TD>msgview_warning_messages=45</TD>
</TR><TR ALIGN='LEFT'>   <TD>multifilechooser_add_directories=5</TD>
   <TD>navigabletimingreporttab_timing_report_navigation_tree=225</TD>
   <TD>netlistschmenuandmouse_expand_collapse=39</TD>
   <TD>netlistschmenuandmouse_report_timing=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>netlistschmenuandmouse_view=24</TD>
   <TD>netlisttreeview_netlist_tree=690</TD>
   <TD>newipprojectwizard_simulator_language=1</TD>
   <TD>numjobschooser_number_of_jobs=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>openfileaction_cancel=2</TD>
   <TD>openfileaction_ok=7</TD>
   <TD>pacodeeditor_replace_in_files=1</TD>
   <TD>pacommandnames_add_sources=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_auto_connect_ports=1</TD>
   <TD>pacommandnames_auto_connect_target=3</TD>
   <TD>pacommandnames_auto_fit_selection=4</TD>
   <TD>pacommandnames_auto_update_hier=203</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_bel_const_mode=2</TD>
   <TD>pacommandnames_bitstream_settings=1</TD>
   <TD>pacommandnames_create_out_of_context_fileset=9</TD>
   <TD>pacommandnames_customize_rsb_bloc=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_design_ahead=3</TD>
   <TD>pacommandnames_design_runs_window=27</TD>
   <TD>pacommandnames_device_view=1</TD>
   <TD>pacommandnames_draw_pblock_mode=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_elf_file_association=1</TD>
   <TD>pacommandnames_export_schematic=1</TD>
   <TD>pacommandnames_fed_toggle_routing_resources=8</TD>
   <TD>pacommandnames_fileset_window=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_force_run_up_to_date=1</TD>
   <TD>pacommandnames_generate_composite_file=3</TD>
   <TD>pacommandnames_goto_definition=1</TD>
   <TD>pacommandnames_goto_implemented_design=18</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_goto_instantiation=32</TD>
   <TD>pacommandnames_highlight_default_color=1</TD>
   <TD>pacommandnames_import_all_srcs=1</TD>
   <TD>pacommandnames_ip_settings=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_netlist_window=1</TD>
   <TD>pacommandnames_open_hardware_manager=3</TD>
   <TD>pacommandnames_open_ip_location=3</TD>
   <TD>pacommandnames_open_project=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_open_target_wizard=2</TD>
   <TD>pacommandnames_project_summary=5</TD>
   <TD>pacommandnames_properties_window=5</TD>
   <TD>pacommandnames_recustomize_core=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_regenerate_layout=3</TD>
   <TD>pacommandnames_report_ip_status=1</TD>
   <TD>pacommandnames_reports_window=8</TD>
   <TD>pacommandnames_reset_run_to_previous_step=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_reset_runs=21</TD>
   <TD>pacommandnames_run_bitgen=1</TD>
   <TD>pacommandnames_run_implementation=2</TD>
   <TD>pacommandnames_schematic=59</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_select_area=10</TD>
   <TD>pacommandnames_select_driver_pin=3</TD>
   <TD>pacommandnames_set_as_top=25</TD>
   <TD>pacommandnames_set_global_include=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_show_connectivity=9</TD>
   <TD>pacommandnames_show_product_guide=14</TD>
   <TD>pacommandnames_simulation_live_break=19</TD>
   <TD>pacommandnames_simulation_live_run=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_live_run_all=9</TD>
   <TD>pacommandnames_simulation_live_step=10</TD>
   <TD>pacommandnames_simulation_relaunch=165</TD>
   <TD>pacommandnames_simulation_reset=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_reset_behavioral=2</TD>
   <TD>pacommandnames_simulation_run=4</TD>
   <TD>pacommandnames_simulation_run_behavioral=282</TD>
   <TD>pacommandnames_simulation_run_post_synthesis_functional=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_scope_window=1</TD>
   <TD>pacommandnames_simulation_stacks_window=1</TD>
   <TD>pacommandnames_src_disable=8</TD>
   <TD>pacommandnames_src_enable=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_tcl_console_window=2</TD>
   <TD>pacommandnames_unroute=2</TD>
   <TD>pacommandnames_write_config_memory_file=4</TD>
   <TD>pacommandnames_zoom_fit=517</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_zoom_in=25</TD>
   <TD>pacommandnames_zoom_out=718</TD>
   <TD>pagraphicalview_view=1</TD>
   <TD>pagraphicalviewutils_hide_all=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pagraphicalviewutils_show_all=3</TD>
   <TD>pagraphicalviewutils_show_input_connections=4</TD>
   <TD>pagraphicalviewutils_show_output_connections=4</TD>
   <TD>pathreporttableview_description=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_clock_interaction=9</TD>
   <TD>paviews_code=57</TD>
   <TD>paviews_device=3124</TD>
   <TD>paviews_ip_catalog=26</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_par_report=17</TD>
   <TD>paviews_path_table=1</TD>
   <TD>paviews_project_summary=268</TD>
   <TD>paviews_schematic=42</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_tcl_object_view=1</TD>
   <TD>paviews_timing_constraints=2</TD>
   <TD>powerinsttreetablepanel_power_inst_tree_table=14</TD>
   <TD>poweritemtreetablepanel_power_item_tree_table=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>powerproppanel_edit_properties=1</TD>
   <TD>powerproppanel_load_power_properties=2</TD>
   <TD>powerresultsummarypanel_click_for_more_details=10</TD>
   <TD>powerresulttab_report_navigation_tree=63</TD>
</TR><TR ALIGN='LEFT'>   <TD>primitivesmenu_highlight_leaf_cells=8</TD>
   <TD>primitivesmenu_select_leaf_cells=1</TD>
   <TD>primitivesmenu_unhighlight_leaf_cells=1</TD>
   <TD>programdebugtab_open_target=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>programoptionspanelimpl_write_incremental_synthesis=2</TD>
   <TD>progressdialog_background=1024</TD>
   <TD>progressdialog_cancel=58</TD>
   <TD>projectdashboardgadgetconfiguredialog_implementation=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectdashboardgadgetconfiguredialog_synthesis=1</TD>
   <TD>projectdashboardtablepanel_project_dashboard_table=15</TD>
   <TD>projectdashboardview_dashboard=1</TD>
   <TD>projectdashboardview_tabbed_pane=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectsummarydrcpanel_open_drc_report=1</TD>
   <TD>projectsummaryutilizationgadget_project_summary_utilization_gadget_tabbed=14</TD>
   <TD>projectsummaryutilizationpanel_project_summary_utilization_panel_tabbed=29</TD>
   <TD>projectsummaryutilizationpanel_project_summary_utilization_table=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>projecttab_close_design=49</TD>
   <TD>projecttab_reload=67</TD>
   <TD>propertypanels_statistics_table=1</TD>
   <TD>quickhelp_help=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_copy=3</TD>
   <TD>rdicommands_custom_commands=31</TD>
   <TD>rdicommands_delete=47</TD>
   <TD>rdicommands_line_comment=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_paste=2</TD>
   <TD>rdicommands_properties=15</TD>
   <TD>rdicommands_save_file=40</TD>
   <TD>rdicommands_settings=35</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_show_world_view=2</TD>
   <TD>rdicommands_undo=12</TD>
   <TD>rdicommands_waveform_save_configuration=14</TD>
   <TD>rdiviews_waveform_viewer=2128</TD>
</TR><TR ALIGN='LEFT'>   <TD>removesourcesdialog_also_delete=15</TD>
   <TD>reporttimingsummarydialog_group=20</TD>
   <TD>reporttimingsummarydialog_report_timing_summary_dialog_tabbed=8</TD>
   <TD>reportutiltab_report_utilization_navigation_tree=51</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbapplyautomationbar_run_block_automation=1</TD>
   <TD>rsbapplyautomationbar_run_connection_automation=2</TD>
   <TD>rungadget_show_error_and_critical_warning_messages=2</TD>
   <TD>rungadget_show_warning_and_error_messages_in_messages=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_cancel=2</TD>
   <TD>saveprojectutils_dont_save=2</TD>
   <TD>saveprojectutils_save=24</TD>
   <TD>saveschematicdialog_orientation=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveschematicdialog_specify_output_pdf_file=1</TD>
   <TD>schematicview_previous=10</TD>
   <TD>schematicview_regenerate=3</TD>
   <TD>schematicview_remove=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>schematicview_toggle_autohide_pins_for_selected_cells=2</TD>
   <TD>schmenuandmouse_expand_and_show_logic_outside_selected=1</TD>
   <TD>schmenuandmouse_expand_cone=91</TD>
   <TD>schmenuandmouse_save_as_pdf_file=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>schmenuandmouse_to_flops_or_ios=3</TD>
   <TD>schmenuandmouse_to_leaf_cells=4</TD>
   <TD>sdcgetobjectspanel_specify_clock_source_objects=1</TD>
   <TD>searchcommandcomponent_quick_access=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>selectcombobox(optimize goal (axi_optimize_goal)=2</TD>
   <TD>selectcombobox(optimize goal (optimize_goal)=1</TD>
   <TD>selectcombobox(optimize goal (optimizegoal)=2</TD>
   <TD>selectmenu_highlight=118</TD>
</TR><TR ALIGN='LEFT'>   <TD>selectmenu_mark=104</TD>
   <TD>selecttopmoduledialog_select_top_module=2</TD>
   <TD>settingsdialog_options_tree=7</TD>
   <TD>settingsdialog_project_tree=51</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsdialog_restore=8</TD>
   <TD>settingsprojectgeneralpage_choose_device_for_your_project=6</TD>
   <TD>settingsprojectippage_delete_ip_cache=17</TD>
   <TD>simpleoutputproductdialog_close_dialog_unsaved_changes_will=357</TD>
</TR><TR ALIGN='LEFT'>   <TD>simpleoutputproductdialog_generate_output_products_immediately=216</TD>
   <TD>simpleoutputproductdialog_output_product_tree=2</TD>
   <TD>simpleoutputproductdialog_reset_output_products=21</TD>
   <TD>simulationliverunforcomp_specify_time_and_units=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationobjectspanel_simulation_objects_tree_table=385</TD>
   <TD>simulationscopespanel_simulate_scope_table=176</TD>
   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=2</TD>
   <TD>srcchooserpanel_create_file=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcfileproppanels_enabled=16</TD>
   <TD>srcfileproppanels_global_include=2</TD>
   <TD>srcfileproppanels_implementation=3</TD>
   <TD>srcfileproppanels_more_info=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcfileproppanels_simulation=2</TD>
   <TD>srcfileproppanels_synthesis=3</TD>
   <TD>srcfileproppanels_type=1</TD>
   <TD>srcmenu_ip_documentation=49</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_ip_hierarchy=189</TD>
   <TD>srcmenu_open_selected_source_files=1</TD>
   <TD>srcmenu_refresh_hierarchy=8</TD>
   <TD>stalemoreaction_out_of_date_details=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>stalerundialog_no=1</TD>
   <TD>stalerundialog_open_design=1</TD>
   <TD>stalerundialog_yes=8</TD>
   <TD>statemonitor_reset_run=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>syntheticagettingstartedview_recent_projects=110</TD>
   <TD>syntheticastatemonitor_cancel=46</TD>
   <TD>systembuildermenu_create_interface_port=2</TD>
   <TD>systembuildermenu_create_port=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_ip_documentation=26</TD>
   <TD>systembuilderview_add_ip=13</TD>
   <TD>systembuilderview_expand_collapse=9</TD>
   <TD>systembuilderview_orientation=19</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_pinning=13</TD>
   <TD>systemtreeview_system_tree=22</TD>
   <TD>taskbanner_close=375</TD>
   <TD>tclconsoleview_clear_all_output_in_tcl_console=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclconsoleview_copy=1</TD>
   <TD>tclconsoleview_tcl_console_code_editor=78</TD>
   <TD>tclfinddialog_result_name=1</TD>
   <TD>tclobjecttreetable_treetable=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>timinggettingstartedpanel_report_pulse_width=1</TD>
   <TD>timingitemflattablepanel_table=239</TD>
   <TD>timingsumresultstab_show_only_failing_checks=2</TD>
   <TD>touchpointsurveydialog_no=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>utilizationhierviewtreetablepanel_collapse_all=2</TD>
   <TD>utilizationhierviewtreetablepanel_table(hierarchy)=33</TD>
   <TD>utilizationinsttreetablepanel_utilization_inst_tree_table(bufgctrl)=3</TD>
   <TD>utilizationinsttreetablepanel_utilization_inst_tree_table(f8 muxes)=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>utilizationinsttreetablepanel_utilization_inst_tree_table(lut as memory)=9</TD>
   <TD>vioresultstab_collapse_all=1</TD>
   <TD>vioresultstab_warnings=4</TD>
   <TD>viotreetablepanel_create_waiver=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>viotreetablepanel_vio_tree_table=50</TD>
   <TD>waveformfindbar_close=1</TD>
   <TD>waveformfindbar_find_by=3</TD>
   <TD>waveformfindbar_match=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformfindbar_radix=24</TD>
   <TD>waveformnametree_waveform_name_tree=266</TD>
   <TD>waveformview_add_marker=2</TD>
   <TD>waveformview_find=29</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_goto_last_time=36</TD>
   <TD>waveformview_goto_time_0=12</TD>
   <TD>writecfgmemfiledialog_custom_memory_size=2</TD>
   <TD>writecfgmemfiledialog_format=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>writecfgmemfiledialog_interface=2</TD>
   <TD>writecfgmemfiledialog_memory_part=2</TD>
   <TD>writecfgmemfiledialog_part_chooser=1</TD>
   <TD>xdcviewertreetablepanel_copy_text_from_selected_constraints=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>xdcviewertreetablepanel_xdc_viewer_tree_table=4</TD>
   <TD>xpg_combobox_value_of_specified_parameter=2</TD>
   <TD>xpg_ipsymbol_show_disabled_ports=4</TD>
   <TD>xpg_tabbedpane_tabbed_pane=25</TD>
</TR><TR ALIGN='LEFT'>   <TD>xpg_textfield_value_of_specified_parameter=1</TD>
   <TD>xpowersettingsdialog_cancel=3</TD>
   <TD>xpowersettingsdialog_save_these_settings_and_run=1</TD>
   <TD>xpowersettingsdialog_tabbed_pane=5</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=15</TD>
   <TD>autoconnectport=1</TD>
   <TD>autoconnecttarget=4</TD>
   <TD>closeproject=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>coreview=73</TD>
   <TD>createblockdesign=7</TD>
   <TD>createoutofcontextfileset=6</TD>
   <TD>customizecore=162</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizersbblock=20</TD>
   <TD>editdelete=59</TD>
   <TD>editpaste=5</TD>
   <TD>editproperties=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>editundo=3</TD>
   <TD>elffileassociation=1</TD>
   <TD>exitapp=77</TD>
   <TD>fedtoggleroutingresourcescmdhandler=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>highglightdefaultcolor=1</TD>
   <TD>launchopentarget=2</TD>
   <TD>managecompositetargets=3</TD>
   <TD>newiplocationhandler=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>opendeviceview=1</TD>
   <TD>openhardwaremanager=6</TD>
   <TD>openiplocationhandler=3</TD>
   <TD>openproject=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectsummary=5</TD>
   <TD>recustomizecore=851</TD>
   <TD>regeneratersblayout=3</TD>
   <TD>reportclockinteraction=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportclocknetworks=5</TD>
   <TD>reportipstatus=1</TD>
   <TD>reporttimingsummary=16</TD>
   <TD>reportutilization=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>runbitgen=935</TD>
   <TD>rundesignahead=3</TD>
   <TD>runimplementation=66</TD>
   <TD>runpowerestimation=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>runschematic=72</TD>
   <TD>runsynthesis=42</TD>
   <TD>savedesign=2</TD>
   <TD>savefileproxyhandler=60</TD>
</TR><TR ALIGN='LEFT'>   <TD>selectdriverpins=3</TD>
   <TD>setsourceenabled=14</TD>
   <TD>settopnode=25</TD>
   <TD>showconnectivity=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>showpowerestimation=4</TD>
   <TD>showproductguide=14</TD>
   <TD>showsource=38</TD>
   <TD>showview=65</TD>
</TR><TR ALIGN='LEFT'>   <TD>showworldview=2</TD>
   <TD>simulationbreak=19</TD>
   <TD>simulationrelaunch=156</TD>
   <TD>simulationrun=281</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationrunall=10</TD>
   <TD>simulationrunfortime=6</TD>
   <TD>simulationstep=10</TD>
   <TD>tclfind=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>toggleautofitselection=4</TD>
   <TD>togglecreatepblockmode=3</TD>
   <TD>toggleselectareamode=10</TD>
   <TD>toolssettings=36</TD>
</TR><TR ALIGN='LEFT'>   <TD>toolstemplates=3</TD>
   <TD>ui.views.c.h.e=1</TD>
   <TD>unroute=2</TD>
   <TD>viewlayoutcmd=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskimplementation=165</TD>
   <TD>viewtaskrtlanalysis=32</TD>
   <TD>viewtasksynthesis=7</TD>
   <TD>waveformsaveconfiguration=38</TD>
</TR><TR ALIGN='LEFT'>   <TD>writecfgmemfile=3</TD>
   <TD>xdccreateclock=2</TD>
   <TD>zoomfit=517</TD>
   <TD>zoomin=24</TD>
</TR><TR ALIGN='LEFT'>   <TD>zoomout=888</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=136</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=121</TD>
   <TD>export_simulation_ies=122</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=122</TD>
   <TD>export_simulation_questa=122</TD>
   <TD>export_simulation_riviera=121</TD>
   <TD>export_simulation_vcs=122</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=122</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=642</TD>
   <TD>simulator_language=Verilog</TD>
   <TD>srcsetcount=6</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=15</TD>
   <TD>totalsynthesisruns=15</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=2</TD>
    <TD>carry4=418</TD>
    <TD>dsp48e1=29</TD>
    <TD>fdpe=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=4745</TD>
    <TD>fdse=4</TD>
    <TD>fifo18e1=2</TD>
    <TD>gnd=576</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=32</TD>
    <TD>lut1=129</TD>
    <TD>lut2=461</TD>
    <TD>lut3=820</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=837</TD>
    <TD>lut5=696</TD>
    <TD>lut6=2035</TD>
    <TD>muxf7=276</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=66</TD>
    <TD>obuf=39</TD>
    <TD>obuft=6</TD>
    <TD>ramb36e1=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=80</TD>
    <TD>srlc32e=23</TD>
    <TD>vcc=124</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=2</TD>
    <TD>carry4=418</TD>
    <TD>dsp48e1=29</TD>
    <TD>fdpe=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=4745</TD>
    <TD>fdse=4</TD>
    <TD>fifo18e1=2</TD>
    <TD>gnd=576</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=32</TD>
    <TD>lut1=129</TD>
    <TD>lut2=461</TD>
    <TD>lut3=820</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=837</TD>
    <TD>lut5=696</TD>
    <TD>lut6=2035</TD>
    <TD>muxf7=276</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=66</TD>
    <TD>obuf=39</TD>
    <TD>obuft=6</TD>
    <TD>ramb36e1=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=80</TD>
    <TD>srlc32e=23</TD>
    <TD>vcc=124</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=0</TD>
    <TD>bram_ports_total=48</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=4446</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=100</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_4/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=14</TD>
    <TD>c_addrb_width=14</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=8</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=16</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     10.194 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=artix7</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=DRAM.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=0</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=16384</TD>
    <TD>c_read_depth_b=16384</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=WARNING_ONLY</TD>
    <TD>c_use_bram_block=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
    <TD>c_use_default_data=1</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=4</TD>
    <TD>c_web_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=16384</TD>
    <TD>c_write_depth_b=16384</TD>
    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>div_gen_v5_1_17/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>algorithm_type=1</TD>
    <TD>c_has_aclken=1</TD>
    <TD>c_has_aresetn=0</TD>
    <TD>c_has_div_by_zero=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_s_axis_dividend_tlast=0</TD>
    <TD>c_has_s_axis_dividend_tuser=0</TD>
    <TD>c_has_s_axis_divisor_tlast=0</TD>
    <TD>c_has_s_axis_divisor_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_latency=37</TD>
    <TD>c_m_axis_dout_tdata_width=64</TD>
    <TD>c_m_axis_dout_tuser_width=1</TD>
    <TD>c_s_axis_dividend_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_dividend_tuser_width=1</TD>
    <TD>c_s_axis_divisor_tdata_width=32</TD>
    <TD>c_s_axis_divisor_tuser_width=1</TD>
    <TD>c_throttle_scheme=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>core_container=false</TD>
    <TD>divclk_sel=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>dividend_width=32</TD>
    <TD>divisor_width=32</TD>
    <TD>fractional_b=0</TD>
    <TD>fractional_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>signed_b=1</TD>
    <TD>x_ipcorerevision=17</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=div_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>div_gen_v5_1_17/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>algorithm_type=1</TD>
    <TD>c_has_aclken=1</TD>
    <TD>c_has_aresetn=0</TD>
    <TD>c_has_div_by_zero=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_s_axis_dividend_tlast=0</TD>
    <TD>c_has_s_axis_dividend_tuser=0</TD>
    <TD>c_has_s_axis_divisor_tlast=0</TD>
    <TD>c_has_s_axis_divisor_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_latency=35</TD>
    <TD>c_m_axis_dout_tdata_width=64</TD>
    <TD>c_m_axis_dout_tuser_width=1</TD>
    <TD>c_s_axis_dividend_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_dividend_tuser_width=1</TD>
    <TD>c_s_axis_divisor_tdata_width=32</TD>
    <TD>c_s_axis_divisor_tuser_width=1</TD>
    <TD>c_throttle_scheme=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_xdevicefamily=artix7</TD>
    <TD>core_container=false</TD>
    <TD>divclk_sel=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>dividend_width=32</TD>
    <TD>divisor_width=32</TD>
    <TD>fractional_b=0</TD>
    <TD>fractional_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>signed_b=0</TD>
    <TD>x_ipcorerevision=17</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=div_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v13_2_5/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_type=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_common_clock=1</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=8</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_din_width_rach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_wach=1</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=8</TD>
    <TD>c_en_safety_ckt=0</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=0</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_id=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_axi_ruser=0</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_wuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tuser=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_int_clk=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rst=1</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type=6</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_implementation_type_rach=2</TD>
    <TD>c_implementation_type_rdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wach=2</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=2</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interface_type=0</TD>
    <TD>c_memory_type=4</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_msgon_val=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
    <TD>c_power_saving_mode=0</TD>
    <TD>c_preload_latency=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=2kx9</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_prim_fifo_type_rach=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val=2</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_negate_val=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_full_thresh_assert_val=2046</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_negate_val=2045</TD>
    <TD>c_prog_full_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rd_data_count_width=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_depth=2048</TD>
    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=11</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_axis=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_select_xpm=0</TD>
    <TD>c_synchronizer_stage=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_underflow_low=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dout_rst=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_use_ecc_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_valid_low=0</TD>
    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wr_ack_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_data_count_width=11</TD>
    <TD>c_wr_depth=2048</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_depth_rach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=11</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_response_latency=1</TD>
    <TD>c_wrch_type=0</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=fifo_generator</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=13.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v13_2_5/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_type=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_common_clock=1</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=8</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_din_width_rach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_wach=1</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=8</TD>
    <TD>c_en_safety_ckt=0</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=artix7</TD>
    <TD>c_full_flags_rst_val=0</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_id=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_axi_ruser=0</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_wuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tuser=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_int_clk=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rst=1</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type=6</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interface_type=0</TD>
    <TD>c_memory_type=4</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_msgon_val=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
    <TD>c_power_saving_mode=0</TD>
    <TD>c_preload_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_regs=1</TD>
    <TD>c_prim_fifo_type=2kx9</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_prim_fifo_type_rach=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_rdch=1kx36</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val=4</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_negate_val=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_full_thresh_assert_val=2047</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_negate_val=2046</TD>
    <TD>c_prog_full_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rd_data_count_width=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_depth=2048</TD>
    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=11</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_axis=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_select_xpm=0</TD>
    <TD>c_synchronizer_stage=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_underflow_low=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dout_rst=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_use_ecc_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_valid_low=0</TD>
    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wr_ack_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_data_count_width=11</TD>
    <TD>c_wr_depth=2048</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_depth_rach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=11</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_response_latency=1</TD>
    <TD>c_wrch_type=0</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=fifo_generator</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=13.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_11/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=53</TD>
    <TD>c_a_tdata_width=64</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=53</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=64</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=64</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=53</TD>
    <TD>c_c_tdata_width=64</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_primitive_a=0</TD>
    <TD>c_has_accumulator_primitive_s=0</TD>
    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_add=1</TD>
    <TD>c_has_aresetn=0</TD>
    <TD>c_has_b=1</TD>
    <TD>c_has_b_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_compare=0</TD>
    <TD>c_has_divide=0</TD>
    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation=0</TD>
    <TD>c_has_operation_tlast=0</TD>
    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_unfused_multiply_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_unfused_multiply_accumulator_s=0</TD>
    <TD>c_has_unfused_multiply_add=0</TD>
    <TD>c_has_unfused_multiply_sub=0</TD>
    <TD>c_latency=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_usage=2</TD>
    <TD>c_operation_tdata_width=8</TD>
    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_part=xc7a35tftg256-1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=53</TD>
    <TD>c_result_tdata_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=64</TD>
    <TD>c_throttle_scheme=3</TD>
    <TD>c_tlast_resolution=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=artix7</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_11/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=53</TD>
    <TD>c_a_tdata_width=64</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=53</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=64</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=64</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=53</TD>
    <TD>c_c_tdata_width=64</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=7</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_primitive_a=0</TD>
    <TD>c_has_accumulator_primitive_s=0</TD>
    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_add=0</TD>
    <TD>c_has_aresetn=0</TD>
    <TD>c_has_b=1</TD>
    <TD>c_has_b_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_compare=1</TD>
    <TD>c_has_divide=0</TD>
    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation=0</TD>
    <TD>c_has_operation_tlast=0</TD>
    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_unfused_multiply_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_unfused_multiply_accumulator_s=0</TD>
    <TD>c_has_unfused_multiply_add=0</TD>
    <TD>c_has_unfused_multiply_sub=0</TD>
    <TD>c_latency=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_usage=0</TD>
    <TD>c_operation_tdata_width=8</TD>
    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_part=xc7a35tftg256-1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=0</TD>
    <TD>c_result_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=4</TD>
    <TD>c_throttle_scheme=3</TD>
    <TD>c_tlast_resolution=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=artix7</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_11/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=53</TD>
    <TD>c_a_tdata_width=64</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=53</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=64</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=64</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=53</TD>
    <TD>c_c_tdata_width=64</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_primitive_a=0</TD>
    <TD>c_has_accumulator_primitive_s=0</TD>
    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_add=0</TD>
    <TD>c_has_aresetn=0</TD>
    <TD>c_has_b=1</TD>
    <TD>c_has_b_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_compare=0</TD>
    <TD>c_has_divide=1</TD>
    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation=0</TD>
    <TD>c_has_operation_tlast=0</TD>
    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_unfused_multiply_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_unfused_multiply_accumulator_s=0</TD>
    <TD>c_has_unfused_multiply_add=0</TD>
    <TD>c_has_unfused_multiply_sub=0</TD>
    <TD>c_latency=31</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_usage=0</TD>
    <TD>c_operation_tdata_width=8</TD>
    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_part=xc7a35tftg256-1</TD>
    <TD>c_rate=32</TD>
    <TD>c_result_fraction_width=53</TD>
    <TD>c_result_tdata_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=64</TD>
    <TD>c_throttle_scheme=3</TD>
    <TD>c_tlast_resolution=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=artix7</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_11/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=53</TD>
    <TD>c_a_tdata_width=64</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=53</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=64</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=64</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=53</TD>
    <TD>c_c_tdata_width=64</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_primitive_a=0</TD>
    <TD>c_has_accumulator_primitive_s=0</TD>
    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_add=0</TD>
    <TD>c_has_aresetn=0</TD>
    <TD>c_has_b=1</TD>
    <TD>c_has_b_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_compare=0</TD>
    <TD>c_has_divide=0</TD>
    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation=0</TD>
    <TD>c_has_operation_tlast=0</TD>
    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_unfused_multiply_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_unfused_multiply_accumulator_s=0</TD>
    <TD>c_has_unfused_multiply_add=0</TD>
    <TD>c_has_unfused_multiply_sub=0</TD>
    <TD>c_latency=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_usage=3</TD>
    <TD>c_operation_tdata_width=8</TD>
    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_part=xc7a35tftg256-1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=53</TD>
    <TD>c_result_tdata_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=64</TD>
    <TD>c_throttle_scheme=3</TD>
    <TD>c_tlast_resolution=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=artix7</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VERILOG</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mult_gen_v12_0_16/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_type=0</TD>
    <TD>c_a_width=32</TD>
    <TD>c_b_type=0</TD>
    <TD>c_b_value=10000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_width=32</TD>
    <TD>c_ccm_imp=0</TD>
    <TD>c_ce_overrides_sclr=0</TD>
    <TD>c_has_ce=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sclr=0</TD>
    <TD>c_has_zero_detect=0</TD>
    <TD>c_latency=6</TD>
    <TD>c_model_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_type=1</TD>
    <TD>c_optimize_goal=1</TD>
    <TD>c_out_high=31</TD>
    <TD>c_out_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_round_output=0</TD>
    <TD>c_round_pt=0</TD>
    <TD>c_verbosity=0</TD>
    <TD>c_xdevicefamily=artix7</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=16</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=mult_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=12.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mult_gen_v12_0_16/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_type=0</TD>
    <TD>c_a_width=32</TD>
    <TD>c_b_type=0</TD>
    <TD>c_b_value=10000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_width=32</TD>
    <TD>c_ccm_imp=0</TD>
    <TD>c_ce_overrides_sclr=0</TD>
    <TD>c_has_ce=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sclr=0</TD>
    <TD>c_has_zero_detect=0</TD>
    <TD>c_latency=6</TD>
    <TD>c_model_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_type=1</TD>
    <TD>c_optimize_goal=1</TD>
    <TD>c_out_high=63</TD>
    <TD>c_out_low=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_round_output=0</TD>
    <TD>c_round_pt=0</TD>
    <TD>c_verbosity=0</TD>
    <TD>c_xdevicefamily=artix7</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=16</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=mult_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=12.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mult_gen_v12_0_16/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_type=0</TD>
    <TD>c_a_width=32</TD>
    <TD>c_b_type=1</TD>
    <TD>c_b_value=10000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_width=32</TD>
    <TD>c_ccm_imp=0</TD>
    <TD>c_ce_overrides_sclr=0</TD>
    <TD>c_has_ce=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sclr=0</TD>
    <TD>c_has_zero_detect=0</TD>
    <TD>c_latency=6</TD>
    <TD>c_model_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_type=1</TD>
    <TD>c_optimize_goal=1</TD>
    <TD>c_out_high=63</TD>
    <TD>c_out_low=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_round_output=0</TD>
    <TD>c_round_pt=0</TD>
    <TD>c_verbosity=0</TD>
    <TD>c_xdevicefamily=artix7</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=16</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=mult_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=12.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mult_gen_v12_0_16/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_type=1</TD>
    <TD>c_a_width=32</TD>
    <TD>c_b_type=1</TD>
    <TD>c_b_value=10000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_width=32</TD>
    <TD>c_ccm_imp=0</TD>
    <TD>c_ce_overrides_sclr=0</TD>
    <TD>c_has_ce=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_sclr=0</TD>
    <TD>c_has_zero_detect=0</TD>
    <TD>c_latency=6</TD>
    <TD>c_model_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mult_type=1</TD>
    <TD>c_optimize_goal=1</TD>
    <TD>c_out_high=63</TD>
    <TD>c_out_low=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_round_output=0</TD>
    <TD>c_round_pt=0</TD>
    <TD>c_verbosity=0</TD>
    <TD>c_xdevicefamily=artix7</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=16</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=mult_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=12.0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-max_msgs_per_check=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>aval-4=14</TD>
    <TD>aval-5=4</TD>
    <TD>dpip-1=14</TD>
    <TD>dpop-1=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>dpop-2=5</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lutar-1=3</TD>
    <TD>synth-6=8</TD>
    <TD>timing-18=76</TD>
    <TD>timing-2=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-4=3</TD>
    <TD>timing-6=4</TD>
    <TD>timing-7=4</TD>
    <TD>timing-8=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
    <TD>bidir_output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.016800</TD>
    <TD>clocks=0.005860</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_overall=Low</TD>
    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=0.072945</TD>
    <TD>die=xc7a35tftg256-1</TD>
    <TD>dsp=0.003284</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dynamic=0.035310</TD>
    <TD>effective_thetaja=4.85</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=artix7</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
    <TD>i/o=0.000854</TD>
</TR><TR ALIGN='LEFT'>    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=25.5 (C)</TD>
    <TD>logic=0.003609</TD>
    <TD>mgtavcc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_static_current=0.000000</TD>
    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavtt_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_static_current=0.000000</TD>
    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>netlist_net_matched=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=0.108255</TD>
    <TD>output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_toggle=12.500000</TD>
    <TD>package=ftg256</TD>
    <TD>pct_clock_constrained=9.000000</TD>
    <TD>pct_inputs_defined=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=nt64</TD>
    <TD>process=typical</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
    <TD>signals=0.004903</TD>
</TR><TR ALIGN='LEFT'>    <TD>simulation_file=None</TD>
    <TD>speedgrade=-1</TD>
    <TD>static_prob=False</TD>
    <TD>temp_grade=commercial</TD>
</TR><TR ALIGN='LEFT'>    <TD>thetajb=8.2 (C/W)</TD>
    <TD>thetasa=4.6 (C/W)</TD>
    <TD>toggle_rate=False</TD>
    <TD>user_board_temp=25.0 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_effective_thetaja=4.85</TD>
    <TD>user_junc_temp=25.5 (C)</TD>
    <TD>user_thetajb=8.2 (C/W)</TD>
    <TD>user_thetasa=4.6 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.020000</TD>
    <TD>vccadc_total_current=0.020000</TD>
    <TD>vccadc_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_dynamic_current=0.000027</TD>
    <TD>vccaux_io_dynamic_current=0.000000</TD>
    <TD>vccaux_io_static_current=0.000000</TD>
    <TD>vccaux_io_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.012619</TD>
    <TD>vccaux_total_current=0.012646</TD>
    <TD>vccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_dynamic_current=0.001323</TD>
    <TD>vccbram_static_current=0.000748</TD>
    <TD>vccbram_total_current=0.002071</TD>
    <TD>vccbram_voltage=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_dynamic_current=0.033257</TD>
    <TD>vccint_static_current=0.010183</TD>
    <TD>vccint_total_current=0.043440</TD>
    <TD>vccint_voltage=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.000000</TD>
    <TD>vcco18_total_current=0.000000</TD>
    <TD>vcco18_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_dynamic_current=0.000207</TD>
    <TD>vcco33_static_current=0.001000</TD>
    <TD>vcco33_total_current=0.001207</TD>
    <TD>vcco33_voltage=3.300000</TD>
</TR><TR ALIGN='LEFT'>    <TD>version=2020.2</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_used=2</TD>
    <TD>bufgctrl_util_percentage=6.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_available=72</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_used=0</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_available=20</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_used=0</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_available=10</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_available=20</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_used=0</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_available=5</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_used=0</TD>
    <TD>mmcme2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_available=5</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsp48e1_only_used=29</TD>
    <TD>dsps_available=90</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_used=29</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsps_util_percentage=32.22</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_mobile_ddr=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_r=0</TD>
    <TD>diff_sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>lvcmos15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos18=0</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>mobile_ddr=0</TD>
    <TD>pci33_3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ppds_25=0</TD>
    <TD>rsds_25=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_available=50</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_used=25</TD>
    <TD>block_ram_tile_util_percentage=50.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo18e1_only_used=2</TD>
    <TD>ramb18_available=100</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=2.00</TD>
    <TD>ramb36_fifo_available=50</TD>
    <TD>ramb36_fifo_fixed=0</TD>
    <TD>ramb36_fifo_used=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_util_percentage=48.00</TD>
    <TD>ramb36e1_only_used=24</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_functional_category=Clock</TD>
    <TD>bufg_used=2</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>carry4_used=416</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp48e1_functional_category=Block Arithmetic</TD>
    <TD>dsp48e1_used=29</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
    <TD>fdpe_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>fdre_used=4434</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>fdse_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo18e1_functional_category=Block Memory</TD>
    <TD>fifo18e1_used=2</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>ibuf_used=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=LUT</TD>
    <TD>lut1_used=97</TD>
    <TD>lut2_functional_category=LUT</TD>
    <TD>lut2_used=453</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=LUT</TD>
    <TD>lut3_used=814</TD>
    <TD>lut4_functional_category=LUT</TD>
    <TD>lut4_used=778</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=LUT</TD>
    <TD>lut5_used=698</TD>
    <TD>lut6_functional_category=LUT</TD>
    <TD>lut6_used=2014</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>muxf7_used=276</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>muxf8_used=66</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=IO</TD>
    <TD>obuf_used=39</TD>
    <TD>obuft_functional_category=IO</TD>
    <TD>obuft_used=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_functional_category=Block Memory</TD>
    <TD>ramb36e1_used=24</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
    <TD>srl16e_used=80</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_functional_category=Distributed Memory</TD>
    <TD>srlc32e_used=20</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>f7_muxes_available=16300</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_used=276</TD>
    <TD>f7_muxes_util_percentage=1.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_available=8150</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_used=66</TD>
    <TD>f8_muxes_util_percentage=0.81</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_logic_available=20800</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=4353</TD>
    <TD>lut_as_logic_util_percentage=20.93</TD>
    <TD>lut_as_memory_available=9600</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=67</TD>
    <TD>lut_as_memory_util_percentage=0.70</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=67</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_available=41600</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_used=4446</TD>
    <TD>register_as_flip_flop_util_percentage=10.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_available=41600</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_luts_available=20800</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_used=4420</TD>
    <TD>slice_luts_util_percentage=21.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_available=41600</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_used=4446</TD>
    <TD>slice_registers_util_percentage=10.69</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_logic_available=20800</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=4353</TD>
    <TD>lut_as_logic_util_percentage=20.93</TD>
    <TD>lut_as_memory_available=9600</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=67</TD>
    <TD>lut_as_memory_util_percentage=0.70</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=67</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_in_front_of_the_register_is_unused_fixed=67</TD>
    <TD>lut_in_front_of_the_register_is_unused_used=1463</TD>
    <TD>lut_in_front_of_the_register_is_used_fixed=1463</TD>
    <TD>lut_in_front_of_the_register_is_used_used=1134</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_driven_from_outside_the_slice_fixed=1134</TD>
    <TD>register_driven_from_outside_the_slice_used=2597</TD>
    <TD>register_driven_from_within_the_slice_fixed=2597</TD>
    <TD>register_driven_from_within_the_slice_used=1849</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_available=8150</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_registers_available=41600</TD>
    <TD>slice_registers_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=4446</TD>
    <TD>slice_registers_util_percentage=10.69</TD>
    <TD>slice_used=1721</TD>
    <TD>slice_util_percentage=21.12</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_fixed=0</TD>
    <TD>slicel_used=1170</TD>
    <TD>slicem_fixed=0</TD>
    <TD>slicem_used=551</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_available=8150</TD>
    <TD>unique_control_sets_fixed=8150</TD>
    <TD>unique_control_sets_used=81</TD>
    <TD>unique_control_sets_util_percentage=0.99</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_fixed=0.99</TD>
    <TD>using_o5_and_o6_used=33</TD>
    <TD>using_o5_output_only_fixed=33</TD>
    <TD>using_o5_output_only_used=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_fixed=7</TD>
    <TD>using_o6_output_only_used=27</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_available=4</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_used=0</TD>
    <TD>bscane2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_available=1</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_used=0</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_available=1</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_used=0</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_available=2</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_used=0</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_fixed=0</TD>
    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_available=1</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_used=0</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_available=1</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_used=0</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-debug_log=default::[not_specified]</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-include_dirs=default::[not_specified]</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-lint=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-os=default::[not_specified]</TD>
    <TD>-part=xc7a35tftg256-1</TD>
    <TD>-resource_sharing=default::auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
    <TD>-rtl_skip_ip=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-top=top</TD>
</TR><TR ALIGN='LEFT'>    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:02:00s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=274.562MB</TD>
    <TD>memory_peak=1283.578MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=default::behavioral</TD>
    <TD>-sim_type=default::</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
