
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001430c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080144dc  080144dc  000154dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801458c  0801458c  000161c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801458c  0801458c  0001558c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014594  08014594  000161c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014594  08014594  00015594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014598  08014598  00015598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0801459c  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000080  0801461c  00016080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000120  080146bc  00016120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000098f8  200001c0  0801475c  000161c0  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20009ab8  0801475c  00016ab8  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000161c0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003ecf5  00000000  00000000  000161f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000085a0  00000000  00000000  00054ee5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003408  00000000  00000000  0005d488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002845  00000000  00000000  00060890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000368bb  00000000  00000000  000630d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000428ea  00000000  00000000  00099990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012af5b  00000000  00000000  000dc27a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002071d5  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000e120  00000000  00000000  00207218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000091  00000000  00000000  00215338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001c0 	.word	0x200001c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080144c4 	.word	0x080144c4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001c4 	.word	0x200001c4
 800020c:	080144c4 	.word	0x080144c4

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	200001dc 	.word	0x200001dc
 80005a0:	20000234 	.word	0x20000234

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b5b0      	push	{r4, r5, r7, lr}
 80005a6:	b088      	sub	sp, #32
 80005a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80005aa:	f001 fa29 	bl	8001a00 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ae:	f002 fcc0 	bl	8002f32 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b2:	f000 f84f 	bl	8000654 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80005b6:	f000 f8bf 	bl	8000738 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f001 f859 	bl	8001670 <MX_GPIO_Init>
  MX_DMA_Init();
 80005be:	f000 ffe1 	bl	8001584 <MX_DMA_Init>
  MX_ADC3_Init();
 80005c2:	f000 f8eb 	bl	800079c <MX_ADC3_Init>
  MX_CRC_Init();
 80005c6:	f000 f93b 	bl	8000840 <MX_CRC_Init>
  MX_DCMI_Init();
 80005ca:	f000 f95b 	bl	8000884 <MX_DCMI_Init>
  MX_DMA2D_Init();
 80005ce:	f000 f98d 	bl	80008ec <MX_DMA2D_Init>
  MX_ETH_Init();
 80005d2:	f000 f9bd 	bl	8000950 <MX_ETH_Init>
  MX_FMC_Init();
 80005d6:	f000 fffb 	bl	80015d0 <MX_FMC_Init>
  MX_I2C1_Init();
 80005da:	f000 fa07 	bl	80009ec <MX_I2C1_Init>
  MX_I2C3_Init();
 80005de:	f000 fa45 	bl	8000a6c <MX_I2C3_Init>
  MX_LTDC_Init();
 80005e2:	f000 fa83 	bl	8000aec <MX_LTDC_Init>
  MX_QUADSPI_Init();
 80005e6:	f000 fb03 	bl	8000bf0 <MX_QUADSPI_Init>
  MX_RTC_Init();
 80005ea:	f000 fb2d 	bl	8000c48 <MX_RTC_Init>
  MX_SAI2_Init();
 80005ee:	f000 fbcf 	bl	8000d90 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 80005f2:	f000 fc2d 	bl	8000e50 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 80005f6:	f000 fc4b 	bl	8000e90 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 80005fa:	f000 fc79 	bl	8000ef0 <MX_SPI2_Init>
  MX_TIM1_Init();
 80005fe:	f000 fcb5 	bl	8000f6c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000602:	f000 fd5f 	bl	80010c4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000606:	f000 fdd3 	bl	80011b0 <MX_TIM3_Init>
  MX_TIM5_Init();
 800060a:	f000 fe49 	bl	80012a0 <MX_TIM5_Init>
  MX_TIM8_Init();
 800060e:	f000 febf 	bl	8001390 <MX_TIM8_Init>
  MX_TIM12_Init();
 8000612:	f000 ff11 	bl	8001438 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8000616:	f000 ff55 	bl	80014c4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800061a:	f000 ff83 	bl	8001524 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800061e:	f00e faf7 	bl	800ec10 <MX_FATFS_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 8000622:	4b0a      	ldr	r3, [pc, #40]	@ (800064c <main+0xa8>)
 8000624:	1d3c      	adds	r4, r7, #4
 8000626:	461d      	mov	r5, r3
 8000628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000630:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2100      	movs	r1, #0
 8000638:	4618      	mov	r0, r3
 800063a:	f010 ffaf 	bl	801159c <osThreadCreate>
 800063e:	4603      	mov	r3, r0
 8000640:	4a03      	ldr	r2, [pc, #12]	@ (8000650 <main+0xac>)
 8000642:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000644:	f010 ff87 	bl	8011556 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <main+0xa4>
 800064c:	080144e8 	.word	0x080144e8
 8000650:	20000fdc 	.word	0x20000fdc

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	@ 0x50
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	2230      	movs	r2, #48	@ 0x30
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f013 fe92 	bl	801438c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	f107 030c 	add.w	r3, r7, #12
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000678:	f007 f9fc 	bl	8007a74 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800067c:	4b2c      	ldr	r3, [pc, #176]	@ (8000730 <SystemClock_Config+0xdc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a2b      	ldr	r2, [pc, #172]	@ (8000730 <SystemClock_Config+0xdc>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
 8000688:	4b29      	ldr	r3, [pc, #164]	@ (8000730 <SystemClock_Config+0xdc>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000694:	4b27      	ldr	r3, [pc, #156]	@ (8000734 <SystemClock_Config+0xe0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a26      	ldr	r2, [pc, #152]	@ (8000734 <SystemClock_Config+0xe0>)
 800069a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	4b24      	ldr	r3, [pc, #144]	@ (8000734 <SystemClock_Config+0xe0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80006ac:	2309      	movs	r3, #9
 80006ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006b6:	2301      	movs	r3, #1
 80006b8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ba:	2302      	movs	r3, #2
 80006bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80006c4:	2319      	movs	r3, #25
 80006c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80006c8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80006cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ce:	2302      	movs	r3, #2
 80006d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80006d2:	2309      	movs	r3, #9
 80006d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d6:	f107 0320 	add.w	r3, r7, #32
 80006da:	4618      	mov	r0, r3
 80006dc:	f007 faec 	bl	8007cb8 <HAL_RCC_OscConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006e6:	f001 f9c9 	bl	8001a7c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006ea:	f007 f9d3 	bl	8007a94 <HAL_PWREx_EnableOverDrive>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80006f4:	f001 f9c2 	bl	8001a7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f8:	230f      	movs	r3, #15
 80006fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fc:	2302      	movs	r3, #2
 80006fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000704:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000708:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800070a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800070e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000710:	f107 030c 	add.w	r3, r7, #12
 8000714:	2106      	movs	r1, #6
 8000716:	4618      	mov	r0, r3
 8000718:	f007 fd72 	bl	8008200 <HAL_RCC_ClockConfig>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000722:	f001 f9ab 	bl	8001a7c <Error_Handler>
  }
}
 8000726:	bf00      	nop
 8000728:	3750      	adds	r7, #80	@ 0x50
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800
 8000734:	40007000 	.word	0x40007000

08000738 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b0a2      	sub	sp, #136	@ 0x88
 800073c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	2284      	movs	r2, #132	@ 0x84
 8000742:	2100      	movs	r1, #0
 8000744:	4618      	mov	r0, r3
 8000746:	f013 fe21 	bl	801438c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <PeriphCommonClock_Config+0x60>)
 800074c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800074e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000752:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000754:	2305      	movs	r3, #5
 8000756:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000758:	2302      	movs	r3, #2
 800075a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 800075c:	2303      	movs	r3, #3
 800075e:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000760:	2301      	movs	r3, #1
 8000762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000764:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000768:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 800076a:	2300      	movs	r3, #0
 800076c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800076e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000772:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000776:	2300      	movs	r3, #0
 8000778:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	4618      	mov	r0, r3
 8000780:	f007 ff56 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800078a:	f001 f977 	bl	8001a7c <Error_Handler>
  }
}
 800078e:	bf00      	nop
 8000790:	3788      	adds	r7, #136	@ 0x88
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	00b00008 	.word	0x00b00008

0800079c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007a2:	463b      	mov	r3, r7
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80007ae:	4b21      	ldr	r3, [pc, #132]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007b0:	4a21      	ldr	r2, [pc, #132]	@ (8000838 <MX_ADC3_Init+0x9c>)
 80007b2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007b6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007ba:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80007bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80007c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80007ce:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d6:	4b17      	ldr	r3, [pc, #92]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007d8:	2200      	movs	r2, #0
 80007da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007dc:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007de:	4a17      	ldr	r2, [pc, #92]	@ (800083c <MX_ADC3_Init+0xa0>)
 80007e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007e2:	4b14      	ldr	r3, [pc, #80]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80007e8:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007ea:	2201      	movs	r2, #1
 80007ec:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80007ee:	4b11      	ldr	r3, [pc, #68]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80007fc:	480d      	ldr	r0, [pc, #52]	@ (8000834 <MX_ADC3_Init+0x98>)
 80007fe:	f002 fbe9 	bl	8002fd4 <HAL_ADC_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000808:	f001 f938 	bl	8001a7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800080c:	2304      	movs	r3, #4
 800080e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000810:	2301      	movs	r3, #1
 8000812:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000814:	2300      	movs	r3, #0
 8000816:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000818:	463b      	mov	r3, r7
 800081a:	4619      	mov	r1, r3
 800081c:	4805      	ldr	r0, [pc, #20]	@ (8000834 <MX_ADC3_Init+0x98>)
 800081e:	f002 fc1d 	bl	800305c <HAL_ADC_ConfigChannel>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000828:	f001 f928 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	3710      	adds	r7, #16
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	2000066c 	.word	0x2000066c
 8000838:	40012200 	.word	0x40012200
 800083c:	0f000001 	.word	0x0f000001

08000840 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000844:	4b0d      	ldr	r3, [pc, #52]	@ (800087c <MX_CRC_Init+0x3c>)
 8000846:	4a0e      	ldr	r2, [pc, #56]	@ (8000880 <MX_CRC_Init+0x40>)
 8000848:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800084a:	4b0c      	ldr	r3, [pc, #48]	@ (800087c <MX_CRC_Init+0x3c>)
 800084c:	2200      	movs	r2, #0
 800084e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000850:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <MX_CRC_Init+0x3c>)
 8000852:	2200      	movs	r2, #0
 8000854:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000856:	4b09      	ldr	r3, [pc, #36]	@ (800087c <MX_CRC_Init+0x3c>)
 8000858:	2200      	movs	r2, #0
 800085a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800085c:	4b07      	ldr	r3, [pc, #28]	@ (800087c <MX_CRC_Init+0x3c>)
 800085e:	2200      	movs	r2, #0
 8000860:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000862:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MX_CRC_Init+0x3c>)
 8000864:	2201      	movs	r2, #1
 8000866:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000868:	4804      	ldr	r0, [pc, #16]	@ (800087c <MX_CRC_Init+0x3c>)
 800086a:	f002 ffa5 	bl	80037b8 <HAL_CRC_Init>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000874:	f001 f902 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}
 800087c:	200006b4 	.word	0x200006b4
 8000880:	40023000 	.word	0x40023000

08000884 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000888:	4b16      	ldr	r3, [pc, #88]	@ (80008e4 <MX_DCMI_Init+0x60>)
 800088a:	4a17      	ldr	r2, [pc, #92]	@ (80008e8 <MX_DCMI_Init+0x64>)
 800088c:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800088e:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <MX_DCMI_Init+0x60>)
 8000890:	2200      	movs	r2, #0
 8000892:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000894:	4b13      	ldr	r3, [pc, #76]	@ (80008e4 <MX_DCMI_Init+0x60>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 800089a:	4b12      	ldr	r3, [pc, #72]	@ (80008e4 <MX_DCMI_Init+0x60>)
 800089c:	2200      	movs	r2, #0
 800089e:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80008a0:	4b10      	ldr	r3, [pc, #64]	@ (80008e4 <MX_DCMI_Init+0x60>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80008a6:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <MX_DCMI_Init+0x60>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80008ac:	4b0d      	ldr	r3, [pc, #52]	@ (80008e4 <MX_DCMI_Init+0x60>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80008b2:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <MX_DCMI_Init+0x60>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80008b8:	4b0a      	ldr	r3, [pc, #40]	@ (80008e4 <MX_DCMI_Init+0x60>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80008be:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <MX_DCMI_Init+0x60>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80008c4:	4b07      	ldr	r3, [pc, #28]	@ (80008e4 <MX_DCMI_Init+0x60>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80008ca:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <MX_DCMI_Init+0x60>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80008d0:	4804      	ldr	r0, [pc, #16]	@ (80008e4 <MX_DCMI_Init+0x60>)
 80008d2:	f003 f863 	bl	800399c <HAL_DCMI_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80008dc:	f001 f8ce 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80008e0:	bf00      	nop
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	200006d8 	.word	0x200006d8
 80008e8:	50050000 	.word	0x50050000

080008ec <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80008f0:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 80008f2:	4a16      	ldr	r2, [pc, #88]	@ (800094c <MX_DMA2D_Init+0x60>)
 80008f4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80008f6:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80008fc:	4b12      	ldr	r3, [pc, #72]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000902:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 8000904:	2200      	movs	r2, #0
 8000906:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000908:	4b0f      	ldr	r3, [pc, #60]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 800090a:	2200      	movs	r2, #0
 800090c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800090e:	4b0e      	ldr	r3, [pc, #56]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 8000910:	2200      	movs	r2, #0
 8000912:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000914:	4b0c      	ldr	r3, [pc, #48]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 8000916:	2200      	movs	r2, #0
 8000918:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800091a:	4b0b      	ldr	r3, [pc, #44]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 800091c:	2200      	movs	r2, #0
 800091e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000920:	4809      	ldr	r0, [pc, #36]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 8000922:	f003 fc39 	bl	8004198 <HAL_DMA2D_Init>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800092c:	f001 f8a6 	bl	8001a7c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000930:	2101      	movs	r1, #1
 8000932:	4805      	ldr	r0, [pc, #20]	@ (8000948 <MX_DMA2D_Init+0x5c>)
 8000934:	f003 fd8a 	bl	800444c <HAL_DMA2D_ConfigLayer>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800093e:	f001 f89d 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000728 	.word	0x20000728
 800094c:	4002b000 	.word	0x4002b000

08000950 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000954:	4b1f      	ldr	r3, [pc, #124]	@ (80009d4 <MX_ETH_Init+0x84>)
 8000956:	4a20      	ldr	r2, [pc, #128]	@ (80009d8 <MX_ETH_Init+0x88>)
 8000958:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800095a:	4b20      	ldr	r3, [pc, #128]	@ (80009dc <MX_ETH_Init+0x8c>)
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000960:	4b1e      	ldr	r3, [pc, #120]	@ (80009dc <MX_ETH_Init+0x8c>)
 8000962:	2280      	movs	r2, #128	@ 0x80
 8000964:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000966:	4b1d      	ldr	r3, [pc, #116]	@ (80009dc <MX_ETH_Init+0x8c>)
 8000968:	22e1      	movs	r2, #225	@ 0xe1
 800096a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800096c:	4b1b      	ldr	r3, [pc, #108]	@ (80009dc <MX_ETH_Init+0x8c>)
 800096e:	2200      	movs	r2, #0
 8000970:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000972:	4b1a      	ldr	r3, [pc, #104]	@ (80009dc <MX_ETH_Init+0x8c>)
 8000974:	2200      	movs	r2, #0
 8000976:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000978:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <MX_ETH_Init+0x8c>)
 800097a:	2200      	movs	r2, #0
 800097c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800097e:	4b15      	ldr	r3, [pc, #84]	@ (80009d4 <MX_ETH_Init+0x84>)
 8000980:	4a16      	ldr	r2, [pc, #88]	@ (80009dc <MX_ETH_Init+0x8c>)
 8000982:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000984:	4b13      	ldr	r3, [pc, #76]	@ (80009d4 <MX_ETH_Init+0x84>)
 8000986:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800098a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800098c:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <MX_ETH_Init+0x84>)
 800098e:	4a14      	ldr	r2, [pc, #80]	@ (80009e0 <MX_ETH_Init+0x90>)
 8000990:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000992:	4b10      	ldr	r3, [pc, #64]	@ (80009d4 <MX_ETH_Init+0x84>)
 8000994:	4a13      	ldr	r2, [pc, #76]	@ (80009e4 <MX_ETH_Init+0x94>)
 8000996:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000998:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <MX_ETH_Init+0x84>)
 800099a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800099e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80009a0:	480c      	ldr	r0, [pc, #48]	@ (80009d4 <MX_ETH_Init+0x84>)
 80009a2:	f003 fde5 	bl	8004570 <HAL_ETH_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80009ac:	f001 f866 	bl	8001a7c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009b0:	2238      	movs	r2, #56	@ 0x38
 80009b2:	2100      	movs	r1, #0
 80009b4:	480c      	ldr	r0, [pc, #48]	@ (80009e8 <MX_ETH_Init+0x98>)
 80009b6:	f013 fce9 	bl	801438c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009ba:	4b0b      	ldr	r3, [pc, #44]	@ (80009e8 <MX_ETH_Init+0x98>)
 80009bc:	2221      	movs	r2, #33	@ 0x21
 80009be:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009c0:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <MX_ETH_Init+0x98>)
 80009c2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80009c6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009c8:	4b07      	ldr	r3, [pc, #28]	@ (80009e8 <MX_ETH_Init+0x98>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000768 	.word	0x20000768
 80009d8:	40028000 	.word	0x40028000
 80009dc:	20000fe0 	.word	0x20000fe0
 80009e0:	20000120 	.word	0x20000120
 80009e4:	20000080 	.word	0x20000080
 80009e8:	20000634 	.word	0x20000634

080009ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a60 <MX_I2C1_Init+0x74>)
 80009f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000a64 <MX_I2C1_Init+0x78>)
 80009f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 80009f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a60 <MX_I2C1_Init+0x74>)
 80009f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000a68 <MX_I2C1_Init+0x7c>)
 80009fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009fc:	4b18      	ldr	r3, [pc, #96]	@ (8000a60 <MX_I2C1_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a02:	4b17      	ldr	r3, [pc, #92]	@ (8000a60 <MX_I2C1_Init+0x74>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a08:	4b15      	ldr	r3, [pc, #84]	@ (8000a60 <MX_I2C1_Init+0x74>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a0e:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <MX_I2C1_Init+0x74>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a14:	4b12      	ldr	r3, [pc, #72]	@ (8000a60 <MX_I2C1_Init+0x74>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a1a:	4b11      	ldr	r3, [pc, #68]	@ (8000a60 <MX_I2C1_Init+0x74>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a20:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <MX_I2C1_Init+0x74>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a26:	480e      	ldr	r0, [pc, #56]	@ (8000a60 <MX_I2C1_Init+0x74>)
 8000a28:	f006 fbde 	bl	80071e8 <HAL_I2C_Init>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a32:	f001 f823 	bl	8001a7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a36:	2100      	movs	r1, #0
 8000a38:	4809      	ldr	r0, [pc, #36]	@ (8000a60 <MX_I2C1_Init+0x74>)
 8000a3a:	f006 fc71 	bl	8007320 <HAL_I2CEx_ConfigAnalogFilter>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a44:	f001 f81a 	bl	8001a7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a48:	2100      	movs	r1, #0
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <MX_I2C1_Init+0x74>)
 8000a4c:	f006 fcb3 	bl	80073b6 <HAL_I2CEx_ConfigDigitalFilter>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a56:	f001 f811 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000818 	.word	0x20000818
 8000a64:	40005400 	.word	0x40005400
 8000a68:	00c0eaff 	.word	0x00c0eaff

08000a6c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000a70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000a72:	4a1c      	ldr	r2, [pc, #112]	@ (8000ae4 <MX_I2C3_Init+0x78>)
 8000a74:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000a76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000a78:	4a1b      	ldr	r2, [pc, #108]	@ (8000ae8 <MX_I2C3_Init+0x7c>)
 8000a7a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000a7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a82:	4b17      	ldr	r3, [pc, #92]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a88:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000a8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a94:	4b12      	ldr	r3, [pc, #72]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000aa6:	480e      	ldr	r0, [pc, #56]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000aa8:	f006 fb9e 	bl	80071e8 <HAL_I2C_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000ab2:	f000 ffe3 	bl	8001a7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	4809      	ldr	r0, [pc, #36]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000aba:	f006 fc31 	bl	8007320 <HAL_I2CEx_ConfigAnalogFilter>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000ac4:	f000 ffda 	bl	8001a7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4805      	ldr	r0, [pc, #20]	@ (8000ae0 <MX_I2C3_Init+0x74>)
 8000acc:	f006 fc73 	bl	80073b6 <HAL_I2CEx_ConfigDigitalFilter>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000ad6:	f000 ffd1 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	2000086c 	.word	0x2000086c
 8000ae4:	40005c00 	.word	0x40005c00
 8000ae8:	00c0eaff 	.word	0x00c0eaff

08000aec <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08e      	sub	sp, #56	@ 0x38
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	2234      	movs	r2, #52	@ 0x34
 8000af6:	2100      	movs	r1, #0
 8000af8:	4618      	mov	r0, r3
 8000afa:	f013 fc47 	bl	801438c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000afe:	4b3a      	ldr	r3, [pc, #232]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b00:	4a3a      	ldr	r2, [pc, #232]	@ (8000bec <MX_LTDC_Init+0x100>)
 8000b02:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000b04:	4b38      	ldr	r3, [pc, #224]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000b0a:	4b37      	ldr	r3, [pc, #220]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000b10:	4b35      	ldr	r3, [pc, #212]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000b16:	4b34      	ldr	r3, [pc, #208]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000b1c:	4b32      	ldr	r3, [pc, #200]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b1e:	2228      	movs	r2, #40	@ 0x28
 8000b20:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000b22:	4b31      	ldr	r3, [pc, #196]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b24:	2209      	movs	r2, #9
 8000b26:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000b28:	4b2f      	ldr	r3, [pc, #188]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b2a:	2235      	movs	r2, #53	@ 0x35
 8000b2c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000b2e:	4b2e      	ldr	r3, [pc, #184]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b30:	220b      	movs	r2, #11
 8000b32:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000b34:	4b2c      	ldr	r3, [pc, #176]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b36:	f240 2215 	movw	r2, #533	@ 0x215
 8000b3a:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b3e:	f240 121b 	movw	r2, #283	@ 0x11b
 8000b42:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000b44:	4b28      	ldr	r3, [pc, #160]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b46:	f240 2235 	movw	r2, #565	@ 0x235
 8000b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000b4c:	4b26      	ldr	r3, [pc, #152]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b4e:	f240 121d 	movw	r2, #285	@ 0x11d
 8000b52:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000b54:	4b24      	ldr	r3, [pc, #144]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000b5c:	4b22      	ldr	r3, [pc, #136]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000b64:	4b20      	ldr	r3, [pc, #128]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b6c:	481e      	ldr	r0, [pc, #120]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000b6e:	f006 fc6e 	bl	800744e <HAL_LTDC_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000b78:	f000 ff80 	bl	8001a7c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000b80:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000b84:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000b8a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000b8e:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000b90:	2302      	movs	r3, #2
 8000b92:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000b94:	23ff      	movs	r3, #255	@ 0xff
 8000b96:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000b9c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ba0:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000ba2:	2307      	movs	r3, #7
 8000ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000ba6:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000baa:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000bac:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000bb2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <MX_LTDC_Init+0xfc>)
 8000bd2:	f006 fd9b 	bl	800770c <HAL_LTDC_ConfigLayer>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000bdc:	f000 ff4e 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000be0:	bf00      	nop
 8000be2:	3738      	adds	r7, #56	@ 0x38
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	200008c0 	.word	0x200008c0
 8000bec:	40016800 	.word	0x40016800

08000bf0 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000bf4:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000bf6:	4a13      	ldr	r2, [pc, #76]	@ (8000c44 <MX_QUADSPI_Init+0x54>)
 8000bf8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000bfa:	4b11      	ldr	r3, [pc, #68]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000c00:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000c02:	2204      	movs	r2, #4
 8000c04:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000c06:	4b0e      	ldr	r3, [pc, #56]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000c08:	2210      	movs	r2, #16
 8000c0a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000c0e:	2218      	movs	r2, #24
 8000c10:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000c12:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000c14:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000c18:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000c1a:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000c20:	4b07      	ldr	r3, [pc, #28]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000c2c:	4804      	ldr	r0, [pc, #16]	@ (8000c40 <MX_QUADSPI_Init+0x50>)
 8000c2e:	f006 ff81 	bl	8007b34 <HAL_QSPI_Init>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000c38:	f000 ff20 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20000968 	.word	0x20000968
 8000c44:	a0001000 	.word	0xa0001000

08000c48 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b090      	sub	sp, #64	@ 0x40
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000c4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
 8000c5a:	60da      	str	r2, [r3, #12]
 8000c5c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000c5e:	2300      	movs	r3, #0
 8000c60:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000c62:	463b      	mov	r3, r7
 8000c64:	2228      	movs	r2, #40	@ 0x28
 8000c66:	2100      	movs	r1, #0
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f013 fb8f 	bl	801438c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c6e:	4b46      	ldr	r3, [pc, #280]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000c70:	4a46      	ldr	r2, [pc, #280]	@ (8000d8c <MX_RTC_Init+0x144>)
 8000c72:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c74:	4b44      	ldr	r3, [pc, #272]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000c7a:	4b43      	ldr	r3, [pc, #268]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000c7c:	227f      	movs	r2, #127	@ 0x7f
 8000c7e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c80:	4b41      	ldr	r3, [pc, #260]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000c82:	22ff      	movs	r2, #255	@ 0xff
 8000c84:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c86:	4b40      	ldr	r3, [pc, #256]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c8c:	4b3e      	ldr	r3, [pc, #248]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c92:	4b3d      	ldr	r3, [pc, #244]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c98:	483b      	ldr	r0, [pc, #236]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000c9a:	f008 f9f9 	bl	8009090 <HAL_RTC_Init>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000ca4:	f000 feea 	bl	8001a7c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000cc2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	4619      	mov	r1, r3
 8000cca:	482f      	ldr	r0, [pc, #188]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000ccc:	f008 fa62 	bl	8009194 <HAL_RTC_SetTime>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000cd6:	f000 fed1 	bl	8001a7c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000cf2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4823      	ldr	r0, [pc, #140]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000cfc:	f008 fae4 	bl	80092c8 <HAL_RTC_SetDate>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000d06:	f000 feb9 	bl	8001a7c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000d12:	2300      	movs	r3, #0
 8000d14:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000d22:	2300      	movs	r3, #0
 8000d24:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000d34:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d3a:	463b      	mov	r3, r7
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4811      	ldr	r0, [pc, #68]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000d42:	f008 fb45 	bl	80093d0 <HAL_RTC_SetAlarm>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000d4c:	f000 fe96 	bl	8001a7c <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000d50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d54:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d56:	463b      	mov	r3, r7
 8000d58:	2201      	movs	r2, #1
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	480a      	ldr	r0, [pc, #40]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000d5e:	f008 fb37 	bl	80093d0 <HAL_RTC_SetAlarm>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000d68:	f000 fe88 	bl	8001a7c <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000d6c:	2202      	movs	r2, #2
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4805      	ldr	r0, [pc, #20]	@ (8000d88 <MX_RTC_Init+0x140>)
 8000d72:	f008 fcf7 	bl	8009764 <HAL_RTCEx_SetTimeStamp>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000d7c:	f000 fe7e 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	3740      	adds	r7, #64	@ 0x40
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	200009b4 	.word	0x200009b4
 8000d8c:	40002800 	.word	0x40002800

08000d90 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000d94:	4b2a      	ldr	r3, [pc, #168]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000d96:	4a2b      	ldr	r2, [pc, #172]	@ (8000e44 <MX_SAI2_Init+0xb4>)
 8000d98:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000d9a:	4b29      	ldr	r3, [pc, #164]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000da0:	4b27      	ldr	r3, [pc, #156]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000da6:	4b26      	ldr	r3, [pc, #152]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000dac:	4b24      	ldr	r3, [pc, #144]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000db2:	4b23      	ldr	r3, [pc, #140]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000db8:	4b21      	ldr	r3, [pc, #132]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000dba:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000dbe:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000dd8:	2302      	movs	r3, #2
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4818      	ldr	r0, [pc, #96]	@ (8000e40 <MX_SAI2_Init+0xb0>)
 8000de0:	f008 fd28 	bl	8009834 <HAL_SAI_InitProtocol>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000dea:	f000 fe47 	bl	8001a7c <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000dee:	4b16      	ldr	r3, [pc, #88]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000df0:	4a16      	ldr	r2, [pc, #88]	@ (8000e4c <MX_SAI2_Init+0xbc>)
 8000df2:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000df4:	4b14      	ldr	r3, [pc, #80]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000df6:	2203      	movs	r2, #3
 8000df8:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000dfa:	4b13      	ldr	r3, [pc, #76]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e00:	4b11      	ldr	r3, [pc, #68]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e06:	4b10      	ldr	r3, [pc, #64]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e12:	4b0d      	ldr	r3, [pc, #52]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e18:	4b0b      	ldr	r3, [pc, #44]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000e24:	2302      	movs	r3, #2
 8000e26:	2200      	movs	r2, #0
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4807      	ldr	r0, [pc, #28]	@ (8000e48 <MX_SAI2_Init+0xb8>)
 8000e2c:	f008 fd02 	bl	8009834 <HAL_SAI_InitProtocol>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000e36:	f000 fe21 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	200009d4 	.word	0x200009d4
 8000e44:	40015c04 	.word	0x40015c04
 8000e48:	20000a58 	.word	0x20000a58
 8000e4c:	40015c24 	.word	0x40015c24

08000e50 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000e54:	4b0c      	ldr	r3, [pc, #48]	@ (8000e88 <MX_SDMMC1_SD_Init+0x38>)
 8000e56:	4a0d      	ldr	r2, [pc, #52]	@ (8000e8c <MX_SDMMC1_SD_Init+0x3c>)
 8000e58:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <MX_SDMMC1_SD_Init+0x38>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000e60:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <MX_SDMMC1_SD_Init+0x38>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000e66:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <MX_SDMMC1_SD_Init+0x38>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <MX_SDMMC1_SD_Init+0x38>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000e72:	4b05      	ldr	r3, [pc, #20]	@ (8000e88 <MX_SDMMC1_SD_Init+0x38>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000e78:	4b03      	ldr	r3, [pc, #12]	@ (8000e88 <MX_SDMMC1_SD_Init+0x38>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	20000b9c 	.word	0x20000b9c
 8000e8c:	40012c00 	.word	0x40012c00

08000e90 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000e94:	4b15      	ldr	r3, [pc, #84]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000e96:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000e9a:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000e9c:	4b13      	ldr	r3, [pc, #76]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000ea2:	4b12      	ldr	r3, [pc, #72]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000ea8:	4b10      	ldr	r3, [pc, #64]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000eae:	4b0f      	ldr	r3, [pc, #60]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000eba:	4b0c      	ldr	r3, [pc, #48]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000ec6:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000ecc:	4b07      	ldr	r3, [pc, #28]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000ed2:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8000ed8:	4804      	ldr	r0, [pc, #16]	@ (8000eec <MX_SPDIFRX_Init+0x5c>)
 8000eda:	f00a f891 	bl	800b000 <HAL_SPDIFRX_Init>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8000ee4:	f000 fdca 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	20000c20 	.word	0x20000c20

08000ef0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000ef6:	4a1c      	ldr	r2, [pc, #112]	@ (8000f68 <MX_SPI2_Init+0x78>)
 8000ef8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000efa:	4b1a      	ldr	r3, [pc, #104]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000efc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f00:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f02:	4b18      	ldr	r3, [pc, #96]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f08:	4b16      	ldr	r3, [pc, #88]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f0a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f0e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f10:	4b14      	ldr	r3, [pc, #80]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f16:	4b13      	ldr	r3, [pc, #76]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f1c:	4b11      	ldr	r3, [pc, #68]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f22:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f24:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f30:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f36:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f3c:	4b09      	ldr	r3, [pc, #36]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f3e:	2207      	movs	r2, #7
 8000f40:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f42:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f48:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f4a:	2208      	movs	r2, #8
 8000f4c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f4e:	4805      	ldr	r0, [pc, #20]	@ (8000f64 <MX_SPI2_Init+0x74>)
 8000f50:	f00a f8b2 	bl	800b0b8 <HAL_SPI_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f5a:	f000 fd8f 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000c6c 	.word	0x20000c6c
 8000f68:	40003800 	.word	0x40003800

08000f6c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b09a      	sub	sp, #104	@ 0x68
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f72:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	605a      	str	r2, [r3, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
 8000f7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f80:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f8c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
 8000f9c:	615a      	str	r2, [r3, #20]
 8000f9e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	222c      	movs	r2, #44	@ 0x2c
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f013 f9f0 	bl	801438c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fac:	4b43      	ldr	r3, [pc, #268]	@ (80010bc <MX_TIM1_Init+0x150>)
 8000fae:	4a44      	ldr	r2, [pc, #272]	@ (80010c0 <MX_TIM1_Init+0x154>)
 8000fb0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000fb2:	4b42      	ldr	r3, [pc, #264]	@ (80010bc <MX_TIM1_Init+0x150>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb8:	4b40      	ldr	r3, [pc, #256]	@ (80010bc <MX_TIM1_Init+0x150>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000fbe:	4b3f      	ldr	r3, [pc, #252]	@ (80010bc <MX_TIM1_Init+0x150>)
 8000fc0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fc4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc6:	4b3d      	ldr	r3, [pc, #244]	@ (80010bc <MX_TIM1_Init+0x150>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80010bc <MX_TIM1_Init+0x150>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fd2:	4b3a      	ldr	r3, [pc, #232]	@ (80010bc <MX_TIM1_Init+0x150>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fd8:	4838      	ldr	r0, [pc, #224]	@ (80010bc <MX_TIM1_Init+0x150>)
 8000fda:	f00a f918 	bl	800b20e <HAL_TIM_Base_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000fe4:	f000 fd4a 	bl	8001a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fec:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fee:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4831      	ldr	r0, [pc, #196]	@ (80010bc <MX_TIM1_Init+0x150>)
 8000ff6:	f00a fc4b 	bl	800b890 <HAL_TIM_ConfigClockSource>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001000:	f000 fd3c 	bl	8001a7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001004:	482d      	ldr	r0, [pc, #180]	@ (80010bc <MX_TIM1_Init+0x150>)
 8001006:	f00a f9d1 	bl	800b3ac <HAL_TIM_PWM_Init>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001010:	f000 fd34 	bl	8001a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001014:	2300      	movs	r3, #0
 8001016:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001018:	2300      	movs	r3, #0
 800101a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800101c:	2300      	movs	r3, #0
 800101e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001020:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001024:	4619      	mov	r1, r3
 8001026:	4825      	ldr	r0, [pc, #148]	@ (80010bc <MX_TIM1_Init+0x150>)
 8001028:	f00b f8c2 	bl	800c1b0 <HAL_TIMEx_MasterConfigSynchronization>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001032:	f000 fd23 	bl	8001a7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001036:	2360      	movs	r3, #96	@ 0x60
 8001038:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800103e:	2300      	movs	r3, #0
 8001040:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001042:	2300      	movs	r3, #0
 8001044:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001046:	2300      	movs	r3, #0
 8001048:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800104a:	2300      	movs	r3, #0
 800104c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800104e:	2300      	movs	r3, #0
 8001050:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001052:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001056:	2200      	movs	r2, #0
 8001058:	4619      	mov	r1, r3
 800105a:	4818      	ldr	r0, [pc, #96]	@ (80010bc <MX_TIM1_Init+0x150>)
 800105c:	f00a fb04 	bl	800b668 <HAL_TIM_PWM_ConfigChannel>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001066:	f000 fd09 	bl	8001a7c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800106a:	2300      	movs	r3, #0
 800106c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800106e:	2300      	movs	r3, #0
 8001070:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800107a:	2300      	movs	r3, #0
 800107c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800107e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001082:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001084:	2300      	movs	r3, #0
 8001086:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001088:	2300      	movs	r3, #0
 800108a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800108c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001090:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001096:	2300      	movs	r3, #0
 8001098:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	4619      	mov	r1, r3
 800109e:	4807      	ldr	r0, [pc, #28]	@ (80010bc <MX_TIM1_Init+0x150>)
 80010a0:	f00b f914 	bl	800c2cc <HAL_TIMEx_ConfigBreakDeadTime>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80010aa:	f000 fce7 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80010ae:	4803      	ldr	r0, [pc, #12]	@ (80010bc <MX_TIM1_Init+0x150>)
 80010b0:	f001 faec 	bl	800268c <HAL_TIM_MspPostInit>

}
 80010b4:	bf00      	nop
 80010b6:	3768      	adds	r7, #104	@ 0x68
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000cd0 	.word	0x20000cd0
 80010c0:	40010000 	.word	0x40010000

080010c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08e      	sub	sp, #56	@ 0x38
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d8:	f107 031c 	add.w	r3, r7, #28
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010e4:	463b      	mov	r3, r7
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]
 80010f2:	615a      	str	r2, [r3, #20]
 80010f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010f6:	4b2d      	ldr	r3, [pc, #180]	@ (80011ac <MX_TIM2_Init+0xe8>)
 80010f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80010fe:	4b2b      	ldr	r3, [pc, #172]	@ (80011ac <MX_TIM2_Init+0xe8>)
 8001100:	2200      	movs	r2, #0
 8001102:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001104:	4b29      	ldr	r3, [pc, #164]	@ (80011ac <MX_TIM2_Init+0xe8>)
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800110a:	4b28      	ldr	r3, [pc, #160]	@ (80011ac <MX_TIM2_Init+0xe8>)
 800110c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001110:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001112:	4b26      	ldr	r3, [pc, #152]	@ (80011ac <MX_TIM2_Init+0xe8>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001118:	4b24      	ldr	r3, [pc, #144]	@ (80011ac <MX_TIM2_Init+0xe8>)
 800111a:	2200      	movs	r2, #0
 800111c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800111e:	4823      	ldr	r0, [pc, #140]	@ (80011ac <MX_TIM2_Init+0xe8>)
 8001120:	f00a f875 	bl	800b20e <HAL_TIM_Base_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800112a:	f000 fca7 	bl	8001a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800112e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001132:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001134:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001138:	4619      	mov	r1, r3
 800113a:	481c      	ldr	r0, [pc, #112]	@ (80011ac <MX_TIM2_Init+0xe8>)
 800113c:	f00a fba8 	bl	800b890 <HAL_TIM_ConfigClockSource>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001146:	f000 fc99 	bl	8001a7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800114a:	4818      	ldr	r0, [pc, #96]	@ (80011ac <MX_TIM2_Init+0xe8>)
 800114c:	f00a f92e 	bl	800b3ac <HAL_TIM_PWM_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001156:	f000 fc91 	bl	8001a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115e:	2300      	movs	r3, #0
 8001160:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001162:	f107 031c 	add.w	r3, r7, #28
 8001166:	4619      	mov	r1, r3
 8001168:	4810      	ldr	r0, [pc, #64]	@ (80011ac <MX_TIM2_Init+0xe8>)
 800116a:	f00b f821 	bl	800c1b0 <HAL_TIMEx_MasterConfigSynchronization>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001174:	f000 fc82 	bl	8001a7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001178:	2360      	movs	r3, #96	@ 0x60
 800117a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001180:	2300      	movs	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001184:	2300      	movs	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001188:	463b      	mov	r3, r7
 800118a:	2200      	movs	r2, #0
 800118c:	4619      	mov	r1, r3
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <MX_TIM2_Init+0xe8>)
 8001190:	f00a fa6a 	bl	800b668 <HAL_TIM_PWM_ConfigChannel>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800119a:	f000 fc6f 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800119e:	4803      	ldr	r0, [pc, #12]	@ (80011ac <MX_TIM2_Init+0xe8>)
 80011a0:	f001 fa74 	bl	800268c <HAL_TIM_MspPostInit>

}
 80011a4:	bf00      	nop
 80011a6:	3738      	adds	r7, #56	@ 0x38
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000d1c 	.word	0x20000d1c

080011b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08e      	sub	sp, #56	@ 0x38
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c4:	f107 031c 	add.w	r3, r7, #28
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011d0:	463b      	mov	r3, r7
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
 80011dc:	611a      	str	r2, [r3, #16]
 80011de:	615a      	str	r2, [r3, #20]
 80011e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001298 <MX_TIM3_Init+0xe8>)
 80011e4:	4a2d      	ldr	r2, [pc, #180]	@ (800129c <MX_TIM3_Init+0xec>)
 80011e6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80011e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <MX_TIM3_Init+0xe8>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001298 <MX_TIM3_Init+0xe8>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011f4:	4b28      	ldr	r3, [pc, #160]	@ (8001298 <MX_TIM3_Init+0xe8>)
 80011f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fc:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <MX_TIM3_Init+0xe8>)
 80011fe:	2200      	movs	r2, #0
 8001200:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001202:	4b25      	ldr	r3, [pc, #148]	@ (8001298 <MX_TIM3_Init+0xe8>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001208:	4823      	ldr	r0, [pc, #140]	@ (8001298 <MX_TIM3_Init+0xe8>)
 800120a:	f00a f800 	bl	800b20e <HAL_TIM_Base_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001214:	f000 fc32 	bl	8001a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001218:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800121c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800121e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001222:	4619      	mov	r1, r3
 8001224:	481c      	ldr	r0, [pc, #112]	@ (8001298 <MX_TIM3_Init+0xe8>)
 8001226:	f00a fb33 	bl	800b890 <HAL_TIM_ConfigClockSource>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001230:	f000 fc24 	bl	8001a7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001234:	4818      	ldr	r0, [pc, #96]	@ (8001298 <MX_TIM3_Init+0xe8>)
 8001236:	f00a f8b9 	bl	800b3ac <HAL_TIM_PWM_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001240:	f000 fc1c 	bl	8001a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001244:	2300      	movs	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001248:	2300      	movs	r3, #0
 800124a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800124c:	f107 031c 	add.w	r3, r7, #28
 8001250:	4619      	mov	r1, r3
 8001252:	4811      	ldr	r0, [pc, #68]	@ (8001298 <MX_TIM3_Init+0xe8>)
 8001254:	f00a ffac 	bl	800c1b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800125e:	f000 fc0d 	bl	8001a7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001262:	2360      	movs	r3, #96	@ 0x60
 8001264:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001272:	463b      	mov	r3, r7
 8001274:	2200      	movs	r2, #0
 8001276:	4619      	mov	r1, r3
 8001278:	4807      	ldr	r0, [pc, #28]	@ (8001298 <MX_TIM3_Init+0xe8>)
 800127a:	f00a f9f5 	bl	800b668 <HAL_TIM_PWM_ConfigChannel>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001284:	f000 fbfa 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001288:	4803      	ldr	r0, [pc, #12]	@ (8001298 <MX_TIM3_Init+0xe8>)
 800128a:	f001 f9ff 	bl	800268c <HAL_TIM_MspPostInit>

}
 800128e:	bf00      	nop
 8001290:	3738      	adds	r7, #56	@ 0x38
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000d68 	.word	0x20000d68
 800129c:	40000400 	.word	0x40000400

080012a0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08e      	sub	sp, #56	@ 0x38
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b4:	f107 031c 	add.w	r3, r7, #28
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012c0:	463b      	mov	r3, r7
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	60da      	str	r2, [r3, #12]
 80012cc:	611a      	str	r2, [r3, #16]
 80012ce:	615a      	str	r2, [r3, #20]
 80012d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80012d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001388 <MX_TIM5_Init+0xe8>)
 80012d4:	4a2d      	ldr	r2, [pc, #180]	@ (800138c <MX_TIM5_Init+0xec>)
 80012d6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80012d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001388 <MX_TIM5_Init+0xe8>)
 80012da:	2200      	movs	r2, #0
 80012dc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012de:	4b2a      	ldr	r3, [pc, #168]	@ (8001388 <MX_TIM5_Init+0xe8>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80012e4:	4b28      	ldr	r3, [pc, #160]	@ (8001388 <MX_TIM5_Init+0xe8>)
 80012e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012ea:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ec:	4b26      	ldr	r3, [pc, #152]	@ (8001388 <MX_TIM5_Init+0xe8>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f2:	4b25      	ldr	r3, [pc, #148]	@ (8001388 <MX_TIM5_Init+0xe8>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80012f8:	4823      	ldr	r0, [pc, #140]	@ (8001388 <MX_TIM5_Init+0xe8>)
 80012fa:	f009 ff88 	bl	800b20e <HAL_TIM_Base_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001304:	f000 fbba 	bl	8001a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001308:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800130c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800130e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001312:	4619      	mov	r1, r3
 8001314:	481c      	ldr	r0, [pc, #112]	@ (8001388 <MX_TIM5_Init+0xe8>)
 8001316:	f00a fabb 	bl	800b890 <HAL_TIM_ConfigClockSource>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001320:	f000 fbac 	bl	8001a7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001324:	4818      	ldr	r0, [pc, #96]	@ (8001388 <MX_TIM5_Init+0xe8>)
 8001326:	f00a f841 	bl	800b3ac <HAL_TIM_PWM_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001330:	f000 fba4 	bl	8001a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001334:	2300      	movs	r3, #0
 8001336:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001338:	2300      	movs	r3, #0
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800133c:	f107 031c 	add.w	r3, r7, #28
 8001340:	4619      	mov	r1, r3
 8001342:	4811      	ldr	r0, [pc, #68]	@ (8001388 <MX_TIM5_Init+0xe8>)
 8001344:	f00a ff34 	bl	800c1b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800134e:	f000 fb95 	bl	8001a7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001352:	2360      	movs	r3, #96	@ 0x60
 8001354:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800135a:	2300      	movs	r3, #0
 800135c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800135e:	2300      	movs	r3, #0
 8001360:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001362:	463b      	mov	r3, r7
 8001364:	220c      	movs	r2, #12
 8001366:	4619      	mov	r1, r3
 8001368:	4807      	ldr	r0, [pc, #28]	@ (8001388 <MX_TIM5_Init+0xe8>)
 800136a:	f00a f97d 	bl	800b668 <HAL_TIM_PWM_ConfigChannel>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001374:	f000 fb82 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001378:	4803      	ldr	r0, [pc, #12]	@ (8001388 <MX_TIM5_Init+0xe8>)
 800137a:	f001 f987 	bl	800268c <HAL_TIM_MspPostInit>

}
 800137e:	bf00      	nop
 8001380:	3738      	adds	r7, #56	@ 0x38
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000db4 	.word	0x20000db4
 800138c:	40000c00 	.word	0x40000c00

08001390 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001396:	f107 0310 	add.w	r3, r7, #16
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80013ae:	4b20      	ldr	r3, [pc, #128]	@ (8001430 <MX_TIM8_Init+0xa0>)
 80013b0:	4a20      	ldr	r2, [pc, #128]	@ (8001434 <MX_TIM8_Init+0xa4>)
 80013b2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80013b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001430 <MX_TIM8_Init+0xa0>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001430 <MX_TIM8_Init+0xa0>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80013c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001430 <MX_TIM8_Init+0xa0>)
 80013c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013c6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c8:	4b19      	ldr	r3, [pc, #100]	@ (8001430 <MX_TIM8_Init+0xa0>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80013ce:	4b18      	ldr	r3, [pc, #96]	@ (8001430 <MX_TIM8_Init+0xa0>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d4:	4b16      	ldr	r3, [pc, #88]	@ (8001430 <MX_TIM8_Init+0xa0>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80013da:	4815      	ldr	r0, [pc, #84]	@ (8001430 <MX_TIM8_Init+0xa0>)
 80013dc:	f009 ff17 	bl	800b20e <HAL_TIM_Base_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80013e6:	f000 fb49 	bl	8001a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80013f0:	f107 0310 	add.w	r3, r7, #16
 80013f4:	4619      	mov	r1, r3
 80013f6:	480e      	ldr	r0, [pc, #56]	@ (8001430 <MX_TIM8_Init+0xa0>)
 80013f8:	f00a fa4a 	bl	800b890 <HAL_TIM_ConfigClockSource>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001402:	f000 fb3b 	bl	8001a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	4619      	mov	r1, r3
 8001416:	4806      	ldr	r0, [pc, #24]	@ (8001430 <MX_TIM8_Init+0xa0>)
 8001418:	f00a feca 	bl	800c1b0 <HAL_TIMEx_MasterConfigSynchronization>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001422:	f000 fb2b 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	3720      	adds	r7, #32
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000e00 	.word	0x20000e00
 8001434:	40010400 	.word	0x40010400

08001438 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b088      	sub	sp, #32
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
 800144a:	611a      	str	r2, [r3, #16]
 800144c:	615a      	str	r2, [r3, #20]
 800144e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001450:	4b1a      	ldr	r3, [pc, #104]	@ (80014bc <MX_TIM12_Init+0x84>)
 8001452:	4a1b      	ldr	r2, [pc, #108]	@ (80014c0 <MX_TIM12_Init+0x88>)
 8001454:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001456:	4b19      	ldr	r3, [pc, #100]	@ (80014bc <MX_TIM12_Init+0x84>)
 8001458:	2200      	movs	r2, #0
 800145a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145c:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <MX_TIM12_Init+0x84>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001462:	4b16      	ldr	r3, [pc, #88]	@ (80014bc <MX_TIM12_Init+0x84>)
 8001464:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001468:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <MX_TIM12_Init+0x84>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <MX_TIM12_Init+0x84>)
 8001472:	2200      	movs	r2, #0
 8001474:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001476:	4811      	ldr	r0, [pc, #68]	@ (80014bc <MX_TIM12_Init+0x84>)
 8001478:	f009 ff98 	bl	800b3ac <HAL_TIM_PWM_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8001482:	f000 fafb 	bl	8001a7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001486:	2360      	movs	r3, #96	@ 0x60
 8001488:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	2200      	movs	r2, #0
 800149a:	4619      	mov	r1, r3
 800149c:	4807      	ldr	r0, [pc, #28]	@ (80014bc <MX_TIM12_Init+0x84>)
 800149e:	f00a f8e3 	bl	800b668 <HAL_TIM_PWM_ConfigChannel>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80014a8:	f000 fae8 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80014ac:	4803      	ldr	r0, [pc, #12]	@ (80014bc <MX_TIM12_Init+0x84>)
 80014ae:	f001 f8ed 	bl	800268c <HAL_TIM_MspPostInit>

}
 80014b2:	bf00      	nop
 80014b4:	3720      	adds	r7, #32
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000e4c 	.word	0x20000e4c
 80014c0:	40001800 	.word	0x40001800

080014c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014c8:	4b14      	ldr	r3, [pc, #80]	@ (800151c <MX_USART1_UART_Init+0x58>)
 80014ca:	4a15      	ldr	r2, [pc, #84]	@ (8001520 <MX_USART1_UART_Init+0x5c>)
 80014cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014ce:	4b13      	ldr	r3, [pc, #76]	@ (800151c <MX_USART1_UART_Init+0x58>)
 80014d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014d6:	4b11      	ldr	r3, [pc, #68]	@ (800151c <MX_USART1_UART_Init+0x58>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <MX_USART1_UART_Init+0x58>)
 80014de:	2200      	movs	r2, #0
 80014e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014e2:	4b0e      	ldr	r3, [pc, #56]	@ (800151c <MX_USART1_UART_Init+0x58>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014e8:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <MX_USART1_UART_Init+0x58>)
 80014ea:	220c      	movs	r2, #12
 80014ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ee:	4b0b      	ldr	r3, [pc, #44]	@ (800151c <MX_USART1_UART_Init+0x58>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014f4:	4b09      	ldr	r3, [pc, #36]	@ (800151c <MX_USART1_UART_Init+0x58>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014fa:	4b08      	ldr	r3, [pc, #32]	@ (800151c <MX_USART1_UART_Init+0x58>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <MX_USART1_UART_Init+0x58>)
 8001502:	2200      	movs	r2, #0
 8001504:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001506:	4805      	ldr	r0, [pc, #20]	@ (800151c <MX_USART1_UART_Init+0x58>)
 8001508:	f00a ff7c 	bl	800c404 <HAL_UART_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001512:	f000 fab3 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000e98 	.word	0x20000e98
 8001520:	40011000 	.word	0x40011000

08001524 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001528:	4b14      	ldr	r3, [pc, #80]	@ (800157c <MX_USART6_UART_Init+0x58>)
 800152a:	4a15      	ldr	r2, [pc, #84]	@ (8001580 <MX_USART6_UART_Init+0x5c>)
 800152c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800152e:	4b13      	ldr	r3, [pc, #76]	@ (800157c <MX_USART6_UART_Init+0x58>)
 8001530:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001534:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <MX_USART6_UART_Init+0x58>)
 8001538:	2200      	movs	r2, #0
 800153a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800153c:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_USART6_UART_Init+0x58>)
 800153e:	2200      	movs	r2, #0
 8001540:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001542:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <MX_USART6_UART_Init+0x58>)
 8001544:	2200      	movs	r2, #0
 8001546:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001548:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <MX_USART6_UART_Init+0x58>)
 800154a:	220c      	movs	r2, #12
 800154c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800154e:	4b0b      	ldr	r3, [pc, #44]	@ (800157c <MX_USART6_UART_Init+0x58>)
 8001550:	2200      	movs	r2, #0
 8001552:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001554:	4b09      	ldr	r3, [pc, #36]	@ (800157c <MX_USART6_UART_Init+0x58>)
 8001556:	2200      	movs	r2, #0
 8001558:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800155a:	4b08      	ldr	r3, [pc, #32]	@ (800157c <MX_USART6_UART_Init+0x58>)
 800155c:	2200      	movs	r2, #0
 800155e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001560:	4b06      	ldr	r3, [pc, #24]	@ (800157c <MX_USART6_UART_Init+0x58>)
 8001562:	2200      	movs	r2, #0
 8001564:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001566:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_USART6_UART_Init+0x58>)
 8001568:	f00a ff4c 	bl	800c404 <HAL_UART_Init>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001572:	f000 fa83 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000f20 	.word	0x20000f20
 8001580:	40011400 	.word	0x40011400

08001584 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800158a:	4b10      	ldr	r3, [pc, #64]	@ (80015cc <MX_DMA_Init+0x48>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	4a0f      	ldr	r2, [pc, #60]	@ (80015cc <MX_DMA_Init+0x48>)
 8001590:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001594:	6313      	str	r3, [r2, #48]	@ 0x30
 8001596:	4b0d      	ldr	r3, [pc, #52]	@ (80015cc <MX_DMA_Init+0x48>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2105      	movs	r1, #5
 80015a6:	203c      	movs	r0, #60	@ 0x3c
 80015a8:	f002 f864 	bl	8003674 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80015ac:	203c      	movs	r0, #60	@ 0x3c
 80015ae:	f002 f87d 	bl	80036ac <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2105      	movs	r1, #5
 80015b6:	2045      	movs	r0, #69	@ 0x45
 80015b8:	f002 f85c 	bl	8003674 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80015bc:	2045      	movs	r0, #69	@ 0x45
 80015be:	f002 f875 	bl	80036ac <HAL_NVIC_EnableIRQ>

}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800

080015d0 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b088      	sub	sp, #32
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
 80015e4:	615a      	str	r2, [r3, #20]
 80015e6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80015e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001668 <MX_FMC_Init+0x98>)
 80015ea:	4a20      	ldr	r2, [pc, #128]	@ (800166c <MX_FMC_Init+0x9c>)
 80015ec:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80015ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001668 <MX_FMC_Init+0x98>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80015f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001668 <MX_FMC_Init+0x98>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80015fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001668 <MX_FMC_Init+0x98>)
 80015fc:	2204      	movs	r2, #4
 80015fe:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001600:	4b19      	ldr	r3, [pc, #100]	@ (8001668 <MX_FMC_Init+0x98>)
 8001602:	2210      	movs	r2, #16
 8001604:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001606:	4b18      	ldr	r3, [pc, #96]	@ (8001668 <MX_FMC_Init+0x98>)
 8001608:	2240      	movs	r2, #64	@ 0x40
 800160a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800160c:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <MX_FMC_Init+0x98>)
 800160e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001612:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001614:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <MX_FMC_Init+0x98>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800161a:	4b13      	ldr	r3, [pc, #76]	@ (8001668 <MX_FMC_Init+0x98>)
 800161c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001620:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <MX_FMC_Init+0x98>)
 8001624:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001628:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800162a:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <MX_FMC_Init+0x98>)
 800162c:	2200      	movs	r2, #0
 800162e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001630:	2302      	movs	r3, #2
 8001632:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001634:	2307      	movs	r3, #7
 8001636:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001638:	2304      	movs	r3, #4
 800163a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800163c:	2307      	movs	r3, #7
 800163e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001640:	2303      	movs	r3, #3
 8001642:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001644:	2302      	movs	r3, #2
 8001646:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001648:	2302      	movs	r3, #2
 800164a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	4619      	mov	r1, r3
 8001650:	4805      	ldr	r0, [pc, #20]	@ (8001668 <MX_FMC_Init+0x98>)
 8001652:	f009 fca0 	bl	800af96 <HAL_SDRAM_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800165c:	f000 fa0e 	bl	8001a7c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001660:	bf00      	nop
 8001662:	3720      	adds	r7, #32
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000fa8 	.word	0x20000fa8
 800166c:	a0000140 	.word	0xa0000140

08001670 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b090      	sub	sp, #64	@ 0x40
 8001674:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001676:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
 8001682:	60da      	str	r2, [r3, #12]
 8001684:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001686:	4bb0      	ldr	r3, [pc, #704]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	4aaf      	ldr	r2, [pc, #700]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 800168c:	f043 0310 	orr.w	r3, r3, #16
 8001690:	6313      	str	r3, [r2, #48]	@ 0x30
 8001692:	4bad      	ldr	r3, [pc, #692]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	f003 0310 	and.w	r3, r3, #16
 800169a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800169c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800169e:	4baa      	ldr	r3, [pc, #680]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	4aa9      	ldr	r2, [pc, #676]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016aa:	4ba7      	ldr	r3, [pc, #668]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80016b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b6:	4ba4      	ldr	r3, [pc, #656]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	4aa3      	ldr	r2, [pc, #652]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016bc:	f043 0302 	orr.w	r3, r3, #2
 80016c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c2:	4ba1      	ldr	r3, [pc, #644]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	623b      	str	r3, [r7, #32]
 80016cc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ce:	4b9e      	ldr	r3, [pc, #632]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	4a9d      	ldr	r2, [pc, #628]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016d4:	f043 0308 	orr.w	r3, r3, #8
 80016d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016da:	4b9b      	ldr	r3, [pc, #620]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	f003 0308 	and.w	r3, r3, #8
 80016e2:	61fb      	str	r3, [r7, #28]
 80016e4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e6:	4b98      	ldr	r3, [pc, #608]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	4a97      	ldr	r2, [pc, #604]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016ec:	f043 0304 	orr.w	r3, r3, #4
 80016f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f2:	4b95      	ldr	r3, [pc, #596]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	f003 0304 	and.w	r3, r3, #4
 80016fa:	61bb      	str	r3, [r7, #24]
 80016fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fe:	4b92      	ldr	r3, [pc, #584]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	4a91      	ldr	r2, [pc, #580]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001704:	f043 0301 	orr.w	r3, r3, #1
 8001708:	6313      	str	r3, [r2, #48]	@ 0x30
 800170a:	4b8f      	ldr	r3, [pc, #572]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001716:	4b8c      	ldr	r3, [pc, #560]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a8b      	ldr	r2, [pc, #556]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 800171c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b89      	ldr	r3, [pc, #548]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800172e:	4b86      	ldr	r3, [pc, #536]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	4a85      	ldr	r2, [pc, #532]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001738:	6313      	str	r3, [r2, #48]	@ 0x30
 800173a:	4b83      	ldr	r3, [pc, #524]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001746:	4b80      	ldr	r3, [pc, #512]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	4a7f      	ldr	r2, [pc, #508]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 800174c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001750:	6313      	str	r3, [r2, #48]	@ 0x30
 8001752:	4b7d      	ldr	r3, [pc, #500]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800175e:	4b7a      	ldr	r3, [pc, #488]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	4a79      	ldr	r2, [pc, #484]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001764:	f043 0320 	orr.w	r3, r3, #32
 8001768:	6313      	str	r3, [r2, #48]	@ 0x30
 800176a:	4b77      	ldr	r3, [pc, #476]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	f003 0320 	and.w	r3, r3, #32
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001776:	4b74      	ldr	r3, [pc, #464]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	4a73      	ldr	r2, [pc, #460]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 800177c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001780:	6313      	str	r3, [r2, #48]	@ 0x30
 8001782:	4b71      	ldr	r3, [pc, #452]	@ (8001948 <MX_GPIO_Init+0x2d8>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800178e:	2201      	movs	r2, #1
 8001790:	2120      	movs	r1, #32
 8001792:	486e      	ldr	r0, [pc, #440]	@ (800194c <MX_GPIO_Init+0x2dc>)
 8001794:	f003 fbfe 	bl	8004f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8001798:	2200      	movs	r2, #0
 800179a:	210c      	movs	r1, #12
 800179c:	486c      	ldr	r0, [pc, #432]	@ (8001950 <MX_GPIO_Init+0x2e0>)
 800179e:	f003 fbf9 	bl	8004f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80017a2:	2201      	movs	r2, #1
 80017a4:	2108      	movs	r1, #8
 80017a6:	486b      	ldr	r0, [pc, #428]	@ (8001954 <MX_GPIO_Init+0x2e4>)
 80017a8:	f003 fbf4 	bl	8004f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80017ac:	2201      	movs	r2, #1
 80017ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017b2:	4867      	ldr	r0, [pc, #412]	@ (8001950 <MX_GPIO_Init+0x2e0>)
 80017b4:	f003 fbee 	bl	8004f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017be:	4866      	ldr	r0, [pc, #408]	@ (8001958 <MX_GPIO_Init+0x2e8>)
 80017c0:	f003 fbe8 	bl	8004f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80017c4:	2200      	movs	r2, #0
 80017c6:	21c8      	movs	r1, #200	@ 0xc8
 80017c8:	4864      	ldr	r0, [pc, #400]	@ (800195c <MX_GPIO_Init+0x2ec>)
 80017ca:	f003 fbe3 	bl	8004f94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80017ce:	2308      	movs	r3, #8
 80017d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d2:	2300      	movs	r3, #0
 80017d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80017da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017de:	4619      	mov	r1, r3
 80017e0:	485f      	ldr	r0, [pc, #380]	@ (8001960 <MX_GPIO_Init+0x2f0>)
 80017e2:	f003 fa13 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80017e6:	f643 4323 	movw	r3, #15395	@ 0x3c23
 80017ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ec:	2302      	movs	r3, #2
 80017ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f4:	2303      	movs	r3, #3
 80017f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80017f8:	230a      	movs	r3, #10
 80017fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001800:	4619      	mov	r1, r3
 8001802:	4858      	ldr	r0, [pc, #352]	@ (8001964 <MX_GPIO_Init+0x2f4>)
 8001804:	f003 fa02 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001808:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800180c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800180e:	2300      	movs	r3, #0
 8001810:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001812:	2300      	movs	r3, #0
 8001814:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001816:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800181a:	4619      	mov	r1, r3
 800181c:	4852      	ldr	r0, [pc, #328]	@ (8001968 <MX_GPIO_Init+0x2f8>)
 800181e:	f003 f9f5 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001822:	2340      	movs	r3, #64	@ 0x40
 8001824:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001826:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800182a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001830:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001834:	4619      	mov	r1, r3
 8001836:	4845      	ldr	r0, [pc, #276]	@ (800194c <MX_GPIO_Init+0x2dc>)
 8001838:	f003 f9e8 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800183c:	2320      	movs	r3, #32
 800183e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001840:	2301      	movs	r3, #1
 8001842:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001848:	2300      	movs	r3, #0
 800184a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800184c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001850:	4619      	mov	r1, r3
 8001852:	483e      	ldr	r0, [pc, #248]	@ (800194c <MX_GPIO_Init+0x2dc>)
 8001854:	f003 f9da 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001858:	f241 030c 	movw	r3, #4108	@ 0x100c
 800185c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185e:	2301      	movs	r3, #1
 8001860:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	2300      	movs	r3, #0
 8001868:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800186a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800186e:	4619      	mov	r1, r3
 8001870:	4837      	ldr	r0, [pc, #220]	@ (8001950 <MX_GPIO_Init+0x2e0>)
 8001872:	f003 f9cb 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001876:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800187a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800187c:	2300      	movs	r3, #0
 800187e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001884:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001888:	4619      	mov	r1, r3
 800188a:	4838      	ldr	r0, [pc, #224]	@ (800196c <MX_GPIO_Init+0x2fc>)
 800188c:	f003 f9be 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001890:	2308      	movs	r3, #8
 8001892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001894:	2301      	movs	r3, #1
 8001896:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001898:	2300      	movs	r3, #0
 800189a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189c:	2300      	movs	r3, #0
 800189e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80018a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018a4:	4619      	mov	r1, r3
 80018a6:	482b      	ldr	r0, [pc, #172]	@ (8001954 <MX_GPIO_Init+0x2e4>)
 80018a8:	f003 f9b0 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80018ac:	2310      	movs	r3, #16
 80018ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b0:	2300      	movs	r3, #0
 80018b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018bc:	4619      	mov	r1, r3
 80018be:	4823      	ldr	r0, [pc, #140]	@ (800194c <MX_GPIO_Init+0x2dc>)
 80018c0:	f003 f9a4 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80018c4:	f248 0304 	movw	r3, #32772	@ 0x8004
 80018c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ca:	2300      	movs	r3, #0
 80018cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80018d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018d6:	4619      	mov	r1, r3
 80018d8:	481f      	ldr	r0, [pc, #124]	@ (8001958 <MX_GPIO_Init+0x2e8>)
 80018da:	f003 f997 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80018de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e4:	2301      	movs	r3, #1
 80018e6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ec:	2300      	movs	r3, #0
 80018ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80018f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018f4:	4619      	mov	r1, r3
 80018f6:	4818      	ldr	r0, [pc, #96]	@ (8001958 <MX_GPIO_Init+0x2e8>)
 80018f8:	f003 f988 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 80018fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001900:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001902:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001906:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800190c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001910:	4619      	mov	r1, r3
 8001912:	480f      	ldr	r0, [pc, #60]	@ (8001950 <MX_GPIO_Init+0x2e0>)
 8001914:	f003 f97a 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001918:	2310      	movs	r3, #16
 800191a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	2302      	movs	r3, #2
 800191e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001928:	230a      	movs	r3, #10
 800192a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800192c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001930:	4619      	mov	r1, r3
 8001932:	4809      	ldr	r0, [pc, #36]	@ (8001958 <MX_GPIO_Init+0x2e8>)
 8001934:	f003 f96a 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001938:	23c8      	movs	r3, #200	@ 0xc8
 800193a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193c:	2301      	movs	r3, #1
 800193e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	637b      	str	r3, [r7, #52]	@ 0x34
 8001944:	e014      	b.n	8001970 <MX_GPIO_Init+0x300>
 8001946:	bf00      	nop
 8001948:	40023800 	.word	0x40023800
 800194c:	40020c00 	.word	0x40020c00
 8001950:	40022000 	.word	0x40022000
 8001954:	40022800 	.word	0x40022800
 8001958:	40021c00 	.word	0x40021c00
 800195c:	40021800 	.word	0x40021800
 8001960:	40021000 	.word	0x40021000
 8001964:	40020400 	.word	0x40020400
 8001968:	40022400 	.word	0x40022400
 800196c:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001970:	2300      	movs	r3, #0
 8001972:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001974:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001978:	4619      	mov	r1, r3
 800197a:	4819      	ldr	r0, [pc, #100]	@ (80019e0 <MX_GPIO_Init+0x370>)
 800197c:	f003 f946 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001980:	2305      	movs	r3, #5
 8001982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001984:	2302      	movs	r3, #2
 8001986:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800198c:	2303      	movs	r3, #3
 800198e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001990:	230a      	movs	r3, #10
 8001992:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001994:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001998:	4619      	mov	r1, r3
 800199a:	4812      	ldr	r0, [pc, #72]	@ (80019e4 <MX_GPIO_Init+0x374>)
 800199c:	f003 f936 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80019a0:	2304      	movs	r3, #4
 80019a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019a4:	2300      	movs	r3, #0
 80019a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019b0:	4619      	mov	r1, r3
 80019b2:	480b      	ldr	r0, [pc, #44]	@ (80019e0 <MX_GPIO_Init+0x370>)
 80019b4:	f003 f92a 	bl	8004c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80019b8:	2328      	movs	r3, #40	@ 0x28
 80019ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c4:	2303      	movs	r3, #3
 80019c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019c8:	230a      	movs	r3, #10
 80019ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019d0:	4619      	mov	r1, r3
 80019d2:	4805      	ldr	r0, [pc, #20]	@ (80019e8 <MX_GPIO_Init+0x378>)
 80019d4:	f003 f91a 	bl	8004c0c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019d8:	bf00      	nop
 80019da:	3740      	adds	r7, #64	@ 0x40
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40021800 	.word	0x40021800
 80019e4:	40020800 	.word	0x40020800
 80019e8:	40020000 	.word	0x40020000

080019ec <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 80019f4:	f012 f926 	bl	8013c44 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80019f8:	2001      	movs	r0, #1
 80019fa:	f00f fe1b 	bl	8011634 <osDelay>
 80019fe:	e7fb      	b.n	80019f8 <StartDefaultTask+0xc>

08001a00 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001a06:	463b      	mov	r3, r7
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001a12:	f001 fe59 	bl	80036c8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001a16:	2301      	movs	r3, #1
 8001a18:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001a22:	231f      	movs	r3, #31
 8001a24:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001a26:	2387      	movs	r3, #135	@ 0x87
 8001a28:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001a32:	2301      	movs	r3, #1
 8001a34:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001a36:	2301      	movs	r3, #1
 8001a38:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001a42:	463b      	mov	r3, r7
 8001a44:	4618      	mov	r0, r3
 8001a46:	f001 fe77 	bl	8003738 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001a4a:	2004      	movs	r0, #4
 8001a4c:	f001 fe54 	bl	80036f8 <HAL_MPU_Enable>

}
 8001a50:	bf00      	nop
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a04      	ldr	r2, [pc, #16]	@ (8001a78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d101      	bne.n	8001a6e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001a6a:	f001 fa6f 	bl	8002f4c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40001000 	.word	0x40001000

08001a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a80:	b672      	cpsid	i
}
 8001a82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <Error_Handler+0x8>

08001a88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a8e:	4b11      	ldr	r3, [pc, #68]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a92:	4a10      	ldr	r2, [pc, #64]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aa2:	607b      	str	r3, [r7, #4]
 8001aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001aac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ab2:	4b08      	ldr	r3, [pc, #32]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aba:	603b      	str	r3, [r7, #0]
 8001abc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	210f      	movs	r1, #15
 8001ac2:	f06f 0001 	mvn.w	r0, #1
 8001ac6:	f001 fdd5 	bl	8003674 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800

08001ad8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08a      	sub	sp, #40	@ 0x28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a21      	ldr	r2, [pc, #132]	@ (8001b7c <HAL_ADC_MspInit+0xa4>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d13c      	bne.n	8001b74 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001afa:	4b21      	ldr	r3, [pc, #132]	@ (8001b80 <HAL_ADC_MspInit+0xa8>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afe:	4a20      	ldr	r2, [pc, #128]	@ (8001b80 <HAL_ADC_MspInit+0xa8>)
 8001b00:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b06:	4b1e      	ldr	r3, [pc, #120]	@ (8001b80 <HAL_ADC_MspInit+0xa8>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b12:	4b1b      	ldr	r3, [pc, #108]	@ (8001b80 <HAL_ADC_MspInit+0xa8>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	4a1a      	ldr	r2, [pc, #104]	@ (8001b80 <HAL_ADC_MspInit+0xa8>)
 8001b18:	f043 0320 	orr.w	r3, r3, #32
 8001b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b1e:	4b18      	ldr	r3, [pc, #96]	@ (8001b80 <HAL_ADC_MspInit+0xa8>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	f003 0320 	and.w	r3, r3, #32
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <HAL_ADC_MspInit+0xa8>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	4a14      	ldr	r2, [pc, #80]	@ (8001b80 <HAL_ADC_MspInit+0xa8>)
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b36:	4b12      	ldr	r3, [pc, #72]	@ (8001b80 <HAL_ADC_MspInit+0xa8>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001b42:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001b46:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b50:	f107 0314 	add.w	r3, r7, #20
 8001b54:	4619      	mov	r1, r3
 8001b56:	480b      	ldr	r0, [pc, #44]	@ (8001b84 <HAL_ADC_MspInit+0xac>)
 8001b58:	f003 f858 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b60:	2303      	movs	r3, #3
 8001b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4806      	ldr	r0, [pc, #24]	@ (8001b88 <HAL_ADC_MspInit+0xb0>)
 8001b70:	f003 f84c 	bl	8004c0c <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001b74:	bf00      	nop
 8001b76:	3728      	adds	r7, #40	@ 0x28
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40012200 	.word	0x40012200
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40021400 	.word	0x40021400
 8001b88:	40020000 	.word	0x40020000

08001b8c <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc4 <HAL_CRC_MspInit+0x38>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d10b      	bne.n	8001bb6 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <HAL_CRC_MspInit+0x3c>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba2:	4a09      	ldr	r2, [pc, #36]	@ (8001bc8 <HAL_CRC_MspInit+0x3c>)
 8001ba4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ba8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001baa:	4b07      	ldr	r3, [pc, #28]	@ (8001bc8 <HAL_CRC_MspInit+0x3c>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001bb6:	bf00      	nop
 8001bb8:	3714      	adds	r7, #20
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40023000 	.word	0x40023000
 8001bc8:	40023800 	.word	0x40023800

08001bcc <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08e      	sub	sp, #56	@ 0x38
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a50      	ldr	r2, [pc, #320]	@ (8001d2c <HAL_DCMI_MspInit+0x160>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	f040 809a 	bne.w	8001d24 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001bf0:	4b4f      	ldr	r3, [pc, #316]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bf4:	4a4e      	ldr	r2, [pc, #312]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001bf6:	f043 0301 	orr.w	r3, r3, #1
 8001bfa:	6353      	str	r3, [r2, #52]	@ 0x34
 8001bfc:	4b4c      	ldr	r3, [pc, #304]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	623b      	str	r3, [r7, #32]
 8001c06:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c08:	4b49      	ldr	r3, [pc, #292]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0c:	4a48      	ldr	r2, [pc, #288]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c0e:	f043 0310 	orr.w	r3, r3, #16
 8001c12:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c14:	4b46      	ldr	r3, [pc, #280]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c18:	f003 0310 	and.w	r3, r3, #16
 8001c1c:	61fb      	str	r3, [r7, #28]
 8001c1e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c20:	4b43      	ldr	r3, [pc, #268]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c24:	4a42      	ldr	r2, [pc, #264]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c26:	f043 0308 	orr.w	r3, r3, #8
 8001c2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2c:	4b40      	ldr	r3, [pc, #256]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c30:	f003 0308 	and.w	r3, r3, #8
 8001c34:	61bb      	str	r3, [r7, #24]
 8001c36:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c38:	4b3d      	ldr	r3, [pc, #244]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3c:	4a3c      	ldr	r2, [pc, #240]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c44:	4b3a      	ldr	r3, [pc, #232]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c4c:	617b      	str	r3, [r7, #20]
 8001c4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c50:	4b37      	ldr	r3, [pc, #220]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c54:	4a36      	ldr	r2, [pc, #216]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5c:	4b34      	ldr	r3, [pc, #208]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c64:	613b      	str	r3, [r7, #16]
 8001c66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c68:	4b31      	ldr	r3, [pc, #196]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6c:	4a30      	ldr	r2, [pc, #192]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c74:	4b2e      	ldr	r3, [pc, #184]	@ (8001d30 <HAL_DCMI_MspInit+0x164>)
 8001c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001c80:	2360      	movs	r3, #96	@ 0x60
 8001c82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c84:	2302      	movs	r3, #2
 8001c86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c90:	230d      	movs	r3, #13
 8001c92:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4826      	ldr	r0, [pc, #152]	@ (8001d34 <HAL_DCMI_MspInit+0x168>)
 8001c9c:	f002 ffb6 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001ca0:	2308      	movs	r3, #8
 8001ca2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cac:	2300      	movs	r3, #0
 8001cae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001cb0:	230d      	movs	r3, #13
 8001cb2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001cb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cb8:	4619      	mov	r1, r3
 8001cba:	481f      	ldr	r0, [pc, #124]	@ (8001d38 <HAL_DCMI_MspInit+0x16c>)
 8001cbc:	f002 ffa6 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001cc0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001cd2:	230d      	movs	r3, #13
 8001cd4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001cd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4817      	ldr	r0, [pc, #92]	@ (8001d3c <HAL_DCMI_MspInit+0x170>)
 8001cde:	f002 ff95 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001ce2:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001ce6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001cf4:	230d      	movs	r3, #13
 8001cf6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001cf8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4810      	ldr	r0, [pc, #64]	@ (8001d40 <HAL_DCMI_MspInit+0x174>)
 8001d00:	f002 ff84 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001d04:	2350      	movs	r3, #80	@ 0x50
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d10:	2300      	movs	r3, #0
 8001d12:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001d14:	230d      	movs	r3, #13
 8001d16:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4809      	ldr	r0, [pc, #36]	@ (8001d44 <HAL_DCMI_MspInit+0x178>)
 8001d20:	f002 ff74 	bl	8004c0c <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001d24:	bf00      	nop
 8001d26:	3738      	adds	r7, #56	@ 0x38
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	50050000 	.word	0x50050000
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40021000 	.word	0x40021000
 8001d38:	40020c00 	.word	0x40020c00
 8001d3c:	40021800 	.word	0x40021800
 8001d40:	40021c00 	.word	0x40021c00
 8001d44:	40020000 	.word	0x40020000

08001d48 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a0d      	ldr	r2, [pc, #52]	@ (8001d8c <HAL_DMA2D_MspInit+0x44>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d113      	bne.n	8001d82 <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d90 <HAL_DMA2D_MspInit+0x48>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d90 <HAL_DMA2D_MspInit+0x48>)
 8001d60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d66:	4b0a      	ldr	r3, [pc, #40]	@ (8001d90 <HAL_DMA2D_MspInit+0x48>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001d72:	2200      	movs	r2, #0
 8001d74:	2105      	movs	r1, #5
 8001d76:	205a      	movs	r0, #90	@ 0x5a
 8001d78:	f001 fc7c 	bl	8003674 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001d7c:	205a      	movs	r0, #90	@ 0x5a
 8001d7e:	f001 fc95 	bl	80036ac <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001d82:	bf00      	nop
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	4002b000 	.word	0x4002b000
 8001d90:	40023800 	.word	0x40023800

08001d94 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08e      	sub	sp, #56	@ 0x38
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	609a      	str	r2, [r3, #8]
 8001da8:	60da      	str	r2, [r3, #12]
 8001daa:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a3f      	ldr	r2, [pc, #252]	@ (8001eb0 <HAL_ETH_MspInit+0x11c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d178      	bne.n	8001ea8 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001db6:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	4a3e      	ldr	r2, [pc, #248]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001dbc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dc2:	4b3c      	ldr	r3, [pc, #240]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dca:	623b      	str	r3, [r7, #32]
 8001dcc:	6a3b      	ldr	r3, [r7, #32]
 8001dce:	4b39      	ldr	r3, [pc, #228]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	4a38      	ldr	r2, [pc, #224]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001dd4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dda:	4b36      	ldr	r3, [pc, #216]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001de2:	61fb      	str	r3, [r7, #28]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	4b33      	ldr	r3, [pc, #204]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	4a32      	ldr	r2, [pc, #200]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001dec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df2:	4b30      	ldr	r3, [pc, #192]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001dfa:	61bb      	str	r3, [r7, #24]
 8001dfc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001dfe:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	4a2c      	ldr	r2, [pc, #176]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001e04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e12:	617b      	str	r3, [r7, #20]
 8001e14:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e16:	4b27      	ldr	r3, [pc, #156]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	4a26      	ldr	r2, [pc, #152]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001e1c:	f043 0304 	orr.w	r3, r3, #4
 8001e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e22:	4b24      	ldr	r3, [pc, #144]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	613b      	str	r3, [r7, #16]
 8001e2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2e:	4b21      	ldr	r3, [pc, #132]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	4a20      	ldr	r2, [pc, #128]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb4 <HAL_ETH_MspInit+0x120>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001e46:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e54:	2302      	movs	r3, #2
 8001e56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e58:	230b      	movs	r3, #11
 8001e5a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e60:	4619      	mov	r1, r3
 8001e62:	4815      	ldr	r0, [pc, #84]	@ (8001eb8 <HAL_ETH_MspInit+0x124>)
 8001e64:	f002 fed2 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001e68:	2332      	movs	r3, #50	@ 0x32
 8001e6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e74:	2302      	movs	r3, #2
 8001e76:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e78:	230b      	movs	r3, #11
 8001e7a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e80:	4619      	mov	r1, r3
 8001e82:	480e      	ldr	r0, [pc, #56]	@ (8001ebc <HAL_ETH_MspInit+0x128>)
 8001e84:	f002 fec2 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001e88:	2386      	movs	r3, #134	@ 0x86
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e94:	2302      	movs	r3, #2
 8001e96:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e98:	230b      	movs	r3, #11
 8001e9a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4807      	ldr	r0, [pc, #28]	@ (8001ec0 <HAL_ETH_MspInit+0x12c>)
 8001ea4:	f002 feb2 	bl	8004c0c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001ea8:	bf00      	nop
 8001eaa:	3738      	adds	r7, #56	@ 0x38
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40028000 	.word	0x40028000
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	40021800 	.word	0x40021800
 8001ebc:	40020800 	.word	0x40020800
 8001ec0:	40020000 	.word	0x40020000

08001ec4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b0ac      	sub	sp, #176	@ 0xb0
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001edc:	f107 0318 	add.w	r3, r7, #24
 8001ee0:	2284      	movs	r2, #132	@ 0x84
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f012 fa51 	bl	801438c <memset>
  if(hi2c->Instance==I2C1)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a44      	ldr	r2, [pc, #272]	@ (8002000 <HAL_I2C_MspInit+0x13c>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d13d      	bne.n	8001f70 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ef4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ef8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001efa:	2300      	movs	r3, #0
 8001efc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001efe:	f107 0318 	add.w	r3, r7, #24
 8001f02:	4618      	mov	r0, r3
 8001f04:	f006 fb94 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001f0e:	f7ff fdb5 	bl	8001a7c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f12:	4b3c      	ldr	r3, [pc, #240]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	4a3b      	ldr	r2, [pc, #236]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001f18:	f043 0302 	orr.w	r3, r3, #2
 8001f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1e:	4b39      	ldr	r3, [pc, #228]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001f2a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f32:	2312      	movs	r3, #18
 8001f34:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f44:	2304      	movs	r3, #4
 8001f46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f4e:	4619      	mov	r1, r3
 8001f50:	482d      	ldr	r0, [pc, #180]	@ (8002008 <HAL_I2C_MspInit+0x144>)
 8001f52:	f002 fe5b 	bl	8004c0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f56:	4b2b      	ldr	r3, [pc, #172]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	4a2a      	ldr	r2, [pc, #168]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001f5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f62:	4b28      	ldr	r3, [pc, #160]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001f6e:	e042      	b.n	8001ff6 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a25      	ldr	r2, [pc, #148]	@ (800200c <HAL_I2C_MspInit+0x148>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d13d      	bne.n	8001ff6 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001f7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f7e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001f80:	2300      	movs	r3, #0
 8001f82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f86:	f107 0318 	add.w	r3, r7, #24
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f006 fb50 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8001f96:	f7ff fd71 	bl	8001a7c <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	4a19      	ldr	r2, [pc, #100]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001fa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa6:	4b17      	ldr	r3, [pc, #92]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8001fb2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001fb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fba:	2312      	movs	r3, #18
 8001fbc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001fcc:	2304      	movs	r3, #4
 8001fce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001fd2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	480d      	ldr	r0, [pc, #52]	@ (8002010 <HAL_I2C_MspInit+0x14c>)
 8001fda:	f002 fe17 	bl	8004c0c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001fde:	4b09      	ldr	r3, [pc, #36]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	4a08      	ldr	r2, [pc, #32]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001fe4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fea:	4b06      	ldr	r3, [pc, #24]	@ (8002004 <HAL_I2C_MspInit+0x140>)
 8001fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ff2:	60bb      	str	r3, [r7, #8]
 8001ff4:	68bb      	ldr	r3, [r7, #8]
}
 8001ff6:	bf00      	nop
 8001ff8:	37b0      	adds	r7, #176	@ 0xb0
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40005400 	.word	0x40005400
 8002004:	40023800 	.word	0x40023800
 8002008:	40020400 	.word	0x40020400
 800200c:	40005c00 	.word	0x40005c00
 8002010:	40021c00 	.word	0x40021c00

08002014 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08e      	sub	sp, #56	@ 0x38
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a55      	ldr	r2, [pc, #340]	@ (8002188 <HAL_LTDC_MspInit+0x174>)
 8002032:	4293      	cmp	r3, r2
 8002034:	f040 80a3 	bne.w	800217e <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002038:	4b54      	ldr	r3, [pc, #336]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 800203a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203c:	4a53      	ldr	r2, [pc, #332]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 800203e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002042:	6453      	str	r3, [r2, #68]	@ 0x44
 8002044:	4b51      	ldr	r3, [pc, #324]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 8002046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002048:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800204c:	623b      	str	r3, [r7, #32]
 800204e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002050:	4b4e      	ldr	r3, [pc, #312]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 8002052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002054:	4a4d      	ldr	r2, [pc, #308]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 8002056:	f043 0310 	orr.w	r3, r3, #16
 800205a:	6313      	str	r3, [r2, #48]	@ 0x30
 800205c:	4b4b      	ldr	r3, [pc, #300]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 800205e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002060:	f003 0310 	and.w	r3, r3, #16
 8002064:	61fb      	str	r3, [r7, #28]
 8002066:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002068:	4b48      	ldr	r3, [pc, #288]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 800206a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206c:	4a47      	ldr	r2, [pc, #284]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 800206e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002072:	6313      	str	r3, [r2, #48]	@ 0x30
 8002074:	4b45      	ldr	r3, [pc, #276]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 8002076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002078:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800207c:	61bb      	str	r3, [r7, #24]
 800207e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002080:	4b42      	ldr	r3, [pc, #264]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002084:	4a41      	ldr	r2, [pc, #260]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 8002086:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800208a:	6313      	str	r3, [r2, #48]	@ 0x30
 800208c:	4b3f      	ldr	r3, [pc, #252]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002090:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002098:	4b3c      	ldr	r3, [pc, #240]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 800209a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209c:	4a3b      	ldr	r2, [pc, #236]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 800209e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a4:	4b39      	ldr	r3, [pc, #228]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 80020a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020ac:	613b      	str	r3, [r7, #16]
 80020ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80020b0:	4b36      	ldr	r3, [pc, #216]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 80020b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b4:	4a35      	ldr	r2, [pc, #212]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 80020b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80020bc:	4b33      	ldr	r3, [pc, #204]	@ (800218c <HAL_LTDC_MspInit+0x178>)
 80020be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80020c8:	2310      	movs	r3, #16
 80020ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020cc:	2302      	movs	r3, #2
 80020ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d4:	2300      	movs	r3, #0
 80020d6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020d8:	230e      	movs	r3, #14
 80020da:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80020dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020e0:	4619      	mov	r1, r3
 80020e2:	482b      	ldr	r0, [pc, #172]	@ (8002190 <HAL_LTDC_MspInit+0x17c>)
 80020e4:	f002 fd92 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80020e8:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f6:	2300      	movs	r3, #0
 80020f8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020fa:	230e      	movs	r3, #14
 80020fc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80020fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002102:	4619      	mov	r1, r3
 8002104:	4823      	ldr	r0, [pc, #140]	@ (8002194 <HAL_LTDC_MspInit+0x180>)
 8002106:	f002 fd81 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800210a:	23f7      	movs	r3, #247	@ 0xf7
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210e:	2302      	movs	r3, #2
 8002110:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002116:	2300      	movs	r3, #0
 8002118:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800211a:	230e      	movs	r3, #14
 800211c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800211e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002122:	4619      	mov	r1, r3
 8002124:	481c      	ldr	r0, [pc, #112]	@ (8002198 <HAL_LTDC_MspInit+0x184>)
 8002126:	f002 fd71 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800212a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002130:	2302      	movs	r3, #2
 8002132:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002138:	2300      	movs	r3, #0
 800213a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800213c:	2309      	movs	r3, #9
 800213e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8002140:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002144:	4619      	mov	r1, r3
 8002146:	4815      	ldr	r0, [pc, #84]	@ (800219c <HAL_LTDC_MspInit+0x188>)
 8002148:	f002 fd60 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 800214c:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002150:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002152:	2302      	movs	r3, #2
 8002154:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215a:	2300      	movs	r3, #0
 800215c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800215e:	230e      	movs	r3, #14
 8002160:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002162:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002166:	4619      	mov	r1, r3
 8002168:	480d      	ldr	r0, [pc, #52]	@ (80021a0 <HAL_LTDC_MspInit+0x18c>)
 800216a:	f002 fd4f 	bl	8004c0c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800216e:	2200      	movs	r2, #0
 8002170:	2105      	movs	r1, #5
 8002172:	2058      	movs	r0, #88	@ 0x58
 8002174:	f001 fa7e 	bl	8003674 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002178:	2058      	movs	r0, #88	@ 0x58
 800217a:	f001 fa97 	bl	80036ac <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 800217e:	bf00      	nop
 8002180:	3738      	adds	r7, #56	@ 0x38
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40016800 	.word	0x40016800
 800218c:	40023800 	.word	0x40023800
 8002190:	40021000 	.word	0x40021000
 8002194:	40022400 	.word	0x40022400
 8002198:	40022800 	.word	0x40022800
 800219c:	40021800 	.word	0x40021800
 80021a0:	40022000 	.word	0x40022000

080021a4 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08c      	sub	sp, #48	@ 0x30
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	f107 031c 	add.w	r3, r7, #28
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a3b      	ldr	r2, [pc, #236]	@ (80022b0 <HAL_QSPI_MspInit+0x10c>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d170      	bne.n	80022a8 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80021c6:	4b3b      	ldr	r3, [pc, #236]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 80021c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021ca:	4a3a      	ldr	r2, [pc, #232]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 80021cc:	f043 0302 	orr.w	r3, r3, #2
 80021d0:	6393      	str	r3, [r2, #56]	@ 0x38
 80021d2:	4b38      	ldr	r3, [pc, #224]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 80021d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	61bb      	str	r3, [r7, #24]
 80021dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021de:	4b35      	ldr	r3, [pc, #212]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	4a34      	ldr	r2, [pc, #208]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 80021e4:	f043 0310 	orr.w	r3, r3, #16
 80021e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ea:	4b32      	ldr	r3, [pc, #200]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ee:	f003 0310 	and.w	r3, r3, #16
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f6:	4b2f      	ldr	r3, [pc, #188]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	4a2e      	ldr	r2, [pc, #184]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 80021fc:	f043 0302 	orr.w	r3, r3, #2
 8002200:	6313      	str	r3, [r2, #48]	@ 0x30
 8002202:	4b2c      	ldr	r3, [pc, #176]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	613b      	str	r3, [r7, #16]
 800220c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800220e:	4b29      	ldr	r3, [pc, #164]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	4a28      	ldr	r2, [pc, #160]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 8002214:	f043 0308 	orr.w	r3, r3, #8
 8002218:	6313      	str	r3, [r2, #48]	@ 0x30
 800221a:	4b26      	ldr	r3, [pc, #152]	@ (80022b4 <HAL_QSPI_MspInit+0x110>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	f003 0308 	and.w	r3, r3, #8
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8002226:	2304      	movs	r3, #4
 8002228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222a:	2302      	movs	r3, #2
 800222c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222e:	2300      	movs	r3, #0
 8002230:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002232:	2303      	movs	r3, #3
 8002234:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002236:	2309      	movs	r3, #9
 8002238:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800223a:	f107 031c 	add.w	r3, r7, #28
 800223e:	4619      	mov	r1, r3
 8002240:	481d      	ldr	r0, [pc, #116]	@ (80022b8 <HAL_QSPI_MspInit+0x114>)
 8002242:	f002 fce3 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002246:	2340      	movs	r3, #64	@ 0x40
 8002248:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224a:	2302      	movs	r3, #2
 800224c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002252:	2303      	movs	r3, #3
 8002254:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002256:	230a      	movs	r3, #10
 8002258:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800225a:	f107 031c 	add.w	r3, r7, #28
 800225e:	4619      	mov	r1, r3
 8002260:	4816      	ldr	r0, [pc, #88]	@ (80022bc <HAL_QSPI_MspInit+0x118>)
 8002262:	f002 fcd3 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002266:	2304      	movs	r3, #4
 8002268:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226a:	2302      	movs	r3, #2
 800226c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002272:	2303      	movs	r3, #3
 8002274:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002276:	2309      	movs	r3, #9
 8002278:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800227a:	f107 031c 	add.w	r3, r7, #28
 800227e:	4619      	mov	r1, r3
 8002280:	480e      	ldr	r0, [pc, #56]	@ (80022bc <HAL_QSPI_MspInit+0x118>)
 8002282:	f002 fcc3 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002286:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800228a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228c:	2302      	movs	r3, #2
 800228e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002294:	2303      	movs	r3, #3
 8002296:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002298:	2309      	movs	r3, #9
 800229a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800229c:	f107 031c 	add.w	r3, r7, #28
 80022a0:	4619      	mov	r1, r3
 80022a2:	4807      	ldr	r0, [pc, #28]	@ (80022c0 <HAL_QSPI_MspInit+0x11c>)
 80022a4:	f002 fcb2 	bl	8004c0c <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80022a8:	bf00      	nop
 80022aa:	3730      	adds	r7, #48	@ 0x30
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	a0001000 	.word	0xa0001000
 80022b4:	40023800 	.word	0x40023800
 80022b8:	40021000 	.word	0x40021000
 80022bc:	40020400 	.word	0x40020400
 80022c0:	40020c00 	.word	0x40020c00

080022c4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b0a4      	sub	sp, #144	@ 0x90
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	2284      	movs	r2, #132	@ 0x84
 80022d2:	2100      	movs	r1, #0
 80022d4:	4618      	mov	r0, r3
 80022d6:	f012 f859 	bl	801438c <memset>
  if(hrtc->Instance==RTC)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a0e      	ldr	r2, [pc, #56]	@ (8002318 <HAL_RTC_MspInit+0x54>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d114      	bne.n	800230e <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80022e4:	2320      	movs	r3, #32
 80022e6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80022e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022ee:	f107 030c 	add.w	r3, r7, #12
 80022f2:	4618      	mov	r0, r3
 80022f4:	f006 f99c 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80022fe:	f7ff fbbd 	bl	8001a7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_RTC_MspInit+0x58>)
 8002304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002306:	4a05      	ldr	r2, [pc, #20]	@ (800231c <HAL_RTC_MspInit+0x58>)
 8002308:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800230c:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800230e:	bf00      	nop
 8002310:	3790      	adds	r7, #144	@ 0x90
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40002800 	.word	0x40002800
 800231c:	40023800 	.word	0x40023800

08002320 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b08a      	sub	sp, #40	@ 0x28
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	605a      	str	r2, [r3, #4]
 8002332:	609a      	str	r2, [r3, #8]
 8002334:	60da      	str	r2, [r3, #12]
 8002336:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a25      	ldr	r2, [pc, #148]	@ (80023d4 <HAL_SD_MspInit+0xb4>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d144      	bne.n	80023cc <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002342:	4b25      	ldr	r3, [pc, #148]	@ (80023d8 <HAL_SD_MspInit+0xb8>)
 8002344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002346:	4a24      	ldr	r2, [pc, #144]	@ (80023d8 <HAL_SD_MspInit+0xb8>)
 8002348:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800234c:	6453      	str	r3, [r2, #68]	@ 0x44
 800234e:	4b22      	ldr	r3, [pc, #136]	@ (80023d8 <HAL_SD_MspInit+0xb8>)
 8002350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002352:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800235a:	4b1f      	ldr	r3, [pc, #124]	@ (80023d8 <HAL_SD_MspInit+0xb8>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a1e      	ldr	r2, [pc, #120]	@ (80023d8 <HAL_SD_MspInit+0xb8>)
 8002360:	f043 0304 	orr.w	r3, r3, #4
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b1c      	ldr	r3, [pc, #112]	@ (80023d8 <HAL_SD_MspInit+0xb8>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0304 	and.w	r3, r3, #4
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002372:	4b19      	ldr	r3, [pc, #100]	@ (80023d8 <HAL_SD_MspInit+0xb8>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002376:	4a18      	ldr	r2, [pc, #96]	@ (80023d8 <HAL_SD_MspInit+0xb8>)
 8002378:	f043 0308 	orr.w	r3, r3, #8
 800237c:	6313      	str	r3, [r2, #48]	@ 0x30
 800237e:	4b16      	ldr	r3, [pc, #88]	@ (80023d8 <HAL_SD_MspInit+0xb8>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800238a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800238e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002390:	2302      	movs	r3, #2
 8002392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002398:	2303      	movs	r3, #3
 800239a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800239c:	230c      	movs	r3, #12
 800239e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023a0:	f107 0314 	add.w	r3, r7, #20
 80023a4:	4619      	mov	r1, r3
 80023a6:	480d      	ldr	r0, [pc, #52]	@ (80023dc <HAL_SD_MspInit+0xbc>)
 80023a8:	f002 fc30 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80023ac:	2304      	movs	r3, #4
 80023ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b0:	2302      	movs	r3, #2
 80023b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b8:	2303      	movs	r3, #3
 80023ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80023bc:	230c      	movs	r3, #12
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80023c0:	f107 0314 	add.w	r3, r7, #20
 80023c4:	4619      	mov	r1, r3
 80023c6:	4806      	ldr	r0, [pc, #24]	@ (80023e0 <HAL_SD_MspInit+0xc0>)
 80023c8:	f002 fc20 	bl	8004c0c <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80023cc:	bf00      	nop
 80023ce:	3728      	adds	r7, #40	@ 0x28
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40012c00 	.word	0x40012c00
 80023d8:	40023800 	.word	0x40023800
 80023dc:	40020800 	.word	0x40020800
 80023e0:	40020c00 	.word	0x40020c00

080023e4 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b0aa      	sub	sp, #168	@ 0xa8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ec:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023fc:	f107 0310 	add.w	r3, r7, #16
 8002400:	2284      	movs	r2, #132	@ 0x84
 8002402:	2100      	movs	r1, #0
 8002404:	4618      	mov	r0, r3
 8002406:	f011 ffc1 	bl	801438c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002412:	d143      	bne.n	800249c <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002414:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002418:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800241a:	2364      	movs	r3, #100	@ 0x64
 800241c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800241e:	2302      	movs	r3, #2
 8002420:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002422:	2302      	movs	r3, #2
 8002424:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002426:	2302      	movs	r3, #2
 8002428:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800242a:	2301      	movs	r3, #1
 800242c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800242e:	f107 0310 	add.w	r3, r7, #16
 8002432:	4618      	mov	r0, r3
 8002434:	f006 f8fc 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 800243e:	f7ff fb1d 	bl	8001a7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8002442:	4b18      	ldr	r3, [pc, #96]	@ (80024a4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002446:	4a17      	ldr	r2, [pc, #92]	@ (80024a4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002448:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800244c:	6413      	str	r3, [r2, #64]	@ 0x40
 800244e:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800245a:	4b12      	ldr	r3, [pc, #72]	@ (80024a4 <HAL_SPDIFRX_MspInit+0xc0>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	4a11      	ldr	r2, [pc, #68]	@ (80024a4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002460:	f043 0308 	orr.w	r3, r3, #8
 8002464:	6313      	str	r3, [r2, #48]	@ 0x30
 8002466:	4b0f      	ldr	r3, [pc, #60]	@ (80024a4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246a:	f003 0308 	and.w	r3, r3, #8
 800246e:	60bb      	str	r3, [r7, #8]
 8002470:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8002472:	2380      	movs	r3, #128	@ 0x80
 8002474:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002478:	2302      	movs	r3, #2
 800247a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247e:	2300      	movs	r3, #0
 8002480:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002484:	2300      	movs	r3, #0
 8002486:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800248a:	2308      	movs	r3, #8
 800248c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8002490:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002494:	4619      	mov	r1, r3
 8002496:	4804      	ldr	r0, [pc, #16]	@ (80024a8 <HAL_SPDIFRX_MspInit+0xc4>)
 8002498:	f002 fbb8 	bl	8004c0c <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 800249c:	bf00      	nop
 800249e:	37a8      	adds	r7, #168	@ 0xa8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40023800 	.word	0x40023800
 80024a8:	40020c00 	.word	0x40020c00

080024ac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b08a      	sub	sp, #40	@ 0x28
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b4:	f107 0314 	add.w	r3, r7, #20
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	605a      	str	r2, [r3, #4]
 80024be:	609a      	str	r2, [r3, #8]
 80024c0:	60da      	str	r2, [r3, #12]
 80024c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a25      	ldr	r2, [pc, #148]	@ (8002560 <HAL_SPI_MspInit+0xb4>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d144      	bne.n	8002558 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80024ce:	4b25      	ldr	r3, [pc, #148]	@ (8002564 <HAL_SPI_MspInit+0xb8>)
 80024d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d2:	4a24      	ldr	r2, [pc, #144]	@ (8002564 <HAL_SPI_MspInit+0xb8>)
 80024d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80024da:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <HAL_SPI_MspInit+0xb8>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024e2:	613b      	str	r3, [r7, #16]
 80024e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80024e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002564 <HAL_SPI_MspInit+0xb8>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	4a1e      	ldr	r2, [pc, #120]	@ (8002564 <HAL_SPI_MspInit+0xb8>)
 80024ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002564 <HAL_SPI_MspInit+0xb8>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fe:	4b19      	ldr	r3, [pc, #100]	@ (8002564 <HAL_SPI_MspInit+0xb8>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	4a18      	ldr	r2, [pc, #96]	@ (8002564 <HAL_SPI_MspInit+0xb8>)
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	6313      	str	r3, [r2, #48]	@ 0x30
 800250a:	4b16      	ldr	r3, [pc, #88]	@ (8002564 <HAL_SPI_MspInit+0xb8>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	60bb      	str	r3, [r7, #8]
 8002514:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8002516:	2302      	movs	r3, #2
 8002518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251a:	2302      	movs	r3, #2
 800251c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251e:	2300      	movs	r3, #0
 8002520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002522:	2300      	movs	r3, #0
 8002524:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002526:	2305      	movs	r3, #5
 8002528:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800252a:	f107 0314 	add.w	r3, r7, #20
 800252e:	4619      	mov	r1, r3
 8002530:	480d      	ldr	r0, [pc, #52]	@ (8002568 <HAL_SPI_MspInit+0xbc>)
 8002532:	f002 fb6b 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002536:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800253a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253c:	2302      	movs	r3, #2
 800253e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002540:	2300      	movs	r3, #0
 8002542:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002544:	2300      	movs	r3, #0
 8002546:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002548:	2305      	movs	r3, #5
 800254a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800254c:	f107 0314 	add.w	r3, r7, #20
 8002550:	4619      	mov	r1, r3
 8002552:	4806      	ldr	r0, [pc, #24]	@ (800256c <HAL_SPI_MspInit+0xc0>)
 8002554:	f002 fb5a 	bl	8004c0c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002558:	bf00      	nop
 800255a:	3728      	adds	r7, #40	@ 0x28
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40003800 	.word	0x40003800
 8002564:	40023800 	.word	0x40023800
 8002568:	40022000 	.word	0x40022000
 800256c:	40020400 	.word	0x40020400

08002570 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002570:	b480      	push	{r7}
 8002572:	b089      	sub	sp, #36	@ 0x24
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a2e      	ldr	r2, [pc, #184]	@ (8002638 <HAL_TIM_Base_MspInit+0xc8>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d10c      	bne.n	800259c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002582:	4b2e      	ldr	r3, [pc, #184]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	4a2d      	ldr	r2, [pc, #180]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 8002588:	f043 0301 	orr.w	r3, r3, #1
 800258c:	6453      	str	r3, [r2, #68]	@ 0x44
 800258e:	4b2b      	ldr	r3, [pc, #172]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 8002590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	61fb      	str	r3, [r7, #28]
 8002598:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800259a:	e046      	b.n	800262a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025a4:	d10c      	bne.n	80025c0 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025a6:	4b25      	ldr	r3, [pc, #148]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	4a24      	ldr	r2, [pc, #144]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025b2:	4b22      	ldr	r3, [pc, #136]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	69bb      	ldr	r3, [r7, #24]
}
 80025be:	e034      	b.n	800262a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002640 <HAL_TIM_Base_MspInit+0xd0>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d10c      	bne.n	80025e4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025ca:	4b1c      	ldr	r3, [pc, #112]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	4a1b      	ldr	r2, [pc, #108]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 80025d0:	f043 0302 	orr.w	r3, r3, #2
 80025d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025d6:	4b19      	ldr	r3, [pc, #100]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	697b      	ldr	r3, [r7, #20]
}
 80025e2:	e022      	b.n	800262a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a16      	ldr	r2, [pc, #88]	@ (8002644 <HAL_TIM_Base_MspInit+0xd4>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d10c      	bne.n	8002608 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80025ee:	4b13      	ldr	r3, [pc, #76]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	4a12      	ldr	r2, [pc, #72]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 80025f4:	f043 0308 	orr.w	r3, r3, #8
 80025f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025fa:	4b10      	ldr	r3, [pc, #64]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	693b      	ldr	r3, [r7, #16]
}
 8002606:	e010      	b.n	800262a <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a0e      	ldr	r2, [pc, #56]	@ (8002648 <HAL_TIM_Base_MspInit+0xd8>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d10b      	bne.n	800262a <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002612:	4b0a      	ldr	r3, [pc, #40]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002616:	4a09      	ldr	r2, [pc, #36]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 8002618:	f043 0302 	orr.w	r3, r3, #2
 800261c:	6453      	str	r3, [r2, #68]	@ 0x44
 800261e:	4b07      	ldr	r3, [pc, #28]	@ (800263c <HAL_TIM_Base_MspInit+0xcc>)
 8002620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
}
 800262a:	bf00      	nop
 800262c:	3724      	adds	r7, #36	@ 0x24
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	40010000 	.word	0x40010000
 800263c:	40023800 	.word	0x40023800
 8002640:	40000400 	.word	0x40000400
 8002644:	40000c00 	.word	0x40000c00
 8002648:	40010400 	.word	0x40010400

0800264c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a0a      	ldr	r2, [pc, #40]	@ (8002684 <HAL_TIM_PWM_MspInit+0x38>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d10b      	bne.n	8002676 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800265e:	4b0a      	ldr	r3, [pc, #40]	@ (8002688 <HAL_TIM_PWM_MspInit+0x3c>)
 8002660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002662:	4a09      	ldr	r2, [pc, #36]	@ (8002688 <HAL_TIM_PWM_MspInit+0x3c>)
 8002664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002668:	6413      	str	r3, [r2, #64]	@ 0x40
 800266a:	4b07      	ldr	r3, [pc, #28]	@ (8002688 <HAL_TIM_PWM_MspInit+0x3c>)
 800266c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 8002676:	bf00      	nop
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	40001800 	.word	0x40001800
 8002688:	40023800 	.word	0x40023800

0800268c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b08c      	sub	sp, #48	@ 0x30
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002694:	f107 031c 	add.w	r3, r7, #28
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]
 800269c:	605a      	str	r2, [r3, #4]
 800269e:	609a      	str	r2, [r3, #8]
 80026a0:	60da      	str	r2, [r3, #12]
 80026a2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a56      	ldr	r2, [pc, #344]	@ (8002804 <HAL_TIM_MspPostInit+0x178>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d11d      	bne.n	80026ea <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	4b56      	ldr	r3, [pc, #344]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	4a55      	ldr	r2, [pc, #340]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ba:	4b53      	ldr	r3, [pc, #332]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	61bb      	str	r3, [r7, #24]
 80026c4:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80026c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026cc:	2302      	movs	r3, #2
 80026ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d4:	2300      	movs	r3, #0
 80026d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80026d8:	2301      	movs	r3, #1
 80026da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80026dc:	f107 031c 	add.w	r3, r7, #28
 80026e0:	4619      	mov	r1, r3
 80026e2:	484a      	ldr	r0, [pc, #296]	@ (800280c <HAL_TIM_MspPostInit+0x180>)
 80026e4:	f002 fa92 	bl	8004c0c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80026e8:	e087      	b.n	80027fa <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026f2:	d11d      	bne.n	8002730 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f4:	4b44      	ldr	r3, [pc, #272]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 80026f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f8:	4a43      	ldr	r2, [pc, #268]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002700:	4b41      	ldr	r3, [pc, #260]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 8002702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800270c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002712:	2302      	movs	r3, #2
 8002714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002716:	2300      	movs	r3, #0
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800271a:	2300      	movs	r3, #0
 800271c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800271e:	2301      	movs	r3, #1
 8002720:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8002722:	f107 031c 	add.w	r3, r7, #28
 8002726:	4619      	mov	r1, r3
 8002728:	4838      	ldr	r0, [pc, #224]	@ (800280c <HAL_TIM_MspPostInit+0x180>)
 800272a:	f002 fa6f 	bl	8004c0c <HAL_GPIO_Init>
}
 800272e:	e064      	b.n	80027fa <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a36      	ldr	r2, [pc, #216]	@ (8002810 <HAL_TIM_MspPostInit+0x184>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d11c      	bne.n	8002774 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800273a:	4b33      	ldr	r3, [pc, #204]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273e:	4a32      	ldr	r2, [pc, #200]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 8002740:	f043 0302 	orr.w	r3, r3, #2
 8002744:	6313      	str	r3, [r2, #48]	@ 0x30
 8002746:	4b30      	ldr	r3, [pc, #192]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8002752:	2310      	movs	r3, #16
 8002754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002756:	2302      	movs	r3, #2
 8002758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275a:	2300      	movs	r3, #0
 800275c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275e:	2300      	movs	r3, #0
 8002760:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002762:	2302      	movs	r3, #2
 8002764:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8002766:	f107 031c 	add.w	r3, r7, #28
 800276a:	4619      	mov	r1, r3
 800276c:	4829      	ldr	r0, [pc, #164]	@ (8002814 <HAL_TIM_MspPostInit+0x188>)
 800276e:	f002 fa4d 	bl	8004c0c <HAL_GPIO_Init>
}
 8002772:	e042      	b.n	80027fa <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a27      	ldr	r2, [pc, #156]	@ (8002818 <HAL_TIM_MspPostInit+0x18c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d11c      	bne.n	80027b8 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800277e:	4b22      	ldr	r3, [pc, #136]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002782:	4a21      	ldr	r2, [pc, #132]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 8002784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002788:	6313      	str	r3, [r2, #48]	@ 0x30
 800278a:	4b1f      	ldr	r3, [pc, #124]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8002796:	2301      	movs	r3, #1
 8002798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279a:	2302      	movs	r3, #2
 800279c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279e:	2300      	movs	r3, #0
 80027a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a2:	2300      	movs	r3, #0
 80027a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80027a6:	2302      	movs	r3, #2
 80027a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 80027aa:	f107 031c 	add.w	r3, r7, #28
 80027ae:	4619      	mov	r1, r3
 80027b0:	481a      	ldr	r0, [pc, #104]	@ (800281c <HAL_TIM_MspPostInit+0x190>)
 80027b2:	f002 fa2b 	bl	8004c0c <HAL_GPIO_Init>
}
 80027b6:	e020      	b.n	80027fa <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a18      	ldr	r2, [pc, #96]	@ (8002820 <HAL_TIM_MspPostInit+0x194>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d11b      	bne.n	80027fa <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80027c2:	4b11      	ldr	r3, [pc, #68]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	4a10      	ldr	r2, [pc, #64]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 80027c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002808 <HAL_TIM_MspPostInit+0x17c>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027d6:	60bb      	str	r3, [r7, #8]
 80027d8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80027da:	2340      	movs	r3, #64	@ 0x40
 80027dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027de:	2302      	movs	r3, #2
 80027e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e6:	2300      	movs	r3, #0
 80027e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80027ea:	2309      	movs	r3, #9
 80027ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 80027ee:	f107 031c 	add.w	r3, r7, #28
 80027f2:	4619      	mov	r1, r3
 80027f4:	480b      	ldr	r0, [pc, #44]	@ (8002824 <HAL_TIM_MspPostInit+0x198>)
 80027f6:	f002 fa09 	bl	8004c0c <HAL_GPIO_Init>
}
 80027fa:	bf00      	nop
 80027fc:	3730      	adds	r7, #48	@ 0x30
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40010000 	.word	0x40010000
 8002808:	40023800 	.word	0x40023800
 800280c:	40020000 	.word	0x40020000
 8002810:	40000400 	.word	0x40000400
 8002814:	40020400 	.word	0x40020400
 8002818:	40000c00 	.word	0x40000c00
 800281c:	40022000 	.word	0x40022000
 8002820:	40001800 	.word	0x40001800
 8002824:	40021c00 	.word	0x40021c00

08002828 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b0ae      	sub	sp, #184	@ 0xb8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002830:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002840:	f107 0320 	add.w	r3, r7, #32
 8002844:	2284      	movs	r2, #132	@ 0x84
 8002846:	2100      	movs	r1, #0
 8002848:	4618      	mov	r0, r3
 800284a:	f011 fd9f 	bl	801438c <memset>
  if(huart->Instance==USART1)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a53      	ldr	r2, [pc, #332]	@ (80029a0 <HAL_UART_MspInit+0x178>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d15d      	bne.n	8002914 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002858:	2340      	movs	r3, #64	@ 0x40
 800285a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800285c:	2300      	movs	r3, #0
 800285e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002860:	f107 0320 	add.w	r3, r7, #32
 8002864:	4618      	mov	r0, r3
 8002866:	f005 fee3 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002870:	f7ff f904 	bl	8001a7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002874:	4b4b      	ldr	r3, [pc, #300]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 8002876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002878:	4a4a      	ldr	r2, [pc, #296]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 800287a:	f043 0310 	orr.w	r3, r3, #16
 800287e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002880:	4b48      	ldr	r3, [pc, #288]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 8002882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002884:	f003 0310 	and.w	r3, r3, #16
 8002888:	61fb      	str	r3, [r7, #28]
 800288a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800288c:	4b45      	ldr	r3, [pc, #276]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 800288e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002890:	4a44      	ldr	r2, [pc, #272]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 8002892:	f043 0302 	orr.w	r3, r3, #2
 8002896:	6313      	str	r3, [r2, #48]	@ 0x30
 8002898:	4b42      	ldr	r3, [pc, #264]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	61bb      	str	r3, [r7, #24]
 80028a2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a4:	4b3f      	ldr	r3, [pc, #252]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 80028a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a8:	4a3e      	ldr	r2, [pc, #248]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 80028aa:	f043 0301 	orr.w	r3, r3, #1
 80028ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b0:	4b3c      	ldr	r3, [pc, #240]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	617b      	str	r3, [r7, #20]
 80028ba:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80028bc:	2380      	movs	r3, #128	@ 0x80
 80028be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028d4:	2307      	movs	r3, #7
 80028d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80028da:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028de:	4619      	mov	r1, r3
 80028e0:	4831      	ldr	r0, [pc, #196]	@ (80029a8 <HAL_UART_MspInit+0x180>)
 80028e2:	f002 f993 	bl	8004c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80028e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ee:	2302      	movs	r3, #2
 80028f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f4:	2300      	movs	r3, #0
 80028f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fa:	2300      	movs	r3, #0
 80028fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002900:	2307      	movs	r3, #7
 8002902:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002906:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800290a:	4619      	mov	r1, r3
 800290c:	4827      	ldr	r0, [pc, #156]	@ (80029ac <HAL_UART_MspInit+0x184>)
 800290e:	f002 f97d 	bl	8004c0c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002912:	e040      	b.n	8002996 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a25      	ldr	r2, [pc, #148]	@ (80029b0 <HAL_UART_MspInit+0x188>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d13b      	bne.n	8002996 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800291e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002922:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002924:	2300      	movs	r3, #0
 8002926:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002928:	f107 0320 	add.w	r3, r7, #32
 800292c:	4618      	mov	r0, r3
 800292e:	f005 fe7f 	bl	8008630 <HAL_RCCEx_PeriphCLKConfig>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002938:	f7ff f8a0 	bl	8001a7c <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 800293c:	4b19      	ldr	r3, [pc, #100]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 800293e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002940:	4a18      	ldr	r2, [pc, #96]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 8002942:	f043 0320 	orr.w	r3, r3, #32
 8002946:	6453      	str	r3, [r2, #68]	@ 0x44
 8002948:	4b16      	ldr	r3, [pc, #88]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 800294a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294c:	f003 0320 	and.w	r3, r3, #32
 8002950:	613b      	str	r3, [r7, #16]
 8002952:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002954:	4b13      	ldr	r3, [pc, #76]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 8002956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002958:	4a12      	ldr	r2, [pc, #72]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 800295a:	f043 0304 	orr.w	r3, r3, #4
 800295e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002960:	4b10      	ldr	r3, [pc, #64]	@ (80029a4 <HAL_UART_MspInit+0x17c>)
 8002962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 800296c:	23c0      	movs	r3, #192	@ 0xc0
 800296e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002972:	2302      	movs	r3, #2
 8002974:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800297e:	2303      	movs	r3, #3
 8002980:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002984:	2308      	movs	r3, #8
 8002986:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800298a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800298e:	4619      	mov	r1, r3
 8002990:	4808      	ldr	r0, [pc, #32]	@ (80029b4 <HAL_UART_MspInit+0x18c>)
 8002992:	f002 f93b 	bl	8004c0c <HAL_GPIO_Init>
}
 8002996:	bf00      	nop
 8002998:	37b8      	adds	r7, #184	@ 0xb8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40011000 	.word	0x40011000
 80029a4:	40023800 	.word	0x40023800
 80029a8:	40020400 	.word	0x40020400
 80029ac:	40020000 	.word	0x40020000
 80029b0:	40011400 	.word	0x40011400
 80029b4:	40020800 	.word	0x40020800

080029b8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80029be:	1d3b      	adds	r3, r7, #4
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80029cc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ab8 <HAL_FMC_MspInit+0x100>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d16d      	bne.n	8002ab0 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80029d4:	4b38      	ldr	r3, [pc, #224]	@ (8002ab8 <HAL_FMC_MspInit+0x100>)
 80029d6:	2201      	movs	r2, #1
 80029d8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80029da:	4b38      	ldr	r3, [pc, #224]	@ (8002abc <HAL_FMC_MspInit+0x104>)
 80029dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029de:	4a37      	ldr	r2, [pc, #220]	@ (8002abc <HAL_FMC_MspInit+0x104>)
 80029e0:	f043 0301 	orr.w	r3, r3, #1
 80029e4:	6393      	str	r3, [r2, #56]	@ 0x38
 80029e6:	4b35      	ldr	r3, [pc, #212]	@ (8002abc <HAL_FMC_MspInit+0x104>)
 80029e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	603b      	str	r3, [r7, #0]
 80029f0:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80029f2:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80029f6:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f8:	2302      	movs	r3, #2
 80029fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a00:	2303      	movs	r3, #3
 8002a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a04:	230c      	movs	r3, #12
 8002a06:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a08:	1d3b      	adds	r3, r7, #4
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	482c      	ldr	r0, [pc, #176]	@ (8002ac0 <HAL_FMC_MspInit+0x108>)
 8002a0e:	f002 f8fd 	bl	8004c0c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002a12:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002a16:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a20:	2303      	movs	r3, #3
 8002a22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a24:	230c      	movs	r3, #12
 8002a26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002a28:	1d3b      	adds	r3, r7, #4
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4825      	ldr	r0, [pc, #148]	@ (8002ac4 <HAL_FMC_MspInit+0x10c>)
 8002a2e:	f002 f8ed 	bl	8004c0c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002a32:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002a36:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a40:	2303      	movs	r3, #3
 8002a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a44:	230c      	movs	r3, #12
 8002a46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a48:	1d3b      	adds	r3, r7, #4
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	481e      	ldr	r0, [pc, #120]	@ (8002ac8 <HAL_FMC_MspInit+0x110>)
 8002a4e:	f002 f8dd 	bl	8004c0c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002a52:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002a56:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a60:	2303      	movs	r3, #3
 8002a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a64:	230c      	movs	r3, #12
 8002a66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a68:	1d3b      	adds	r3, r7, #4
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4817      	ldr	r0, [pc, #92]	@ (8002acc <HAL_FMC_MspInit+0x114>)
 8002a6e:	f002 f8cd 	bl	8004c0c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002a72:	2328      	movs	r3, #40	@ 0x28
 8002a74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a76:	2302      	movs	r3, #2
 8002a78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002a82:	230c      	movs	r3, #12
 8002a84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002a86:	1d3b      	adds	r3, r7, #4
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4811      	ldr	r0, [pc, #68]	@ (8002ad0 <HAL_FMC_MspInit+0x118>)
 8002a8c:	f002 f8be 	bl	8004c0c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002a90:	2308      	movs	r3, #8
 8002a92:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a94:	2302      	movs	r3, #2
 8002a96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002aa0:	230c      	movs	r3, #12
 8002aa2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002aa4:	1d3b      	adds	r3, r7, #4
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	480a      	ldr	r0, [pc, #40]	@ (8002ad4 <HAL_FMC_MspInit+0x11c>)
 8002aaa:	f002 f8af 	bl	8004c0c <HAL_GPIO_Init>
 8002aae:	e000      	b.n	8002ab2 <HAL_FMC_MspInit+0xfa>
    return;
 8002ab0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	20000fe8 	.word	0x20000fe8
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	40021800 	.word	0x40021800
 8002ac8:	40020c00 	.word	0x40020c00
 8002acc:	40021400 	.word	0x40021400
 8002ad0:	40021c00 	.word	0x40021c00
 8002ad4:	40020800 	.word	0x40020800

08002ad8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002ae0:	f7ff ff6a 	bl	80029b8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002ae4:	bf00      	nop
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08a      	sub	sp, #40	@ 0x28
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a62      	ldr	r2, [pc, #392]	@ (8002c84 <HAL_SAI_MspInit+0x198>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d15c      	bne.n	8002bb8 <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002afe:	4b62      	ldr	r3, [pc, #392]	@ (8002c88 <HAL_SAI_MspInit+0x19c>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10b      	bne.n	8002b1e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002b06:	4b61      	ldr	r3, [pc, #388]	@ (8002c8c <HAL_SAI_MspInit+0x1a0>)
 8002b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0a:	4a60      	ldr	r2, [pc, #384]	@ (8002c8c <HAL_SAI_MspInit+0x1a0>)
 8002b0c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002b10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b12:	4b5e      	ldr	r3, [pc, #376]	@ (8002c8c <HAL_SAI_MspInit+0x1a0>)
 8002b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b1a:	613b      	str	r3, [r7, #16]
 8002b1c:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002b1e:	4b5a      	ldr	r3, [pc, #360]	@ (8002c88 <HAL_SAI_MspInit+0x19c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	3301      	adds	r3, #1
 8002b24:	4a58      	ldr	r2, [pc, #352]	@ (8002c88 <HAL_SAI_MspInit+0x19c>)
 8002b26:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002b28:	23f0      	movs	r3, #240	@ 0xf0
 8002b2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b34:	2300      	movs	r3, #0
 8002b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002b38:	230a      	movs	r3, #10
 8002b3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002b3c:	f107 0314 	add.w	r3, r7, #20
 8002b40:	4619      	mov	r1, r3
 8002b42:	4853      	ldr	r0, [pc, #332]	@ (8002c90 <HAL_SAI_MspInit+0x1a4>)
 8002b44:	f002 f862 	bl	8004c0c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002b48:	4b52      	ldr	r3, [pc, #328]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b4a:	4a53      	ldr	r2, [pc, #332]	@ (8002c98 <HAL_SAI_MspInit+0x1ac>)
 8002b4c:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002b4e:	4b51      	ldr	r3, [pc, #324]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b50:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002b54:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b56:	4b4f      	ldr	r3, [pc, #316]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b58:	2240      	movs	r2, #64	@ 0x40
 8002b5a:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b5c:	4b4d      	ldr	r3, [pc, #308]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002b62:	4b4c      	ldr	r3, [pc, #304]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b68:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b6a:	4b4a      	ldr	r3, [pc, #296]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b70:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b72:	4b48      	ldr	r3, [pc, #288]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b78:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002b7a:	4b46      	ldr	r3, [pc, #280]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b80:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002b82:	4b44      	ldr	r3, [pc, #272]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b84:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b88:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b8a:	4b42      	ldr	r3, [pc, #264]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002b90:	4840      	ldr	r0, [pc, #256]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002b92:	f000 ff7d 	bl	8003a90 <HAL_DMA_Init>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002b9c:	f7fe ff6e 	bl	8001a7c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a3c      	ldr	r2, [pc, #240]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002ba4:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ba6:	4a3b      	ldr	r2, [pc, #236]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a39      	ldr	r2, [pc, #228]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002bb0:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002bb2:	4a38      	ldr	r2, [pc, #224]	@ (8002c94 <HAL_SAI_MspInit+0x1a8>)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a37      	ldr	r2, [pc, #220]	@ (8002c9c <HAL_SAI_MspInit+0x1b0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d15c      	bne.n	8002c7c <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002bc2:	4b31      	ldr	r3, [pc, #196]	@ (8002c88 <HAL_SAI_MspInit+0x19c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10b      	bne.n	8002be2 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002bca:	4b30      	ldr	r3, [pc, #192]	@ (8002c8c <HAL_SAI_MspInit+0x1a0>)
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bce:	4a2f      	ldr	r2, [pc, #188]	@ (8002c8c <HAL_SAI_MspInit+0x1a0>)
 8002bd0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002bd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8002c8c <HAL_SAI_MspInit+0x1a0>)
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002be2:	4b29      	ldr	r3, [pc, #164]	@ (8002c88 <HAL_SAI_MspInit+0x19c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	3301      	adds	r3, #1
 8002be8:	4a27      	ldr	r2, [pc, #156]	@ (8002c88 <HAL_SAI_MspInit+0x19c>)
 8002bea:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002bec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002bfe:	230a      	movs	r3, #10
 8002c00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002c02:	f107 0314 	add.w	r3, r7, #20
 8002c06:	4619      	mov	r1, r3
 8002c08:	4825      	ldr	r0, [pc, #148]	@ (8002ca0 <HAL_SAI_MspInit+0x1b4>)
 8002c0a:	f001 ffff 	bl	8004c0c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002c0e:	4b25      	ldr	r3, [pc, #148]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c10:	4a25      	ldr	r2, [pc, #148]	@ (8002ca8 <HAL_SAI_MspInit+0x1bc>)
 8002c12:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002c14:	4b23      	ldr	r3, [pc, #140]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c16:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002c1a:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c1c:	4b21      	ldr	r3, [pc, #132]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c22:	4b20      	ldr	r3, [pc, #128]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002c28:	4b1e      	ldr	r3, [pc, #120]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c2e:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c30:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c36:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c38:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c3e:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002c40:	4b18      	ldr	r3, [pc, #96]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c46:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002c48:	4b16      	ldr	r3, [pc, #88]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002c54:	4813      	ldr	r0, [pc, #76]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c56:	f000 ff1b 	bl	8003a90 <HAL_DMA_Init>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002c60:	f7fe ff0c 	bl	8001a7c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a0f      	ldr	r2, [pc, #60]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c68:	671a      	str	r2, [r3, #112]	@ 0x70
 8002c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a0c      	ldr	r2, [pc, #48]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c74:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002c76:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca4 <HAL_SAI_MspInit+0x1b8>)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002c7c:	bf00      	nop
 8002c7e:	3728      	adds	r7, #40	@ 0x28
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40015c04 	.word	0x40015c04
 8002c88:	20000fec 	.word	0x20000fec
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	40022000 	.word	0x40022000
 8002c94:	20000adc 	.word	0x20000adc
 8002c98:	40026470 	.word	0x40026470
 8002c9c:	40015c24 	.word	0x40015c24
 8002ca0:	40021800 	.word	0x40021800
 8002ca4:	20000b3c 	.word	0x20000b3c
 8002ca8:	400264a0 	.word	0x400264a0

08002cac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b08e      	sub	sp, #56	@ 0x38
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002cbc:	4b33      	ldr	r3, [pc, #204]	@ (8002d8c <HAL_InitTick+0xe0>)
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc0:	4a32      	ldr	r2, [pc, #200]	@ (8002d8c <HAL_InitTick+0xe0>)
 8002cc2:	f043 0310 	orr.w	r3, r3, #16
 8002cc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cc8:	4b30      	ldr	r3, [pc, #192]	@ (8002d8c <HAL_InitTick+0xe0>)
 8002cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ccc:	f003 0310 	and.w	r3, r3, #16
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002cd4:	f107 0210 	add.w	r2, r7, #16
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	4611      	mov	r1, r2
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f005 fc74 	bl	80085cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002ce4:	6a3b      	ldr	r3, [r7, #32]
 8002ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d103      	bne.n	8002cf6 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002cee:	f005 fc45 	bl	800857c <HAL_RCC_GetPCLK1Freq>
 8002cf2:	6378      	str	r0, [r7, #52]	@ 0x34
 8002cf4:	e004      	b.n	8002d00 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002cf6:	f005 fc41 	bl	800857c <HAL_RCC_GetPCLK1Freq>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d02:	4a23      	ldr	r2, [pc, #140]	@ (8002d90 <HAL_InitTick+0xe4>)
 8002d04:	fba2 2303 	umull	r2, r3, r2, r3
 8002d08:	0c9b      	lsrs	r3, r3, #18
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002d0e:	4b21      	ldr	r3, [pc, #132]	@ (8002d94 <HAL_InitTick+0xe8>)
 8002d10:	4a21      	ldr	r2, [pc, #132]	@ (8002d98 <HAL_InitTick+0xec>)
 8002d12:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002d14:	4b1f      	ldr	r3, [pc, #124]	@ (8002d94 <HAL_InitTick+0xe8>)
 8002d16:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d1a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8002d94 <HAL_InitTick+0xe8>)
 8002d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d20:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002d22:	4b1c      	ldr	r3, [pc, #112]	@ (8002d94 <HAL_InitTick+0xe8>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d28:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <HAL_InitTick+0xe8>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d2e:	4b19      	ldr	r3, [pc, #100]	@ (8002d94 <HAL_InitTick+0xe8>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002d34:	4817      	ldr	r0, [pc, #92]	@ (8002d94 <HAL_InitTick+0xe8>)
 8002d36:	f008 fa6a 	bl	800b20e <HAL_TIM_Base_Init>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002d40:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d11b      	bne.n	8002d80 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002d48:	4812      	ldr	r0, [pc, #72]	@ (8002d94 <HAL_InitTick+0xe8>)
 8002d4a:	f008 fab7 	bl	800b2bc <HAL_TIM_Base_Start_IT>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002d54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d111      	bne.n	8002d80 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d5c:	2036      	movs	r0, #54	@ 0x36
 8002d5e:	f000 fca5 	bl	80036ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b0f      	cmp	r3, #15
 8002d66:	d808      	bhi.n	8002d7a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002d68:	2200      	movs	r2, #0
 8002d6a:	6879      	ldr	r1, [r7, #4]
 8002d6c:	2036      	movs	r0, #54	@ 0x36
 8002d6e:	f000 fc81 	bl	8003674 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d72:	4a0a      	ldr	r2, [pc, #40]	@ (8002d9c <HAL_InitTick+0xf0>)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6013      	str	r3, [r2, #0]
 8002d78:	e002      	b.n	8002d80 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002d80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3738      	adds	r7, #56	@ 0x38
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	431bde83 	.word	0x431bde83
 8002d94:	20000ff0 	.word	0x20000ff0
 8002d98:	40001000 	.word	0x40001000
 8002d9c:	20000004 	.word	0x20000004

08002da0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002da4:	bf00      	nop
 8002da6:	e7fd      	b.n	8002da4 <NMI_Handler+0x4>

08002da8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dac:	bf00      	nop
 8002dae:	e7fd      	b.n	8002dac <HardFault_Handler+0x4>

08002db0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002db4:	bf00      	nop
 8002db6:	e7fd      	b.n	8002db4 <MemManage_Handler+0x4>

08002db8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dbc:	bf00      	nop
 8002dbe:	e7fd      	b.n	8002dbc <BusFault_Handler+0x4>

08002dc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dc4:	bf00      	nop
 8002dc6:	e7fd      	b.n	8002dc4 <UsageFault_Handler+0x4>

08002dc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dcc:	bf00      	nop
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
	...

08002dd8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ddc:	4802      	ldr	r0, [pc, #8]	@ (8002de8 <TIM6_DAC_IRQHandler+0x10>)
 8002dde:	f008 fb3c 	bl	800b45a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20000ff0 	.word	0x20000ff0

08002dec <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8002df0:	4802      	ldr	r0, [pc, #8]	@ (8002dfc <DMA2_Stream4_IRQHandler+0x10>)
 8002df2:	f000 ff5b 	bl	8003cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	20000adc 	.word	0x20000adc

08002e00 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002e04:	4802      	ldr	r0, [pc, #8]	@ (8002e10 <OTG_FS_IRQHandler+0x10>)
 8002e06:	f002 fb9b 	bl	8005540 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20009590 	.word	0x20009590

08002e14 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8002e18:	4802      	ldr	r0, [pc, #8]	@ (8002e24 <DMA2_Stream6_IRQHandler+0x10>)
 8002e1a:	f000 ff47 	bl	8003cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002e1e:	bf00      	nop
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	20000b3c 	.word	0x20000b3c

08002e28 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002e2c:	4802      	ldr	r0, [pc, #8]	@ (8002e38 <LTDC_IRQHandler+0x10>)
 8002e2e:	f004 fbab 	bl	8007588 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002e32:	bf00      	nop
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	200008c0 	.word	0x200008c0

08002e3c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002e40:	4802      	ldr	r0, [pc, #8]	@ (8002e4c <DMA2D_IRQHandler+0x10>)
 8002e42:	f001 f9f3 	bl	800422c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002e46:	bf00      	nop
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000728 	.word	0x20000728

08002e50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b086      	sub	sp, #24
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e58:	4a14      	ldr	r2, [pc, #80]	@ (8002eac <_sbrk+0x5c>)
 8002e5a:	4b15      	ldr	r3, [pc, #84]	@ (8002eb0 <_sbrk+0x60>)
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e64:	4b13      	ldr	r3, [pc, #76]	@ (8002eb4 <_sbrk+0x64>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d102      	bne.n	8002e72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e6c:	4b11      	ldr	r3, [pc, #68]	@ (8002eb4 <_sbrk+0x64>)
 8002e6e:	4a12      	ldr	r2, [pc, #72]	@ (8002eb8 <_sbrk+0x68>)
 8002e70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e72:	4b10      	ldr	r3, [pc, #64]	@ (8002eb4 <_sbrk+0x64>)
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4413      	add	r3, r2
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d207      	bcs.n	8002e90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e80:	f011 fa9c 	bl	80143bc <__errno>
 8002e84:	4603      	mov	r3, r0
 8002e86:	220c      	movs	r2, #12
 8002e88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e8e:	e009      	b.n	8002ea4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e90:	4b08      	ldr	r3, [pc, #32]	@ (8002eb4 <_sbrk+0x64>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e96:	4b07      	ldr	r3, [pc, #28]	@ (8002eb4 <_sbrk+0x64>)
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	4a05      	ldr	r2, [pc, #20]	@ (8002eb4 <_sbrk+0x64>)
 8002ea0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3718      	adds	r7, #24
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	20050000 	.word	0x20050000
 8002eb0:	00000400 	.word	0x00000400
 8002eb4:	2000103c 	.word	0x2000103c
 8002eb8:	20009ab8 	.word	0x20009ab8

08002ebc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ec0:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <SystemInit+0x20>)
 8002ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ec6:	4a05      	ldr	r2, [pc, #20]	@ (8002edc <SystemInit+0x20>)
 8002ec8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ecc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ed0:	bf00      	nop
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	e000ed00 	.word	0xe000ed00

08002ee0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ee0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f18 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ee4:	f7ff ffea 	bl	8002ebc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ee8:	480c      	ldr	r0, [pc, #48]	@ (8002f1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002eea:	490d      	ldr	r1, [pc, #52]	@ (8002f20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002eec:	4a0d      	ldr	r2, [pc, #52]	@ (8002f24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ef0:	e002      	b.n	8002ef8 <LoopCopyDataInit>

08002ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ef6:	3304      	adds	r3, #4

08002ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002efc:	d3f9      	bcc.n	8002ef2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002efe:	4a0a      	ldr	r2, [pc, #40]	@ (8002f28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f00:	4c0a      	ldr	r4, [pc, #40]	@ (8002f2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f04:	e001      	b.n	8002f0a <LoopFillZerobss>

08002f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f08:	3204      	adds	r2, #4

08002f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f0c:	d3fb      	bcc.n	8002f06 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002f0e:	f011 fa5b 	bl	80143c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f12:	f7fd fb47 	bl	80005a4 <main>
  bx  lr    
 8002f16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f18:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f20:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002f24:	0801459c 	.word	0x0801459c
  ldr r2, =_sbss
 8002f28:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 8002f2c:	20009ab8 	.word	0x20009ab8

08002f30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f30:	e7fe      	b.n	8002f30 <ADC_IRQHandler>

08002f32 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f36:	2003      	movs	r0, #3
 8002f38:	f000 fb91 	bl	800365e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	f7ff feb5 	bl	8002cac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f42:	f7fe fda1 	bl	8001a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f50:	4b06      	ldr	r3, [pc, #24]	@ (8002f6c <HAL_IncTick+0x20>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	461a      	mov	r2, r3
 8002f56:	4b06      	ldr	r3, [pc, #24]	@ (8002f70 <HAL_IncTick+0x24>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	4a04      	ldr	r2, [pc, #16]	@ (8002f70 <HAL_IncTick+0x24>)
 8002f5e:	6013      	str	r3, [r2, #0]
}
 8002f60:	bf00      	nop
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	20000008 	.word	0x20000008
 8002f70:	20001040 	.word	0x20001040

08002f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  return uwTick;
 8002f78:	4b03      	ldr	r3, [pc, #12]	@ (8002f88 <HAL_GetTick+0x14>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	20001040 	.word	0x20001040

08002f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f94:	f7ff ffee 	bl	8002f74 <HAL_GetTick>
 8002f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002fa4:	d005      	beq.n	8002fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd0 <HAL_Delay+0x44>)
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	461a      	mov	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4413      	add	r3, r2
 8002fb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fb2:	bf00      	nop
 8002fb4:	f7ff ffde 	bl	8002f74 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d8f7      	bhi.n	8002fb4 <HAL_Delay+0x28>
  {
  }
}
 8002fc4:	bf00      	nop
 8002fc6:	bf00      	nop
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	20000008 	.word	0x20000008

08002fd4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e031      	b.n	800304e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d109      	bne.n	8003006 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7fe fd70 	bl	8001ad8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300a:	f003 0310 	and.w	r3, r3, #16
 800300e:	2b00      	cmp	r3, #0
 8003010:	d116      	bne.n	8003040 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003016:	4b10      	ldr	r3, [pc, #64]	@ (8003058 <HAL_ADC_Init+0x84>)
 8003018:	4013      	ands	r3, r2
 800301a:	f043 0202 	orr.w	r2, r3, #2
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f974 	bl	8003310 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	f023 0303 	bic.w	r3, r3, #3
 8003036:	f043 0201 	orr.w	r2, r3, #1
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	641a      	str	r2, [r3, #64]	@ 0x40
 800303e:	e001      	b.n	8003044 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800304c:	7bfb      	ldrb	r3, [r7, #15]
}
 800304e:	4618      	mov	r0, r3
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	ffffeefd 	.word	0xffffeefd

0800305c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003066:	2300      	movs	r3, #0
 8003068:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003070:	2b01      	cmp	r3, #1
 8003072:	d101      	bne.n	8003078 <HAL_ADC_ConfigChannel+0x1c>
 8003074:	2302      	movs	r3, #2
 8003076:	e13a      	b.n	80032ee <HAL_ADC_ConfigChannel+0x292>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2b09      	cmp	r3, #9
 8003086:	d93a      	bls.n	80030fe <HAL_ADC_ConfigChannel+0xa2>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003090:	d035      	beq.n	80030fe <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68d9      	ldr	r1, [r3, #12]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	b29b      	uxth	r3, r3
 800309e:	461a      	mov	r2, r3
 80030a0:	4613      	mov	r3, r2
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	4413      	add	r3, r2
 80030a6:	3b1e      	subs	r3, #30
 80030a8:	2207      	movs	r2, #7
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43da      	mvns	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	400a      	ands	r2, r1
 80030b6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a8f      	ldr	r2, [pc, #572]	@ (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d10a      	bne.n	80030d8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68d9      	ldr	r1, [r3, #12]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	061a      	lsls	r2, r3, #24
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	430a      	orrs	r2, r1
 80030d4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030d6:	e039      	b.n	800314c <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68d9      	ldr	r1, [r3, #12]
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	689a      	ldr	r2, [r3, #8]
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	4618      	mov	r0, r3
 80030ea:	4603      	mov	r3, r0
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	4403      	add	r3, r0
 80030f0:	3b1e      	subs	r3, #30
 80030f2:	409a      	lsls	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030fc:	e026      	b.n	800314c <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6919      	ldr	r1, [r3, #16]
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	b29b      	uxth	r3, r3
 800310a:	461a      	mov	r2, r3
 800310c:	4613      	mov	r3, r2
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	4413      	add	r3, r2
 8003112:	f003 031f 	and.w	r3, r3, #31
 8003116:	2207      	movs	r2, #7
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	43da      	mvns	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	400a      	ands	r2, r1
 8003124:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	6919      	ldr	r1, [r3, #16]
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	b29b      	uxth	r3, r3
 8003136:	4618      	mov	r0, r3
 8003138:	4603      	mov	r3, r0
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	4403      	add	r3, r0
 800313e:	f003 031f 	and.w	r3, r3, #31
 8003142:	409a      	lsls	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	2b06      	cmp	r3, #6
 8003152:	d824      	bhi.n	800319e <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	4613      	mov	r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	4413      	add	r3, r2
 8003164:	3b05      	subs	r3, #5
 8003166:	221f      	movs	r2, #31
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	43da      	mvns	r2, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	400a      	ands	r2, r1
 8003174:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	b29b      	uxth	r3, r3
 8003182:	4618      	mov	r0, r3
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	4413      	add	r3, r2
 800318e:	3b05      	subs	r3, #5
 8003190:	fa00 f203 	lsl.w	r2, r0, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	430a      	orrs	r2, r1
 800319a:	635a      	str	r2, [r3, #52]	@ 0x34
 800319c:	e04c      	b.n	8003238 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b0c      	cmp	r3, #12
 80031a4:	d824      	bhi.n	80031f0 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685a      	ldr	r2, [r3, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	4413      	add	r3, r2
 80031b6:	3b23      	subs	r3, #35	@ 0x23
 80031b8:	221f      	movs	r2, #31
 80031ba:	fa02 f303 	lsl.w	r3, r2, r3
 80031be:	43da      	mvns	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	400a      	ands	r2, r1
 80031c6:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	4618      	mov	r0, r3
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	4613      	mov	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	4413      	add	r3, r2
 80031e0:	3b23      	subs	r3, #35	@ 0x23
 80031e2:	fa00 f203 	lsl.w	r2, r0, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80031ee:	e023      	b.n	8003238 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685a      	ldr	r2, [r3, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	3b41      	subs	r3, #65	@ 0x41
 8003202:	221f      	movs	r2, #31
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	43da      	mvns	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	400a      	ands	r2, r1
 8003210:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	b29b      	uxth	r3, r3
 800321e:	4618      	mov	r0, r3
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	3b41      	subs	r3, #65	@ 0x41
 800322c:	fa00 f203 	lsl.w	r2, r0, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a30      	ldr	r2, [pc, #192]	@ (8003300 <HAL_ADC_ConfigChannel+0x2a4>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d10a      	bne.n	8003258 <HAL_ADC_ConfigChannel+0x1fc>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800324a:	d105      	bne.n	8003258 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800324c:	4b2d      	ldr	r3, [pc, #180]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	4a2c      	ldr	r2, [pc, #176]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 8003252:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003256:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a28      	ldr	r2, [pc, #160]	@ (8003300 <HAL_ADC_ConfigChannel+0x2a4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d10f      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x226>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2b12      	cmp	r3, #18
 8003268:	d10b      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800326a:	4b26      	ldr	r3, [pc, #152]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	4a25      	ldr	r2, [pc, #148]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 8003270:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003274:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003276:	4b23      	ldr	r3, [pc, #140]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	4a22      	ldr	r2, [pc, #136]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 800327c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003280:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a1e      	ldr	r2, [pc, #120]	@ (8003300 <HAL_ADC_ConfigChannel+0x2a4>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d12b      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x288>
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a1a      	ldr	r2, [pc, #104]	@ (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d003      	beq.n	800329e <HAL_ADC_ConfigChannel+0x242>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2b11      	cmp	r3, #17
 800329c:	d122      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800329e:	4b19      	ldr	r3, [pc, #100]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	4a18      	ldr	r2, [pc, #96]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 80032a4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80032a8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80032aa:	4b16      	ldr	r3, [pc, #88]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	4a15      	ldr	r2, [pc, #84]	@ (8003304 <HAL_ADC_ConfigChannel+0x2a8>)
 80032b0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032b4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a10      	ldr	r2, [pc, #64]	@ (80032fc <HAL_ADC_ConfigChannel+0x2a0>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d111      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80032c0:	4b11      	ldr	r3, [pc, #68]	@ (8003308 <HAL_ADC_ConfigChannel+0x2ac>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a11      	ldr	r2, [pc, #68]	@ (800330c <HAL_ADC_ConfigChannel+0x2b0>)
 80032c6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ca:	0c9a      	lsrs	r2, r3, #18
 80032cc:	4613      	mov	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	4413      	add	r3, r2
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80032d6:	e002      	b.n	80032de <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	3b01      	subs	r3, #1
 80032dc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1f9      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	10000012 	.word	0x10000012
 8003300:	40012000 	.word	0x40012000
 8003304:	40012300 	.word	0x40012300
 8003308:	20000000 	.word	0x20000000
 800330c:	431bde83 	.word	0x431bde83

08003310 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003318:	4b78      	ldr	r3, [pc, #480]	@ (80034fc <ADC_Init+0x1ec>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	4a77      	ldr	r2, [pc, #476]	@ (80034fc <ADC_Init+0x1ec>)
 800331e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003322:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003324:	4b75      	ldr	r3, [pc, #468]	@ (80034fc <ADC_Init+0x1ec>)
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	4973      	ldr	r1, [pc, #460]	@ (80034fc <ADC_Init+0x1ec>)
 800332e:	4313      	orrs	r3, r2
 8003330:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003340:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6859      	ldr	r1, [r3, #4]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	021a      	lsls	r2, r3, #8
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003364:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	430a      	orrs	r2, r1
 8003376:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689a      	ldr	r2, [r3, #8]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003386:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6899      	ldr	r1, [r3, #8]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339e:	4a58      	ldr	r2, [pc, #352]	@ (8003500 <ADC_Init+0x1f0>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d022      	beq.n	80033ea <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	6899      	ldr	r1, [r3, #8]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6899      	ldr	r1, [r3, #8]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	609a      	str	r2, [r3, #8]
 80033e8:	e00f      	b.n	800340a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003408:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0202 	bic.w	r2, r2, #2
 8003418:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6899      	ldr	r1, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	005a      	lsls	r2, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d01b      	beq.n	8003470 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003446:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003456:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6859      	ldr	r1, [r3, #4]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003462:	3b01      	subs	r3, #1
 8003464:	035a      	lsls	r2, r3, #13
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	605a      	str	r2, [r3, #4]
 800346e:	e007      	b.n	8003480 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800347e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800348e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	3b01      	subs	r3, #1
 800349c:	051a      	lsls	r2, r3, #20
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80034b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6899      	ldr	r1, [r3, #8]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80034c2:	025a      	lsls	r2, r3, #9
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6899      	ldr	r1, [r3, #8]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	029a      	lsls	r2, r3, #10
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	609a      	str	r2, [r3, #8]
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	40012300 	.word	0x40012300
 8003500:	0f000001 	.word	0x0f000001

08003504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f003 0307 	and.w	r3, r3, #7
 8003512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003514:	4b0b      	ldr	r3, [pc, #44]	@ (8003544 <__NVIC_SetPriorityGrouping+0x40>)
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003520:	4013      	ands	r3, r2
 8003522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800352c:	4b06      	ldr	r3, [pc, #24]	@ (8003548 <__NVIC_SetPriorityGrouping+0x44>)
 800352e:	4313      	orrs	r3, r2
 8003530:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003532:	4a04      	ldr	r2, [pc, #16]	@ (8003544 <__NVIC_SetPriorityGrouping+0x40>)
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	60d3      	str	r3, [r2, #12]
}
 8003538:	bf00      	nop
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	e000ed00 	.word	0xe000ed00
 8003548:	05fa0000 	.word	0x05fa0000

0800354c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003550:	4b04      	ldr	r3, [pc, #16]	@ (8003564 <__NVIC_GetPriorityGrouping+0x18>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	0a1b      	lsrs	r3, r3, #8
 8003556:	f003 0307 	and.w	r3, r3, #7
}
 800355a:	4618      	mov	r0, r3
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	e000ed00 	.word	0xe000ed00

08003568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	2b00      	cmp	r3, #0
 8003578:	db0b      	blt.n	8003592 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800357a:	79fb      	ldrb	r3, [r7, #7]
 800357c:	f003 021f 	and.w	r2, r3, #31
 8003580:	4907      	ldr	r1, [pc, #28]	@ (80035a0 <__NVIC_EnableIRQ+0x38>)
 8003582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003586:	095b      	lsrs	r3, r3, #5
 8003588:	2001      	movs	r0, #1
 800358a:	fa00 f202 	lsl.w	r2, r0, r2
 800358e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003592:	bf00      	nop
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	e000e100 	.word	0xe000e100

080035a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	4603      	mov	r3, r0
 80035ac:	6039      	str	r1, [r7, #0]
 80035ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	db0a      	blt.n	80035ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	b2da      	uxtb	r2, r3
 80035bc:	490c      	ldr	r1, [pc, #48]	@ (80035f0 <__NVIC_SetPriority+0x4c>)
 80035be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c2:	0112      	lsls	r2, r2, #4
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	440b      	add	r3, r1
 80035c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035cc:	e00a      	b.n	80035e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	4908      	ldr	r1, [pc, #32]	@ (80035f4 <__NVIC_SetPriority+0x50>)
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	3b04      	subs	r3, #4
 80035dc:	0112      	lsls	r2, r2, #4
 80035de:	b2d2      	uxtb	r2, r2
 80035e0:	440b      	add	r3, r1
 80035e2:	761a      	strb	r2, [r3, #24]
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	e000e100 	.word	0xe000e100
 80035f4:	e000ed00 	.word	0xe000ed00

080035f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b089      	sub	sp, #36	@ 0x24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	f1c3 0307 	rsb	r3, r3, #7
 8003612:	2b04      	cmp	r3, #4
 8003614:	bf28      	it	cs
 8003616:	2304      	movcs	r3, #4
 8003618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	3304      	adds	r3, #4
 800361e:	2b06      	cmp	r3, #6
 8003620:	d902      	bls.n	8003628 <NVIC_EncodePriority+0x30>
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	3b03      	subs	r3, #3
 8003626:	e000      	b.n	800362a <NVIC_EncodePriority+0x32>
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800362c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	fa02 f303 	lsl.w	r3, r2, r3
 8003636:	43da      	mvns	r2, r3
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	401a      	ands	r2, r3
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003640:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	fa01 f303 	lsl.w	r3, r1, r3
 800364a:	43d9      	mvns	r1, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003650:	4313      	orrs	r3, r2
         );
}
 8003652:	4618      	mov	r0, r3
 8003654:	3724      	adds	r7, #36	@ 0x24
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7ff ff4c 	bl	8003504 <__NVIC_SetPriorityGrouping>
}
 800366c:	bf00      	nop
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
 8003680:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003682:	2300      	movs	r3, #0
 8003684:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003686:	f7ff ff61 	bl	800354c <__NVIC_GetPriorityGrouping>
 800368a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	68b9      	ldr	r1, [r7, #8]
 8003690:	6978      	ldr	r0, [r7, #20]
 8003692:	f7ff ffb1 	bl	80035f8 <NVIC_EncodePriority>
 8003696:	4602      	mov	r2, r0
 8003698:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800369c:	4611      	mov	r1, r2
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff ff80 	bl	80035a4 <__NVIC_SetPriority>
}
 80036a4:	bf00      	nop
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff ff54 	bl	8003568 <__NVIC_EnableIRQ>
}
 80036c0:	bf00      	nop
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80036cc:	f3bf 8f5f 	dmb	sy
}
 80036d0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80036d2:	4b07      	ldr	r3, [pc, #28]	@ (80036f0 <HAL_MPU_Disable+0x28>)
 80036d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d6:	4a06      	ldr	r2, [pc, #24]	@ (80036f0 <HAL_MPU_Disable+0x28>)
 80036d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036dc:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80036de:	4b05      	ldr	r3, [pc, #20]	@ (80036f4 <HAL_MPU_Disable+0x2c>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	605a      	str	r2, [r3, #4]
}
 80036e4:	bf00      	nop
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	e000ed00 	.word	0xe000ed00
 80036f4:	e000ed90 	.word	0xe000ed90

080036f8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003700:	4a0b      	ldr	r2, [pc, #44]	@ (8003730 <HAL_MPU_Enable+0x38>)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800370a:	4b0a      	ldr	r3, [pc, #40]	@ (8003734 <HAL_MPU_Enable+0x3c>)
 800370c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370e:	4a09      	ldr	r2, [pc, #36]	@ (8003734 <HAL_MPU_Enable+0x3c>)
 8003710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003714:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003716:	f3bf 8f4f 	dsb	sy
}
 800371a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800371c:	f3bf 8f6f 	isb	sy
}
 8003720:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	e000ed90 	.word	0xe000ed90
 8003734:	e000ed00 	.word	0xe000ed00

08003738 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	785a      	ldrb	r2, [r3, #1]
 8003744:	4b1b      	ldr	r3, [pc, #108]	@ (80037b4 <HAL_MPU_ConfigRegion+0x7c>)
 8003746:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003748:	4b1a      	ldr	r3, [pc, #104]	@ (80037b4 <HAL_MPU_ConfigRegion+0x7c>)
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	4a19      	ldr	r2, [pc, #100]	@ (80037b4 <HAL_MPU_ConfigRegion+0x7c>)
 800374e:	f023 0301 	bic.w	r3, r3, #1
 8003752:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003754:	4a17      	ldr	r2, [pc, #92]	@ (80037b4 <HAL_MPU_ConfigRegion+0x7c>)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	7b1b      	ldrb	r3, [r3, #12]
 8003760:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	7adb      	ldrb	r3, [r3, #11]
 8003766:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003768:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	7a9b      	ldrb	r3, [r3, #10]
 800376e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003770:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	7b5b      	ldrb	r3, [r3, #13]
 8003776:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003778:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	7b9b      	ldrb	r3, [r3, #14]
 800377e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003780:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	7bdb      	ldrb	r3, [r3, #15]
 8003786:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003788:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	7a5b      	ldrb	r3, [r3, #9]
 800378e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003790:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	7a1b      	ldrb	r3, [r3, #8]
 8003796:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003798:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	7812      	ldrb	r2, [r2, #0]
 800379e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80037a0:	4a04      	ldr	r2, [pc, #16]	@ (80037b4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80037a2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80037a4:	6113      	str	r3, [r2, #16]
}
 80037a6:	bf00      	nop
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	e000ed90 	.word	0xe000ed90

080037b8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e054      	b.n	8003874 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	7f5b      	ldrb	r3, [r3, #29]
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d105      	bne.n	80037e0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7fe f9d6 	bl	8001b8c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2202      	movs	r2, #2
 80037e4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	791b      	ldrb	r3, [r3, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10c      	bne.n	8003808 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a22      	ldr	r2, [pc, #136]	@ (800387c <HAL_CRC_Init+0xc4>)
 80037f4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0218 	bic.w	r2, r2, #24
 8003804:	609a      	str	r2, [r3, #8]
 8003806:	e00c      	b.n	8003822 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6899      	ldr	r1, [r3, #8]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	461a      	mov	r2, r3
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 f834 	bl	8003880 <HAL_CRCEx_Polynomial_Set>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e028      	b.n	8003874 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	795b      	ldrb	r3, [r3, #5]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d105      	bne.n	8003836 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003832:	611a      	str	r2, [r3, #16]
 8003834:	e004      	b.n	8003840 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6912      	ldr	r2, [r2, #16]
 800383e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	695a      	ldr	r2, [r3, #20]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	699a      	ldr	r2, [r3, #24]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	430a      	orrs	r2, r1
 800386a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	04c11db7 	.word	0x04c11db7

08003880 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003880:	b480      	push	{r7}
 8003882:	b087      	sub	sp, #28
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800388c:	2300      	movs	r3, #0
 800388e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003890:	231f      	movs	r3, #31
 8003892:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b00      	cmp	r3, #0
 800389c:	d102      	bne.n	80038a4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	75fb      	strb	r3, [r7, #23]
 80038a2:	e063      	b.n	800396c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80038a4:	bf00      	nop
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1e5a      	subs	r2, r3, #1
 80038aa:	613a      	str	r2, [r7, #16]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d009      	beq.n	80038c4 <HAL_CRCEx_Polynomial_Set+0x44>
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	f003 031f 	and.w	r3, r3, #31
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	fa22 f303 	lsr.w	r3, r2, r3
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d0f0      	beq.n	80038a6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b18      	cmp	r3, #24
 80038c8:	d846      	bhi.n	8003958 <HAL_CRCEx_Polynomial_Set+0xd8>
 80038ca:	a201      	add	r2, pc, #4	@ (adr r2, 80038d0 <HAL_CRCEx_Polynomial_Set+0x50>)
 80038cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d0:	0800395f 	.word	0x0800395f
 80038d4:	08003959 	.word	0x08003959
 80038d8:	08003959 	.word	0x08003959
 80038dc:	08003959 	.word	0x08003959
 80038e0:	08003959 	.word	0x08003959
 80038e4:	08003959 	.word	0x08003959
 80038e8:	08003959 	.word	0x08003959
 80038ec:	08003959 	.word	0x08003959
 80038f0:	0800394d 	.word	0x0800394d
 80038f4:	08003959 	.word	0x08003959
 80038f8:	08003959 	.word	0x08003959
 80038fc:	08003959 	.word	0x08003959
 8003900:	08003959 	.word	0x08003959
 8003904:	08003959 	.word	0x08003959
 8003908:	08003959 	.word	0x08003959
 800390c:	08003959 	.word	0x08003959
 8003910:	08003941 	.word	0x08003941
 8003914:	08003959 	.word	0x08003959
 8003918:	08003959 	.word	0x08003959
 800391c:	08003959 	.word	0x08003959
 8003920:	08003959 	.word	0x08003959
 8003924:	08003959 	.word	0x08003959
 8003928:	08003959 	.word	0x08003959
 800392c:	08003959 	.word	0x08003959
 8003930:	08003935 	.word	0x08003935
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	2b06      	cmp	r3, #6
 8003938:	d913      	bls.n	8003962 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800393e:	e010      	b.n	8003962 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	2b07      	cmp	r3, #7
 8003944:	d90f      	bls.n	8003966 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800394a:	e00c      	b.n	8003966 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	2b0f      	cmp	r3, #15
 8003950:	d90b      	bls.n	800396a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003956:	e008      	b.n	800396a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	75fb      	strb	r3, [r7, #23]
        break;
 800395c:	e006      	b.n	800396c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800395e:	bf00      	nop
 8003960:	e004      	b.n	800396c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003962:	bf00      	nop
 8003964:	e002      	b.n	800396c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003966:	bf00      	nop
 8003968:	e000      	b.n	800396c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800396a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800396c:	7dfb      	ldrb	r3, [r7, #23]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10d      	bne.n	800398e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f023 0118 	bic.w	r1, r3, #24
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	430a      	orrs	r2, r1
 800398c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800398e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003990:	4618      	mov	r0, r3
 8003992:	371c      	adds	r7, #28
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e069      	b.n	8003a82 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d102      	bne.n	80039c0 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7fe f906 	bl	8001bcc <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d002      	beq.n	80039d6 <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6819      	ldr	r1, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	4b2a      	ldr	r3, [pc, #168]	@ (8003a8c <HAL_DCMI_Init+0xf0>)
 80039e2:	400b      	ands	r3, r1
 80039e4:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6819      	ldr	r1, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685a      	ldr	r2, [r3, #4]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80039fa:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	691b      	ldr	r3, [r3, #16]
 8003a00:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8003a06:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8003a12:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a18:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003a1e:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a24:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003a2a:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	2b10      	cmp	r3, #16
 8003a3a:	d112      	bne.n	8003a62 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	7f1b      	ldrb	r3, [r3, #28]
 8003a40:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	7f5b      	ldrb	r3, [r3, #29]
 8003a46:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a48:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	7f9b      	ldrb	r3, [r3, #30]
 8003a4e:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003a50:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	7fdb      	ldrb	r3, [r3, #31]
 8003a58:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003a5e:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003a60:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	68da      	ldr	r2, [r3, #12]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f042 021e 	orr.w	r2, r2, #30
 8003a70:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	ffe0f007 	.word	0xffe0f007

08003a90 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a9c:	f7ff fa6a 	bl	8002f74 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e099      	b.n	8003be0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2202      	movs	r2, #2
 8003ab0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f022 0201 	bic.w	r2, r2, #1
 8003aca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003acc:	e00f      	b.n	8003aee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ace:	f7ff fa51 	bl	8002f74 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b05      	cmp	r3, #5
 8003ada:	d908      	bls.n	8003aee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e078      	b.n	8003be0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d1e8      	bne.n	8003ace <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4b38      	ldr	r3, [pc, #224]	@ (8003be8 <HAL_DMA_Init+0x158>)
 8003b08:	4013      	ands	r3, r2
 8003b0a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b44:	2b04      	cmp	r3, #4
 8003b46:	d107      	bne.n	8003b58 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b50:	4313      	orrs	r3, r2
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	f023 0307 	bic.w	r3, r3, #7
 8003b6e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d117      	bne.n	8003bb2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00e      	beq.n	8003bb2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 fa83 	bl	80040a0 <DMA_CheckFifoParam>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d008      	beq.n	8003bb2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2240      	movs	r2, #64	@ 0x40
 8003ba4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e016      	b.n	8003be0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f000 fa3a 	bl	8004034 <DMA_CalcBaseAndBitshift>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bc8:	223f      	movs	r2, #63	@ 0x3f
 8003bca:	409a      	lsls	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3718      	adds	r7, #24
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	f010803f 	.word	0xf010803f

08003bec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c02:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d101      	bne.n	8003c12 <HAL_DMA_Start_IT+0x26>
 8003c0e:	2302      	movs	r3, #2
 8003c10:	e048      	b.n	8003ca4 <HAL_DMA_Start_IT+0xb8>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d137      	bne.n	8003c96 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	68b9      	ldr	r1, [r7, #8]
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 f9cc 	bl	8003fd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c44:	223f      	movs	r2, #63	@ 0x3f
 8003c46:	409a      	lsls	r2, r3
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0216 	orr.w	r2, r2, #22
 8003c5a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	695a      	ldr	r2, [r3, #20]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003c6a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d007      	beq.n	8003c84 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0208 	orr.w	r2, r2, #8
 8003c82:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f042 0201 	orr.w	r2, r2, #1
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	e005      	b.n	8003ca2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ca2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3718      	adds	r7, #24
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003cb8:	4b8e      	ldr	r3, [pc, #568]	@ (8003ef4 <HAL_DMA_IRQHandler+0x248>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a8e      	ldr	r2, [pc, #568]	@ (8003ef8 <HAL_DMA_IRQHandler+0x24c>)
 8003cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc2:	0a9b      	lsrs	r3, r3, #10
 8003cc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd6:	2208      	movs	r2, #8
 8003cd8:	409a      	lsls	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d01a      	beq.n	8003d18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0304 	and.w	r3, r3, #4
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d013      	beq.n	8003d18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0204 	bic.w	r2, r2, #4
 8003cfe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d04:	2208      	movs	r2, #8
 8003d06:	409a      	lsls	r2, r3
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d10:	f043 0201 	orr.w	r2, r3, #1
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	409a      	lsls	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	4013      	ands	r3, r2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d012      	beq.n	8003d4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00b      	beq.n	8003d4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	409a      	lsls	r2, r3
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d46:	f043 0202 	orr.w	r2, r3, #2
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d52:	2204      	movs	r2, #4
 8003d54:	409a      	lsls	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d012      	beq.n	8003d84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00b      	beq.n	8003d84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d70:	2204      	movs	r2, #4
 8003d72:	409a      	lsls	r2, r3
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7c:	f043 0204 	orr.w	r2, r3, #4
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d88:	2210      	movs	r2, #16
 8003d8a:	409a      	lsls	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d043      	beq.n	8003e1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0308 	and.w	r3, r3, #8
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d03c      	beq.n	8003e1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da6:	2210      	movs	r2, #16
 8003da8:	409a      	lsls	r2, r3
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d018      	beq.n	8003dee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d108      	bne.n	8003ddc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d024      	beq.n	8003e1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	4798      	blx	r3
 8003dda:	e01f      	b.n	8003e1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d01b      	beq.n	8003e1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	4798      	blx	r3
 8003dec:	e016      	b.n	8003e1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d107      	bne.n	8003e0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0208 	bic.w	r2, r2, #8
 8003e0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d003      	beq.n	8003e1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e20:	2220      	movs	r2, #32
 8003e22:	409a      	lsls	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	4013      	ands	r3, r2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 808f 	beq.w	8003f4c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0310 	and.w	r3, r3, #16
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 8087 	beq.w	8003f4c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e42:	2220      	movs	r2, #32
 8003e44:	409a      	lsls	r2, r3
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b05      	cmp	r3, #5
 8003e54:	d136      	bne.n	8003ec4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 0216 	bic.w	r2, r2, #22
 8003e64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	695a      	ldr	r2, [r3, #20]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d103      	bne.n	8003e86 <HAL_DMA_IRQHandler+0x1da>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d007      	beq.n	8003e96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 0208 	bic.w	r2, r2, #8
 8003e94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9a:	223f      	movs	r2, #63	@ 0x3f
 8003e9c:	409a      	lsls	r2, r3
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d07e      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	4798      	blx	r3
        }
        return;
 8003ec2:	e079      	b.n	8003fb8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d01d      	beq.n	8003f0e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10d      	bne.n	8003efc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d031      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	4798      	blx	r3
 8003ef0:	e02c      	b.n	8003f4c <HAL_DMA_IRQHandler+0x2a0>
 8003ef2:	bf00      	nop
 8003ef4:	20000000 	.word	0x20000000
 8003ef8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d023      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	4798      	blx	r3
 8003f0c:	e01e      	b.n	8003f4c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d10f      	bne.n	8003f3c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f022 0210 	bic.w	r2, r2, #16
 8003f2a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d032      	beq.n	8003fba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f58:	f003 0301 	and.w	r3, r3, #1
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d022      	beq.n	8003fa6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2205      	movs	r2, #5
 8003f64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0201 	bic.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	60bb      	str	r3, [r7, #8]
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d307      	bcc.n	8003f94 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1f2      	bne.n	8003f78 <HAL_DMA_IRQHandler+0x2cc>
 8003f92:	e000      	b.n	8003f96 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f94:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d005      	beq.n	8003fba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	4798      	blx	r3
 8003fb6:	e000      	b.n	8003fba <HAL_DMA_IRQHandler+0x30e>
        return;
 8003fb8:	bf00      	nop
    }
  }
}
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
 8003fe4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003ff4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	683a      	ldr	r2, [r7, #0]
 8003ffc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	2b40      	cmp	r3, #64	@ 0x40
 8004004:	d108      	bne.n	8004018 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68ba      	ldr	r2, [r7, #8]
 8004014:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004016:	e007      	b.n	8004028 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	60da      	str	r2, [r3, #12]
}
 8004028:	bf00      	nop
 800402a:	3714      	adds	r7, #20
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	b2db      	uxtb	r3, r3
 8004042:	3b10      	subs	r3, #16
 8004044:	4a13      	ldr	r2, [pc, #76]	@ (8004094 <DMA_CalcBaseAndBitshift+0x60>)
 8004046:	fba2 2303 	umull	r2, r3, r2, r3
 800404a:	091b      	lsrs	r3, r3, #4
 800404c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800404e:	4a12      	ldr	r2, [pc, #72]	@ (8004098 <DMA_CalcBaseAndBitshift+0x64>)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	4413      	add	r3, r2
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	461a      	mov	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2b03      	cmp	r3, #3
 8004060:	d908      	bls.n	8004074 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	461a      	mov	r2, r3
 8004068:	4b0c      	ldr	r3, [pc, #48]	@ (800409c <DMA_CalcBaseAndBitshift+0x68>)
 800406a:	4013      	ands	r3, r2
 800406c:	1d1a      	adds	r2, r3, #4
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	659a      	str	r2, [r3, #88]	@ 0x58
 8004072:	e006      	b.n	8004082 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	461a      	mov	r2, r3
 800407a:	4b08      	ldr	r3, [pc, #32]	@ (800409c <DMA_CalcBaseAndBitshift+0x68>)
 800407c:	4013      	ands	r3, r2
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004086:	4618      	mov	r0, r3
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	aaaaaaab 	.word	0xaaaaaaab
 8004098:	08014570 	.word	0x08014570
 800409c:	fffffc00 	.word	0xfffffc00

080040a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040a8:	2300      	movs	r3, #0
 80040aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d11f      	bne.n	80040fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	2b03      	cmp	r3, #3
 80040be:	d856      	bhi.n	800416e <DMA_CheckFifoParam+0xce>
 80040c0:	a201      	add	r2, pc, #4	@ (adr r2, 80040c8 <DMA_CheckFifoParam+0x28>)
 80040c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c6:	bf00      	nop
 80040c8:	080040d9 	.word	0x080040d9
 80040cc:	080040eb 	.word	0x080040eb
 80040d0:	080040d9 	.word	0x080040d9
 80040d4:	0800416f 	.word	0x0800416f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d046      	beq.n	8004172 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040e8:	e043      	b.n	8004172 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ee:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80040f2:	d140      	bne.n	8004176 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040f8:	e03d      	b.n	8004176 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	699b      	ldr	r3, [r3, #24]
 80040fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004102:	d121      	bne.n	8004148 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	2b03      	cmp	r3, #3
 8004108:	d837      	bhi.n	800417a <DMA_CheckFifoParam+0xda>
 800410a:	a201      	add	r2, pc, #4	@ (adr r2, 8004110 <DMA_CheckFifoParam+0x70>)
 800410c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004110:	08004121 	.word	0x08004121
 8004114:	08004127 	.word	0x08004127
 8004118:	08004121 	.word	0x08004121
 800411c:	08004139 	.word	0x08004139
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	73fb      	strb	r3, [r7, #15]
      break;
 8004124:	e030      	b.n	8004188 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d025      	beq.n	800417e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004136:	e022      	b.n	800417e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004140:	d11f      	bne.n	8004182 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004146:	e01c      	b.n	8004182 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	2b02      	cmp	r3, #2
 800414c:	d903      	bls.n	8004156 <DMA_CheckFifoParam+0xb6>
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	2b03      	cmp	r3, #3
 8004152:	d003      	beq.n	800415c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004154:	e018      	b.n	8004188 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	73fb      	strb	r3, [r7, #15]
      break;
 800415a:	e015      	b.n	8004188 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004160:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00e      	beq.n	8004186 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
      break;
 800416c:	e00b      	b.n	8004186 <DMA_CheckFifoParam+0xe6>
      break;
 800416e:	bf00      	nop
 8004170:	e00a      	b.n	8004188 <DMA_CheckFifoParam+0xe8>
      break;
 8004172:	bf00      	nop
 8004174:	e008      	b.n	8004188 <DMA_CheckFifoParam+0xe8>
      break;
 8004176:	bf00      	nop
 8004178:	e006      	b.n	8004188 <DMA_CheckFifoParam+0xe8>
      break;
 800417a:	bf00      	nop
 800417c:	e004      	b.n	8004188 <DMA_CheckFifoParam+0xe8>
      break;
 800417e:	bf00      	nop
 8004180:	e002      	b.n	8004188 <DMA_CheckFifoParam+0xe8>
      break;   
 8004182:	bf00      	nop
 8004184:	e000      	b.n	8004188 <DMA_CheckFifoParam+0xe8>
      break;
 8004186:	bf00      	nop
    }
  } 
  
  return status; 
 8004188:	7bfb      	ldrb	r3, [r7, #15]
}
 800418a:	4618      	mov	r0, r3
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop

08004198 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e039      	b.n	800421e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d106      	bne.n	80041c4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7fd fdc2 	bl	8001d48 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2202      	movs	r2, #2
 80041c8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	430a      	orrs	r2, r1
 80041e0:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e8:	f023 0107 	bic.w	r1, r3, #7
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689a      	ldr	r2, [r3, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004228 <HAL_DMA2D_Init+0x90>)
 8004200:	4013      	ands	r3, r2
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	68d1      	ldr	r1, [r2, #12]
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	6812      	ldr	r2, [r2, #0]
 800420a:	430b      	orrs	r3, r1
 800420c:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3708      	adds	r7, #8
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	ffffc000 	.word	0xffffc000

0800422c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b00      	cmp	r3, #0
 800424c:	d026      	beq.n	800429c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004254:	2b00      	cmp	r3, #0
 8004256:	d021      	beq.n	800429c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004266:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800426c:	f043 0201 	orr.w	r2, r3, #1
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2201      	movs	r2, #1
 800427a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2204      	movs	r2, #4
 8004280:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f003 0320 	and.w	r3, r3, #32
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d026      	beq.n	80042f4 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d021      	beq.n	80042f4 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042be:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2220      	movs	r2, #32
 80042c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042cc:	f043 0202 	orr.w	r2, r3, #2
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2204      	movs	r2, #4
 80042d8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f003 0308 	and.w	r3, r3, #8
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d026      	beq.n	800434c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004304:	2b00      	cmp	r3, #0
 8004306:	d021      	beq.n	800434c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004316:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2208      	movs	r2, #8
 800431e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004324:	f043 0204 	orr.w	r2, r3, #4
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2204      	movs	r2, #4
 8004330:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d003      	beq.n	800434c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f003 0304 	and.w	r3, r3, #4
 8004352:	2b00      	cmp	r3, #0
 8004354:	d013      	beq.n	800437e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00e      	beq.n	800437e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800436e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2204      	movs	r2, #4
 8004376:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f853 	bl	8004424 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d024      	beq.n	80043d2 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800438e:	2b00      	cmp	r3, #0
 8004390:	d01f      	beq.n	80043d2 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80043a0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2202      	movs	r2, #2
 80043a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f003 0310 	and.w	r3, r3, #16
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d01f      	beq.n	800441c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d01a      	beq.n	800441c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80043f4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2210      	movs	r2, #16
 80043fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f80e 	bl	8004438 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800441c:	bf00      	nop
 800441e:	3710      	adds	r7, #16
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800444c:	b480      	push	{r7}
 800444e:	b087      	sub	sp, #28
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004464:	2b01      	cmp	r3, #1
 8004466:	d101      	bne.n	800446c <HAL_DMA2D_ConfigLayer+0x20>
 8004468:	2302      	movs	r3, #2
 800446a:	e079      	b.n	8004560 <HAL_DMA2D_ConfigLayer+0x114>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2202      	movs	r2, #2
 8004478:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	3318      	adds	r3, #24
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	4413      	add	r3, r2
 8004486:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	041b      	lsls	r3, r3, #16
 8004492:	4313      	orrs	r3, r2
 8004494:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004496:	4b35      	ldr	r3, [pc, #212]	@ (800456c <HAL_DMA2D_ConfigLayer+0x120>)
 8004498:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	2b0a      	cmp	r3, #10
 80044a0:	d003      	beq.n	80044aa <HAL_DMA2D_ConfigLayer+0x5e>
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2b09      	cmp	r3, #9
 80044a8:	d107      	bne.n	80044ba <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	617b      	str	r3, [r7, #20]
 80044b8:	e005      	b.n	80044c6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	061b      	lsls	r3, r3, #24
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d120      	bne.n	800450e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	43db      	mvns	r3, r3
 80044d6:	ea02 0103 	and.w	r1, r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	430a      	orrs	r2, r1
 80044e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	6812      	ldr	r2, [r2, #0]
 80044ec:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	2b0a      	cmp	r3, #10
 80044f4:	d003      	beq.n	80044fe <HAL_DMA2D_ConfigLayer+0xb2>
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2b09      	cmp	r3, #9
 80044fc:	d127      	bne.n	800454e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	68da      	ldr	r2, [r3, #12]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800450a:	629a      	str	r2, [r3, #40]	@ 0x28
 800450c:	e01f      	b.n	800454e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	69da      	ldr	r2, [r3, #28]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	43db      	mvns	r3, r3
 8004518:	ea02 0103 	and.w	r1, r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	697a      	ldr	r2, [r7, #20]
 8004522:	430a      	orrs	r2, r1
 8004524:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	6812      	ldr	r2, [r2, #0]
 800452e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	2b0a      	cmp	r3, #10
 8004536:	d003      	beq.n	8004540 <HAL_DMA2D_ConfigLayer+0xf4>
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	2b09      	cmp	r3, #9
 800453e:	d106      	bne.n	800454e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	68da      	ldr	r2, [r3, #12]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800454c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	371c      	adds	r7, #28
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	ff03000f 	.word	0xff03000f

08004570 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e086      	b.n	8004690 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004588:	2b00      	cmp	r3, #0
 800458a:	d106      	bne.n	800459a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2220      	movs	r2, #32
 8004590:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f7fd fbfd 	bl	8001d94 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800459a:	4b3f      	ldr	r3, [pc, #252]	@ (8004698 <HAL_ETH_Init+0x128>)
 800459c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800459e:	4a3e      	ldr	r2, [pc, #248]	@ (8004698 <HAL_ETH_Init+0x128>)
 80045a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80045a6:	4b3c      	ldr	r3, [pc, #240]	@ (8004698 <HAL_ETH_Init+0x128>)
 80045a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045ae:	60bb      	str	r3, [r7, #8]
 80045b0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80045b2:	4b3a      	ldr	r3, [pc, #232]	@ (800469c <HAL_ETH_Init+0x12c>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	4a39      	ldr	r2, [pc, #228]	@ (800469c <HAL_ETH_Init+0x12c>)
 80045b8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80045bc:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80045be:	4b37      	ldr	r3, [pc, #220]	@ (800469c <HAL_ETH_Init+0x12c>)
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	4935      	ldr	r1, [pc, #212]	@ (800469c <HAL_ETH_Init+0x12c>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80045cc:	4b33      	ldr	r3, [pc, #204]	@ (800469c <HAL_ETH_Init+0x12c>)
 80045ce:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	6812      	ldr	r2, [r2, #0]
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80045e6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045e8:	f7fe fcc4 	bl	8002f74 <HAL_GetTick>
 80045ec:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80045ee:	e011      	b.n	8004614 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80045f0:	f7fe fcc0 	bl	8002f74 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80045fe:	d909      	bls.n	8004614 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2204      	movs	r2, #4
 8004604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	22e0      	movs	r2, #224	@ 0xe0
 800460c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e03d      	b.n	8004690 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1e4      	bne.n	80045f0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 f97a 	bl	8004920 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 fa25 	bl	8004a7c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 fa7b 	bl	8004b2e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	461a      	mov	r2, r3
 800463e:	2100      	movs	r1, #0
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 f9e3 	bl	8004a0c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004654:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	4b0f      	ldr	r3, [pc, #60]	@ (80046a0 <HAL_ETH_Init+0x130>)
 8004664:	430b      	orrs	r3, r1
 8004666:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800467a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2210      	movs	r2, #16
 800468a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	40023800 	.word	0x40023800
 800469c:	40013800 	.word	0x40013800
 80046a0:	00020060 	.word	0x00020060

080046a4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	4b53      	ldr	r3, [pc, #332]	@ (8004808 <ETH_SetMACConfig+0x164>)
 80046ba:	4013      	ands	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	7b9b      	ldrb	r3, [r3, #14]
 80046c2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	7c12      	ldrb	r2, [r2, #16]
 80046c8:	2a00      	cmp	r2, #0
 80046ca:	d102      	bne.n	80046d2 <ETH_SetMACConfig+0x2e>
 80046cc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80046d0:	e000      	b.n	80046d4 <ETH_SetMACConfig+0x30>
 80046d2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80046d4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	7c52      	ldrb	r2, [r2, #17]
 80046da:	2a00      	cmp	r2, #0
 80046dc:	d102      	bne.n	80046e4 <ETH_SetMACConfig+0x40>
 80046de:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80046e2:	e000      	b.n	80046e6 <ETH_SetMACConfig+0x42>
 80046e4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80046e6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80046ec:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	7fdb      	ldrb	r3, [r3, #31]
 80046f2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80046f4:	431a      	orrs	r2, r3
                        macconf->Speed |
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80046fa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	7f92      	ldrb	r2, [r2, #30]
 8004700:	2a00      	cmp	r2, #0
 8004702:	d102      	bne.n	800470a <ETH_SetMACConfig+0x66>
 8004704:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004708:	e000      	b.n	800470c <ETH_SetMACConfig+0x68>
 800470a:	2200      	movs	r2, #0
                        macconf->Speed |
 800470c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	7f1b      	ldrb	r3, [r3, #28]
 8004712:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004714:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800471a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	791b      	ldrb	r3, [r3, #4]
 8004720:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004722:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004724:	683a      	ldr	r2, [r7, #0]
 8004726:	f892 2020 	ldrb.w	r2, [r2, #32]
 800472a:	2a00      	cmp	r2, #0
 800472c:	d102      	bne.n	8004734 <ETH_SetMACConfig+0x90>
 800472e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004732:	e000      	b.n	8004736 <ETH_SetMACConfig+0x92>
 8004734:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004736:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	7bdb      	ldrb	r3, [r3, #15]
 800473c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800473e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004744:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800474c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800474e:	4313      	orrs	r3, r2
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004766:	2001      	movs	r0, #1
 8004768:	f7fe fc10 	bl	8002f8c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8004782:	4013      	ands	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800478a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004792:	2a00      	cmp	r2, #0
 8004794:	d101      	bne.n	800479a <ETH_SetMACConfig+0xf6>
 8004796:	2280      	movs	r2, #128	@ 0x80
 8004798:	e000      	b.n	800479c <ETH_SetMACConfig+0xf8>
 800479a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800479c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80047a2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80047aa:	2a01      	cmp	r2, #1
 80047ac:	d101      	bne.n	80047b2 <ETH_SetMACConfig+0x10e>
 80047ae:	2208      	movs	r2, #8
 80047b0:	e000      	b.n	80047b4 <ETH_SetMACConfig+0x110>
 80047b2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80047b4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80047bc:	2a01      	cmp	r2, #1
 80047be:	d101      	bne.n	80047c4 <ETH_SetMACConfig+0x120>
 80047c0:	2204      	movs	r2, #4
 80047c2:	e000      	b.n	80047c6 <ETH_SetMACConfig+0x122>
 80047c4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80047c6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80047ce:	2a01      	cmp	r2, #1
 80047d0:	d101      	bne.n	80047d6 <ETH_SetMACConfig+0x132>
 80047d2:	2202      	movs	r2, #2
 80047d4:	e000      	b.n	80047d8 <ETH_SetMACConfig+0x134>
 80047d6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80047d8:	4313      	orrs	r3, r2
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	4313      	orrs	r3, r2
 80047de:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68fa      	ldr	r2, [r7, #12]
 80047e6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80047f0:	2001      	movs	r0, #1
 80047f2:	f7fe fbcb 	bl	8002f8c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	619a      	str	r2, [r3, #24]
}
 80047fe:	bf00      	nop
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	fd20810f 	.word	0xfd20810f

0800480c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	4b3d      	ldr	r3, [pc, #244]	@ (800491c <ETH_SetDMAConfig+0x110>)
 8004826:	4013      	ands	r3, r2
 8004828:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	7b1b      	ldrb	r3, [r3, #12]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d102      	bne.n	8004838 <ETH_SetDMAConfig+0x2c>
 8004832:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004836:	e000      	b.n	800483a <ETH_SetDMAConfig+0x2e>
 8004838:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	7b5b      	ldrb	r3, [r3, #13]
 800483e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004840:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004842:	683a      	ldr	r2, [r7, #0]
 8004844:	7f52      	ldrb	r2, [r2, #29]
 8004846:	2a00      	cmp	r2, #0
 8004848:	d102      	bne.n	8004850 <ETH_SetDMAConfig+0x44>
 800484a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800484e:	e000      	b.n	8004852 <ETH_SetDMAConfig+0x46>
 8004850:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004852:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	7b9b      	ldrb	r3, [r3, #14]
 8004858:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800485a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004860:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	7f1b      	ldrb	r3, [r3, #28]
 8004866:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004868:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	7f9b      	ldrb	r3, [r3, #30]
 800486e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004870:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004876:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800487e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004880:	4313      	orrs	r3, r2
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	4313      	orrs	r3, r2
 8004886:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004890:	461a      	mov	r2, r3
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80048a2:	2001      	movs	r0, #1
 80048a4:	f7fe fb72 	bl	8002f8c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048b0:	461a      	mov	r2, r3
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	791b      	ldrb	r3, [r3, #4]
 80048ba:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80048c0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80048c6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80048cc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048d4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80048d6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048dc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80048de:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80048e4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	6812      	ldr	r2, [r2, #0]
 80048ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048ee:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80048f2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004900:	2001      	movs	r0, #1
 8004902:	f7fe fb43 	bl	8002f8c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800490e:	461a      	mov	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6013      	str	r3, [r2, #0]
}
 8004914:	bf00      	nop
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}
 800491c:	f8de3f23 	.word	0xf8de3f23

08004920 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b0a6      	sub	sp, #152	@ 0x98
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004928:	2301      	movs	r3, #1
 800492a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800492e:	2301      	movs	r3, #1
 8004930:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004934:	2300      	movs	r3, #0
 8004936:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004938:	2300      	movs	r3, #0
 800493a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800493e:	2301      	movs	r3, #1
 8004940:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004944:	2300      	movs	r3, #0
 8004946:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800494a:	2301      	movs	r3, #1
 800494c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8004950:	2301      	movs	r3, #1
 8004952:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004956:	2300      	movs	r3, #0
 8004958:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800495c:	2300      	movs	r3, #0
 800495e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004962:	2300      	movs	r3, #0
 8004964:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004966:	2300      	movs	r3, #0
 8004968:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800496c:	2300      	movs	r3, #0
 800496e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004970:	2300      	movs	r3, #0
 8004972:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004976:	2300      	movs	r3, #0
 8004978:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800497c:	2300      	movs	r3, #0
 800497e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004982:	2300      	movs	r3, #0
 8004984:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004988:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800498c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800498e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004992:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004994:	2300      	movs	r3, #0
 8004996:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800499a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800499e:	4619      	mov	r1, r3
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f7ff fe7f 	bl	80046a4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80049a6:	2301      	movs	r3, #1
 80049a8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80049aa:	2301      	movs	r3, #1
 80049ac:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80049ae:	2301      	movs	r3, #1
 80049b0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80049b4:	2301      	movs	r3, #1
 80049b6:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80049b8:	2300      	movs	r3, #0
 80049ba:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80049bc:	2300      	movs	r3, #0
 80049be:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80049c2:	2300      	movs	r3, #0
 80049c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80049c8:	2300      	movs	r3, #0
 80049ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80049cc:	2301      	movs	r3, #1
 80049ce:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80049d2:	2301      	movs	r3, #1
 80049d4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80049d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80049da:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80049dc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80049e0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80049e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049e6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80049e8:	2301      	movs	r3, #1
 80049ea:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80049f2:	2300      	movs	r3, #0
 80049f4:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80049f6:	f107 0308 	add.w	r3, r7, #8
 80049fa:	4619      	mov	r1, r3
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f7ff ff05 	bl	800480c <ETH_SetDMAConfig>
}
 8004a02:	bf00      	nop
 8004a04:	3798      	adds	r7, #152	@ 0x98
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
	...

08004a0c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	3305      	adds	r3, #5
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	021b      	lsls	r3, r3, #8
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	3204      	adds	r2, #4
 8004a24:	7812      	ldrb	r2, [r2, #0]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	4b11      	ldr	r3, [pc, #68]	@ (8004a74 <ETH_MACAddressConfig+0x68>)
 8004a2e:	4413      	add	r3, r2
 8004a30:	461a      	mov	r2, r3
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	3303      	adds	r3, #3
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	061a      	lsls	r2, r3, #24
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	3302      	adds	r3, #2
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	041b      	lsls	r3, r3, #16
 8004a46:	431a      	orrs	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	021b      	lsls	r3, r3, #8
 8004a50:	4313      	orrs	r3, r2
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	7812      	ldrb	r2, [r2, #0]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	4b06      	ldr	r3, [pc, #24]	@ (8004a78 <ETH_MACAddressConfig+0x6c>)
 8004a5e:	4413      	add	r3, r2
 8004a60:	461a      	mov	r2, r3
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	6013      	str	r3, [r2, #0]
}
 8004a66:	bf00      	nop
 8004a68:	371c      	adds	r7, #28
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40028040 	.word	0x40028040
 8004a78:	40028044 	.word	0x40028044

08004a7c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004a84:	2300      	movs	r3, #0
 8004a86:	60fb      	str	r3, [r7, #12]
 8004a88:	e03e      	b.n	8004b08 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	68d9      	ldr	r1, [r3, #12]
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	4613      	mov	r3, r2
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	4413      	add	r3, r2
 8004a96:	00db      	lsls	r3, r3, #3
 8004a98:	440b      	add	r3, r1
 8004a9a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004ab4:	68b9      	ldr	r1, [r7, #8]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	3206      	adds	r2, #6
 8004abc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d80c      	bhi.n	8004aec <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68d9      	ldr	r1, [r3, #12]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	1c5a      	adds	r2, r3, #1
 8004ada:	4613      	mov	r3, r2
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	4413      	add	r3, r2
 8004ae0:	00db      	lsls	r3, r3, #3
 8004ae2:	440b      	add	r3, r1
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	60da      	str	r2, [r3, #12]
 8004aea:	e004      	b.n	8004af6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	461a      	mov	r2, r3
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	3301      	adds	r3, #1
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2b03      	cmp	r3, #3
 8004b0c:	d9bd      	bls.n	8004a8a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	68da      	ldr	r2, [r3, #12]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b20:	611a      	str	r2, [r3, #16]
}
 8004b22:	bf00      	nop
 8004b24:	3714      	adds	r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b085      	sub	sp, #20
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004b36:	2300      	movs	r3, #0
 8004b38:	60fb      	str	r3, [r7, #12]
 8004b3a:	e048      	b.n	8004bce <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6919      	ldr	r1, [r3, #16]
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	4613      	mov	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	4413      	add	r3, r2
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	440b      	add	r3, r1
 8004b4c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2200      	movs	r2, #0
 8004b52:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2200      	movs	r2, #0
 8004b58:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	2200      	movs	r2, #0
 8004b64:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004b78:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004b92:	68b9      	ldr	r1, [r7, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	3212      	adds	r2, #18
 8004b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d80c      	bhi.n	8004bbe <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6919      	ldr	r1, [r3, #16]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	4613      	mov	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4413      	add	r3, r2
 8004bb2:	00db      	lsls	r3, r3, #3
 8004bb4:	440b      	add	r3, r1
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	60da      	str	r2, [r3, #12]
 8004bbc:	e004      	b.n	8004bc8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	3301      	adds	r3, #1
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2b03      	cmp	r3, #3
 8004bd2:	d9b3      	bls.n	8004b3c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	691a      	ldr	r2, [r3, #16]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bfe:	60da      	str	r2, [r3, #12]
}
 8004c00:	bf00      	nop
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b089      	sub	sp, #36	@ 0x24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004c16:	2300      	movs	r3, #0
 8004c18:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004c22:	2300      	movs	r3, #0
 8004c24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004c26:	2300      	movs	r3, #0
 8004c28:	61fb      	str	r3, [r7, #28]
 8004c2a:	e175      	b.n	8004f18 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	fa02 f303 	lsl.w	r3, r2, r3
 8004c34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	697a      	ldr	r2, [r7, #20]
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	f040 8164 	bne.w	8004f12 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f003 0303 	and.w	r3, r3, #3
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d005      	beq.n	8004c62 <HAL_GPIO_Init+0x56>
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	f003 0303 	and.w	r3, r3, #3
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d130      	bne.n	8004cc4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	005b      	lsls	r3, r3, #1
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c72:	43db      	mvns	r3, r3
 8004c74:	69ba      	ldr	r2, [r7, #24]
 8004c76:	4013      	ands	r3, r2
 8004c78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	68da      	ldr	r2, [r3, #12]
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	005b      	lsls	r3, r3, #1
 8004c82:	fa02 f303 	lsl.w	r3, r2, r3
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c98:	2201      	movs	r2, #1
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca0:	43db      	mvns	r3, r3
 8004ca2:	69ba      	ldr	r2, [r7, #24]
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	091b      	lsrs	r3, r3, #4
 8004cae:	f003 0201 	and.w	r2, r3, #1
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb8:	69ba      	ldr	r2, [r7, #24]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	69ba      	ldr	r2, [r7, #24]
 8004cc2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f003 0303 	and.w	r3, r3, #3
 8004ccc:	2b03      	cmp	r3, #3
 8004cce:	d017      	beq.n	8004d00 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	005b      	lsls	r3, r3, #1
 8004cda:	2203      	movs	r2, #3
 8004cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce0:	43db      	mvns	r3, r3
 8004ce2:	69ba      	ldr	r2, [r7, #24]
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	005b      	lsls	r3, r3, #1
 8004cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	69ba      	ldr	r2, [r7, #24]
 8004cfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d123      	bne.n	8004d54 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	08da      	lsrs	r2, r3, #3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	3208      	adds	r2, #8
 8004d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	f003 0307 	and.w	r3, r3, #7
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	220f      	movs	r2, #15
 8004d24:	fa02 f303 	lsl.w	r3, r2, r3
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	69ba      	ldr	r2, [r7, #24]
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	691a      	ldr	r2, [r3, #16]
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	f003 0307 	and.w	r3, r3, #7
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	08da      	lsrs	r2, r3, #3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	3208      	adds	r2, #8
 8004d4e:	69b9      	ldr	r1, [r7, #24]
 8004d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	2203      	movs	r2, #3
 8004d60:	fa02 f303 	lsl.w	r3, r2, r3
 8004d64:	43db      	mvns	r3, r3
 8004d66:	69ba      	ldr	r2, [r7, #24]
 8004d68:	4013      	ands	r3, r2
 8004d6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f003 0203 	and.w	r2, r3, #3
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f000 80be 	beq.w	8004f12 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d96:	4b66      	ldr	r3, [pc, #408]	@ (8004f30 <HAL_GPIO_Init+0x324>)
 8004d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9a:	4a65      	ldr	r2, [pc, #404]	@ (8004f30 <HAL_GPIO_Init+0x324>)
 8004d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004da2:	4b63      	ldr	r3, [pc, #396]	@ (8004f30 <HAL_GPIO_Init+0x324>)
 8004da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004dae:	4a61      	ldr	r2, [pc, #388]	@ (8004f34 <HAL_GPIO_Init+0x328>)
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	089b      	lsrs	r3, r3, #2
 8004db4:	3302      	adds	r3, #2
 8004db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	f003 0303 	and.w	r3, r3, #3
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	220f      	movs	r2, #15
 8004dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dca:	43db      	mvns	r3, r3
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a58      	ldr	r2, [pc, #352]	@ (8004f38 <HAL_GPIO_Init+0x32c>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d037      	beq.n	8004e4a <HAL_GPIO_Init+0x23e>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a57      	ldr	r2, [pc, #348]	@ (8004f3c <HAL_GPIO_Init+0x330>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d031      	beq.n	8004e46 <HAL_GPIO_Init+0x23a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a56      	ldr	r2, [pc, #344]	@ (8004f40 <HAL_GPIO_Init+0x334>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d02b      	beq.n	8004e42 <HAL_GPIO_Init+0x236>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a55      	ldr	r2, [pc, #340]	@ (8004f44 <HAL_GPIO_Init+0x338>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d025      	beq.n	8004e3e <HAL_GPIO_Init+0x232>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a54      	ldr	r2, [pc, #336]	@ (8004f48 <HAL_GPIO_Init+0x33c>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d01f      	beq.n	8004e3a <HAL_GPIO_Init+0x22e>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a53      	ldr	r2, [pc, #332]	@ (8004f4c <HAL_GPIO_Init+0x340>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d019      	beq.n	8004e36 <HAL_GPIO_Init+0x22a>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a52      	ldr	r2, [pc, #328]	@ (8004f50 <HAL_GPIO_Init+0x344>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d013      	beq.n	8004e32 <HAL_GPIO_Init+0x226>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a51      	ldr	r2, [pc, #324]	@ (8004f54 <HAL_GPIO_Init+0x348>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d00d      	beq.n	8004e2e <HAL_GPIO_Init+0x222>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a50      	ldr	r2, [pc, #320]	@ (8004f58 <HAL_GPIO_Init+0x34c>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d007      	beq.n	8004e2a <HAL_GPIO_Init+0x21e>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a4f      	ldr	r2, [pc, #316]	@ (8004f5c <HAL_GPIO_Init+0x350>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d101      	bne.n	8004e26 <HAL_GPIO_Init+0x21a>
 8004e22:	2309      	movs	r3, #9
 8004e24:	e012      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e26:	230a      	movs	r3, #10
 8004e28:	e010      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e2a:	2308      	movs	r3, #8
 8004e2c:	e00e      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e2e:	2307      	movs	r3, #7
 8004e30:	e00c      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e32:	2306      	movs	r3, #6
 8004e34:	e00a      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e36:	2305      	movs	r3, #5
 8004e38:	e008      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e3a:	2304      	movs	r3, #4
 8004e3c:	e006      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e004      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e42:	2302      	movs	r3, #2
 8004e44:	e002      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e46:	2301      	movs	r3, #1
 8004e48:	e000      	b.n	8004e4c <HAL_GPIO_Init+0x240>
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	69fa      	ldr	r2, [r7, #28]
 8004e4e:	f002 0203 	and.w	r2, r2, #3
 8004e52:	0092      	lsls	r2, r2, #2
 8004e54:	4093      	lsls	r3, r2
 8004e56:	69ba      	ldr	r2, [r7, #24]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004e5c:	4935      	ldr	r1, [pc, #212]	@ (8004f34 <HAL_GPIO_Init+0x328>)
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	089b      	lsrs	r3, r3, #2
 8004e62:	3302      	adds	r3, #2
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f60 <HAL_GPIO_Init+0x354>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	43db      	mvns	r3, r3
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	4013      	ands	r3, r2
 8004e78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d003      	beq.n	8004e8e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004e86:	69ba      	ldr	r2, [r7, #24]
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e8e:	4a34      	ldr	r2, [pc, #208]	@ (8004f60 <HAL_GPIO_Init+0x354>)
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e94:	4b32      	ldr	r3, [pc, #200]	@ (8004f60 <HAL_GPIO_Init+0x354>)
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	43db      	mvns	r3, r3
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004eb8:	4a29      	ldr	r2, [pc, #164]	@ (8004f60 <HAL_GPIO_Init+0x354>)
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004ebe:	4b28      	ldr	r3, [pc, #160]	@ (8004f60 <HAL_GPIO_Init+0x354>)
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	43db      	mvns	r3, r3
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	4013      	ands	r3, r2
 8004ecc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d003      	beq.n	8004ee2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004eda:	69ba      	ldr	r2, [r7, #24]
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ee2:	4a1f      	ldr	r2, [pc, #124]	@ (8004f60 <HAL_GPIO_Init+0x354>)
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f60 <HAL_GPIO_Init+0x354>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	43db      	mvns	r3, r3
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d003      	beq.n	8004f0c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f0c:	4a14      	ldr	r2, [pc, #80]	@ (8004f60 <HAL_GPIO_Init+0x354>)
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	3301      	adds	r3, #1
 8004f16:	61fb      	str	r3, [r7, #28]
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	2b0f      	cmp	r3, #15
 8004f1c:	f67f ae86 	bls.w	8004c2c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004f20:	bf00      	nop
 8004f22:	bf00      	nop
 8004f24:	3724      	adds	r7, #36	@ 0x24
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	40023800 	.word	0x40023800
 8004f34:	40013800 	.word	0x40013800
 8004f38:	40020000 	.word	0x40020000
 8004f3c:	40020400 	.word	0x40020400
 8004f40:	40020800 	.word	0x40020800
 8004f44:	40020c00 	.word	0x40020c00
 8004f48:	40021000 	.word	0x40021000
 8004f4c:	40021400 	.word	0x40021400
 8004f50:	40021800 	.word	0x40021800
 8004f54:	40021c00 	.word	0x40021c00
 8004f58:	40022000 	.word	0x40022000
 8004f5c:	40022400 	.word	0x40022400
 8004f60:	40013c00 	.word	0x40013c00

08004f64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	691a      	ldr	r2, [r3, #16]
 8004f74:	887b      	ldrh	r3, [r7, #2]
 8004f76:	4013      	ands	r3, r2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d002      	beq.n	8004f82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	73fb      	strb	r3, [r7, #15]
 8004f80:	e001      	b.n	8004f86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f82:	2300      	movs	r3, #0
 8004f84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3714      	adds	r7, #20
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b083      	sub	sp, #12
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	807b      	strh	r3, [r7, #2]
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004fa4:	787b      	ldrb	r3, [r7, #1]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004faa:	887a      	ldrh	r2, [r7, #2]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004fb0:	e003      	b.n	8004fba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004fb2:	887b      	ldrh	r3, [r7, #2]
 8004fb4:	041a      	lsls	r2, r3, #16
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	619a      	str	r2, [r3, #24]
}
 8004fba:	bf00      	nop
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b086      	sub	sp, #24
 8004fca:	af02      	add	r7, sp, #8
 8004fcc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d101      	bne.n	8004fd8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e059      	b.n	800508c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d106      	bne.n	8004ff8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f00e fe7a 	bl	8013cec <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2203      	movs	r2, #3
 8004ffc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005006:	d102      	bne.n	800500e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4618      	mov	r0, r3
 8005014:	f008 fd09 	bl	800da2a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6818      	ldr	r0, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	7c1a      	ldrb	r2, [r3, #16]
 8005020:	f88d 2000 	strb.w	r2, [sp]
 8005024:	3304      	adds	r3, #4
 8005026:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005028:	f008 fc94 	bl	800d954 <USB_CoreInit>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d005      	beq.n	800503e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2202      	movs	r2, #2
 8005036:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e026      	b.n	800508c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2101      	movs	r1, #1
 8005044:	4618      	mov	r0, r3
 8005046:	f008 fd01 	bl	800da4c <USB_SetCurrentMode>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d005      	beq.n	800505c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2202      	movs	r2, #2
 8005054:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e017      	b.n	800508c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6818      	ldr	r0, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	7c1a      	ldrb	r2, [r3, #16]
 8005064:	f88d 2000 	strb.w	r2, [sp]
 8005068:	3304      	adds	r3, #4
 800506a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800506c:	f008 feaa 	bl	800ddc4 <USB_HostInit>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d005      	beq.n	8005082 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2202      	movs	r2, #2
 800507a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e004      	b.n	800508c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3710      	adds	r7, #16
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8005094:	b590      	push	{r4, r7, lr}
 8005096:	b08b      	sub	sp, #44	@ 0x2c
 8005098:	af04      	add	r7, sp, #16
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	4608      	mov	r0, r1
 800509e:	4611      	mov	r1, r2
 80050a0:	461a      	mov	r2, r3
 80050a2:	4603      	mov	r3, r0
 80050a4:	70fb      	strb	r3, [r7, #3]
 80050a6:	460b      	mov	r3, r1
 80050a8:	70bb      	strb	r3, [r7, #2]
 80050aa:	4613      	mov	r3, r2
 80050ac:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80050ae:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80050b0:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d101      	bne.n	80050c0 <HAL_HCD_HC_Init+0x2c>
 80050bc:	2302      	movs	r3, #2
 80050be:	e09d      	b.n	80051fc <HAL_HCD_HC_Init+0x168>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80050c8:	78fa      	ldrb	r2, [r7, #3]
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	4613      	mov	r3, r2
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	1a9b      	subs	r3, r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	440b      	add	r3, r1
 80050d6:	3319      	adds	r3, #25
 80050d8:	2200      	movs	r2, #0
 80050da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80050dc:	78fa      	ldrb	r2, [r7, #3]
 80050de:	6879      	ldr	r1, [r7, #4]
 80050e0:	4613      	mov	r3, r2
 80050e2:	011b      	lsls	r3, r3, #4
 80050e4:	1a9b      	subs	r3, r3, r2
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	440b      	add	r3, r1
 80050ea:	3314      	adds	r3, #20
 80050ec:	787a      	ldrb	r2, [r7, #1]
 80050ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80050f0:	78fa      	ldrb	r2, [r7, #3]
 80050f2:	6879      	ldr	r1, [r7, #4]
 80050f4:	4613      	mov	r3, r2
 80050f6:	011b      	lsls	r3, r3, #4
 80050f8:	1a9b      	subs	r3, r3, r2
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	440b      	add	r3, r1
 80050fe:	3315      	adds	r3, #21
 8005100:	78fa      	ldrb	r2, [r7, #3]
 8005102:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005104:	78fa      	ldrb	r2, [r7, #3]
 8005106:	6879      	ldr	r1, [r7, #4]
 8005108:	4613      	mov	r3, r2
 800510a:	011b      	lsls	r3, r3, #4
 800510c:	1a9b      	subs	r3, r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	440b      	add	r3, r1
 8005112:	3326      	adds	r3, #38	@ 0x26
 8005114:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8005118:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800511a:	78fa      	ldrb	r2, [r7, #3]
 800511c:	78bb      	ldrb	r3, [r7, #2]
 800511e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005122:	b2d8      	uxtb	r0, r3
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	4613      	mov	r3, r2
 8005128:	011b      	lsls	r3, r3, #4
 800512a:	1a9b      	subs	r3, r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	440b      	add	r3, r1
 8005130:	3316      	adds	r3, #22
 8005132:	4602      	mov	r2, r0
 8005134:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8005136:	78fb      	ldrb	r3, [r7, #3]
 8005138:	4619      	mov	r1, r3
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 fba4 	bl	8005888 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8005140:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005144:	2b00      	cmp	r3, #0
 8005146:	da0a      	bge.n	800515e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005148:	78fa      	ldrb	r2, [r7, #3]
 800514a:	6879      	ldr	r1, [r7, #4]
 800514c:	4613      	mov	r3, r2
 800514e:	011b      	lsls	r3, r3, #4
 8005150:	1a9b      	subs	r3, r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	440b      	add	r3, r1
 8005156:	3317      	adds	r3, #23
 8005158:	2201      	movs	r2, #1
 800515a:	701a      	strb	r2, [r3, #0]
 800515c:	e009      	b.n	8005172 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800515e:	78fa      	ldrb	r2, [r7, #3]
 8005160:	6879      	ldr	r1, [r7, #4]
 8005162:	4613      	mov	r3, r2
 8005164:	011b      	lsls	r3, r3, #4
 8005166:	1a9b      	subs	r3, r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	440b      	add	r3, r1
 800516c:	3317      	adds	r3, #23
 800516e:	2200      	movs	r2, #0
 8005170:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4618      	mov	r0, r3
 8005178:	f008 ff7c 	bl	800e074 <USB_GetHostSpeed>
 800517c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800517e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005182:	2b01      	cmp	r3, #1
 8005184:	d10b      	bne.n	800519e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8005186:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800518a:	2b01      	cmp	r3, #1
 800518c:	d107      	bne.n	800519e <HAL_HCD_HC_Init+0x10a>
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d104      	bne.n	800519e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	2bbc      	cmp	r3, #188	@ 0xbc
 8005198:	d901      	bls.n	800519e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800519a:	23bc      	movs	r3, #188	@ 0xbc
 800519c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800519e:	78fa      	ldrb	r2, [r7, #3]
 80051a0:	6879      	ldr	r1, [r7, #4]
 80051a2:	4613      	mov	r3, r2
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	1a9b      	subs	r3, r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	440b      	add	r3, r1
 80051ac:	3318      	adds	r3, #24
 80051ae:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80051b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80051b4:	78fa      	ldrb	r2, [r7, #3]
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	b298      	uxth	r0, r3
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	4613      	mov	r3, r2
 80051be:	011b      	lsls	r3, r3, #4
 80051c0:	1a9b      	subs	r3, r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	440b      	add	r3, r1
 80051c6:	3328      	adds	r3, #40	@ 0x28
 80051c8:	4602      	mov	r2, r0
 80051ca:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6818      	ldr	r0, [r3, #0]
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	787c      	ldrb	r4, [r7, #1]
 80051d6:	78ba      	ldrb	r2, [r7, #2]
 80051d8:	78f9      	ldrb	r1, [r7, #3]
 80051da:	9302      	str	r3, [sp, #8]
 80051dc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051e0:	9301      	str	r3, [sp, #4]
 80051e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80051e6:	9300      	str	r3, [sp, #0]
 80051e8:	4623      	mov	r3, r4
 80051ea:	f008 ff6b 	bl	800e0c4 <USB_HC_Init>
 80051ee:	4603      	mov	r3, r0
 80051f0:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80051fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	371c      	adds	r7, #28
 8005200:	46bd      	mov	sp, r7
 8005202:	bd90      	pop	{r4, r7, pc}

08005204 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	4608      	mov	r0, r1
 800520e:	4611      	mov	r1, r2
 8005210:	461a      	mov	r2, r3
 8005212:	4603      	mov	r3, r0
 8005214:	70fb      	strb	r3, [r7, #3]
 8005216:	460b      	mov	r3, r1
 8005218:	70bb      	strb	r3, [r7, #2]
 800521a:	4613      	mov	r3, r2
 800521c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800521e:	78fa      	ldrb	r2, [r7, #3]
 8005220:	6879      	ldr	r1, [r7, #4]
 8005222:	4613      	mov	r3, r2
 8005224:	011b      	lsls	r3, r3, #4
 8005226:	1a9b      	subs	r3, r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	440b      	add	r3, r1
 800522c:	3317      	adds	r3, #23
 800522e:	78ba      	ldrb	r2, [r7, #2]
 8005230:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005232:	78fa      	ldrb	r2, [r7, #3]
 8005234:	6879      	ldr	r1, [r7, #4]
 8005236:	4613      	mov	r3, r2
 8005238:	011b      	lsls	r3, r3, #4
 800523a:	1a9b      	subs	r3, r3, r2
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	440b      	add	r3, r1
 8005240:	3326      	adds	r3, #38	@ 0x26
 8005242:	787a      	ldrb	r2, [r7, #1]
 8005244:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005246:	7c3b      	ldrb	r3, [r7, #16]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d114      	bne.n	8005276 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800524c:	78fa      	ldrb	r2, [r7, #3]
 800524e:	6879      	ldr	r1, [r7, #4]
 8005250:	4613      	mov	r3, r2
 8005252:	011b      	lsls	r3, r3, #4
 8005254:	1a9b      	subs	r3, r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	440b      	add	r3, r1
 800525a:	332a      	adds	r3, #42	@ 0x2a
 800525c:	2203      	movs	r2, #3
 800525e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005260:	78fa      	ldrb	r2, [r7, #3]
 8005262:	6879      	ldr	r1, [r7, #4]
 8005264:	4613      	mov	r3, r2
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	1a9b      	subs	r3, r3, r2
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	440b      	add	r3, r1
 800526e:	3319      	adds	r3, #25
 8005270:	7f3a      	ldrb	r2, [r7, #28]
 8005272:	701a      	strb	r2, [r3, #0]
 8005274:	e009      	b.n	800528a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005276:	78fa      	ldrb	r2, [r7, #3]
 8005278:	6879      	ldr	r1, [r7, #4]
 800527a:	4613      	mov	r3, r2
 800527c:	011b      	lsls	r3, r3, #4
 800527e:	1a9b      	subs	r3, r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	440b      	add	r3, r1
 8005284:	332a      	adds	r3, #42	@ 0x2a
 8005286:	2202      	movs	r2, #2
 8005288:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800528a:	787b      	ldrb	r3, [r7, #1]
 800528c:	2b03      	cmp	r3, #3
 800528e:	f200 8102 	bhi.w	8005496 <HAL_HCD_HC_SubmitRequest+0x292>
 8005292:	a201      	add	r2, pc, #4	@ (adr r2, 8005298 <HAL_HCD_HC_SubmitRequest+0x94>)
 8005294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005298:	080052a9 	.word	0x080052a9
 800529c:	08005481 	.word	0x08005481
 80052a0:	0800536d 	.word	0x0800536d
 80052a4:	080053f7 	.word	0x080053f7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80052a8:	7c3b      	ldrb	r3, [r7, #16]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	f040 80f5 	bne.w	800549a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80052b0:	78bb      	ldrb	r3, [r7, #2]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d12d      	bne.n	8005312 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80052b6:	8b3b      	ldrh	r3, [r7, #24]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d109      	bne.n	80052d0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80052bc:	78fa      	ldrb	r2, [r7, #3]
 80052be:	6879      	ldr	r1, [r7, #4]
 80052c0:	4613      	mov	r3, r2
 80052c2:	011b      	lsls	r3, r3, #4
 80052c4:	1a9b      	subs	r3, r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	440b      	add	r3, r1
 80052ca:	333d      	adds	r3, #61	@ 0x3d
 80052cc:	2201      	movs	r2, #1
 80052ce:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80052d0:	78fa      	ldrb	r2, [r7, #3]
 80052d2:	6879      	ldr	r1, [r7, #4]
 80052d4:	4613      	mov	r3, r2
 80052d6:	011b      	lsls	r3, r3, #4
 80052d8:	1a9b      	subs	r3, r3, r2
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	440b      	add	r3, r1
 80052de:	333d      	adds	r3, #61	@ 0x3d
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10a      	bne.n	80052fc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80052e6:	78fa      	ldrb	r2, [r7, #3]
 80052e8:	6879      	ldr	r1, [r7, #4]
 80052ea:	4613      	mov	r3, r2
 80052ec:	011b      	lsls	r3, r3, #4
 80052ee:	1a9b      	subs	r3, r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	440b      	add	r3, r1
 80052f4:	332a      	adds	r3, #42	@ 0x2a
 80052f6:	2200      	movs	r2, #0
 80052f8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80052fa:	e0ce      	b.n	800549a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80052fc:	78fa      	ldrb	r2, [r7, #3]
 80052fe:	6879      	ldr	r1, [r7, #4]
 8005300:	4613      	mov	r3, r2
 8005302:	011b      	lsls	r3, r3, #4
 8005304:	1a9b      	subs	r3, r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	440b      	add	r3, r1
 800530a:	332a      	adds	r3, #42	@ 0x2a
 800530c:	2202      	movs	r2, #2
 800530e:	701a      	strb	r2, [r3, #0]
      break;
 8005310:	e0c3      	b.n	800549a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8005312:	78fa      	ldrb	r2, [r7, #3]
 8005314:	6879      	ldr	r1, [r7, #4]
 8005316:	4613      	mov	r3, r2
 8005318:	011b      	lsls	r3, r3, #4
 800531a:	1a9b      	subs	r3, r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	440b      	add	r3, r1
 8005320:	331a      	adds	r3, #26
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	2b01      	cmp	r3, #1
 8005326:	f040 80b8 	bne.w	800549a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800532a:	78fa      	ldrb	r2, [r7, #3]
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	4613      	mov	r3, r2
 8005330:	011b      	lsls	r3, r3, #4
 8005332:	1a9b      	subs	r3, r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	440b      	add	r3, r1
 8005338:	333c      	adds	r3, #60	@ 0x3c
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10a      	bne.n	8005356 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005340:	78fa      	ldrb	r2, [r7, #3]
 8005342:	6879      	ldr	r1, [r7, #4]
 8005344:	4613      	mov	r3, r2
 8005346:	011b      	lsls	r3, r3, #4
 8005348:	1a9b      	subs	r3, r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	440b      	add	r3, r1
 800534e:	332a      	adds	r3, #42	@ 0x2a
 8005350:	2200      	movs	r2, #0
 8005352:	701a      	strb	r2, [r3, #0]
      break;
 8005354:	e0a1      	b.n	800549a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005356:	78fa      	ldrb	r2, [r7, #3]
 8005358:	6879      	ldr	r1, [r7, #4]
 800535a:	4613      	mov	r3, r2
 800535c:	011b      	lsls	r3, r3, #4
 800535e:	1a9b      	subs	r3, r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	440b      	add	r3, r1
 8005364:	332a      	adds	r3, #42	@ 0x2a
 8005366:	2202      	movs	r2, #2
 8005368:	701a      	strb	r2, [r3, #0]
      break;
 800536a:	e096      	b.n	800549a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800536c:	78bb      	ldrb	r3, [r7, #2]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d120      	bne.n	80053b4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005372:	78fa      	ldrb	r2, [r7, #3]
 8005374:	6879      	ldr	r1, [r7, #4]
 8005376:	4613      	mov	r3, r2
 8005378:	011b      	lsls	r3, r3, #4
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	440b      	add	r3, r1
 8005380:	333d      	adds	r3, #61	@ 0x3d
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10a      	bne.n	800539e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005388:	78fa      	ldrb	r2, [r7, #3]
 800538a:	6879      	ldr	r1, [r7, #4]
 800538c:	4613      	mov	r3, r2
 800538e:	011b      	lsls	r3, r3, #4
 8005390:	1a9b      	subs	r3, r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	440b      	add	r3, r1
 8005396:	332a      	adds	r3, #42	@ 0x2a
 8005398:	2200      	movs	r2, #0
 800539a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800539c:	e07e      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800539e:	78fa      	ldrb	r2, [r7, #3]
 80053a0:	6879      	ldr	r1, [r7, #4]
 80053a2:	4613      	mov	r3, r2
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	1a9b      	subs	r3, r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	440b      	add	r3, r1
 80053ac:	332a      	adds	r3, #42	@ 0x2a
 80053ae:	2202      	movs	r2, #2
 80053b0:	701a      	strb	r2, [r3, #0]
      break;
 80053b2:	e073      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80053b4:	78fa      	ldrb	r2, [r7, #3]
 80053b6:	6879      	ldr	r1, [r7, #4]
 80053b8:	4613      	mov	r3, r2
 80053ba:	011b      	lsls	r3, r3, #4
 80053bc:	1a9b      	subs	r3, r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	440b      	add	r3, r1
 80053c2:	333c      	adds	r3, #60	@ 0x3c
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10a      	bne.n	80053e0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80053ca:	78fa      	ldrb	r2, [r7, #3]
 80053cc:	6879      	ldr	r1, [r7, #4]
 80053ce:	4613      	mov	r3, r2
 80053d0:	011b      	lsls	r3, r3, #4
 80053d2:	1a9b      	subs	r3, r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	440b      	add	r3, r1
 80053d8:	332a      	adds	r3, #42	@ 0x2a
 80053da:	2200      	movs	r2, #0
 80053dc:	701a      	strb	r2, [r3, #0]
      break;
 80053de:	e05d      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80053e0:	78fa      	ldrb	r2, [r7, #3]
 80053e2:	6879      	ldr	r1, [r7, #4]
 80053e4:	4613      	mov	r3, r2
 80053e6:	011b      	lsls	r3, r3, #4
 80053e8:	1a9b      	subs	r3, r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	440b      	add	r3, r1
 80053ee:	332a      	adds	r3, #42	@ 0x2a
 80053f0:	2202      	movs	r2, #2
 80053f2:	701a      	strb	r2, [r3, #0]
      break;
 80053f4:	e052      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80053f6:	78bb      	ldrb	r3, [r7, #2]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d120      	bne.n	800543e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80053fc:	78fa      	ldrb	r2, [r7, #3]
 80053fe:	6879      	ldr	r1, [r7, #4]
 8005400:	4613      	mov	r3, r2
 8005402:	011b      	lsls	r3, r3, #4
 8005404:	1a9b      	subs	r3, r3, r2
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	440b      	add	r3, r1
 800540a:	333d      	adds	r3, #61	@ 0x3d
 800540c:	781b      	ldrb	r3, [r3, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10a      	bne.n	8005428 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005412:	78fa      	ldrb	r2, [r7, #3]
 8005414:	6879      	ldr	r1, [r7, #4]
 8005416:	4613      	mov	r3, r2
 8005418:	011b      	lsls	r3, r3, #4
 800541a:	1a9b      	subs	r3, r3, r2
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	440b      	add	r3, r1
 8005420:	332a      	adds	r3, #42	@ 0x2a
 8005422:	2200      	movs	r2, #0
 8005424:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005426:	e039      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005428:	78fa      	ldrb	r2, [r7, #3]
 800542a:	6879      	ldr	r1, [r7, #4]
 800542c:	4613      	mov	r3, r2
 800542e:	011b      	lsls	r3, r3, #4
 8005430:	1a9b      	subs	r3, r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	440b      	add	r3, r1
 8005436:	332a      	adds	r3, #42	@ 0x2a
 8005438:	2202      	movs	r2, #2
 800543a:	701a      	strb	r2, [r3, #0]
      break;
 800543c:	e02e      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800543e:	78fa      	ldrb	r2, [r7, #3]
 8005440:	6879      	ldr	r1, [r7, #4]
 8005442:	4613      	mov	r3, r2
 8005444:	011b      	lsls	r3, r3, #4
 8005446:	1a9b      	subs	r3, r3, r2
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	440b      	add	r3, r1
 800544c:	333c      	adds	r3, #60	@ 0x3c
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10a      	bne.n	800546a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005454:	78fa      	ldrb	r2, [r7, #3]
 8005456:	6879      	ldr	r1, [r7, #4]
 8005458:	4613      	mov	r3, r2
 800545a:	011b      	lsls	r3, r3, #4
 800545c:	1a9b      	subs	r3, r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	440b      	add	r3, r1
 8005462:	332a      	adds	r3, #42	@ 0x2a
 8005464:	2200      	movs	r2, #0
 8005466:	701a      	strb	r2, [r3, #0]
      break;
 8005468:	e018      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800546a:	78fa      	ldrb	r2, [r7, #3]
 800546c:	6879      	ldr	r1, [r7, #4]
 800546e:	4613      	mov	r3, r2
 8005470:	011b      	lsls	r3, r3, #4
 8005472:	1a9b      	subs	r3, r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	440b      	add	r3, r1
 8005478:	332a      	adds	r3, #42	@ 0x2a
 800547a:	2202      	movs	r2, #2
 800547c:	701a      	strb	r2, [r3, #0]
      break;
 800547e:	e00d      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005480:	78fa      	ldrb	r2, [r7, #3]
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	4613      	mov	r3, r2
 8005486:	011b      	lsls	r3, r3, #4
 8005488:	1a9b      	subs	r3, r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	440b      	add	r3, r1
 800548e:	332a      	adds	r3, #42	@ 0x2a
 8005490:	2200      	movs	r2, #0
 8005492:	701a      	strb	r2, [r3, #0]
      break;
 8005494:	e002      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8005496:	bf00      	nop
 8005498:	e000      	b.n	800549c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800549a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800549c:	78fa      	ldrb	r2, [r7, #3]
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	4613      	mov	r3, r2
 80054a2:	011b      	lsls	r3, r3, #4
 80054a4:	1a9b      	subs	r3, r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	332c      	adds	r3, #44	@ 0x2c
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80054b0:	78fa      	ldrb	r2, [r7, #3]
 80054b2:	8b39      	ldrh	r1, [r7, #24]
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	4613      	mov	r3, r2
 80054b8:	011b      	lsls	r3, r3, #4
 80054ba:	1a9b      	subs	r3, r3, r2
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	4403      	add	r3, r0
 80054c0:	3334      	adds	r3, #52	@ 0x34
 80054c2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80054c4:	78fa      	ldrb	r2, [r7, #3]
 80054c6:	6879      	ldr	r1, [r7, #4]
 80054c8:	4613      	mov	r3, r2
 80054ca:	011b      	lsls	r3, r3, #4
 80054cc:	1a9b      	subs	r3, r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	334c      	adds	r3, #76	@ 0x4c
 80054d4:	2200      	movs	r2, #0
 80054d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80054d8:	78fa      	ldrb	r2, [r7, #3]
 80054da:	6879      	ldr	r1, [r7, #4]
 80054dc:	4613      	mov	r3, r2
 80054de:	011b      	lsls	r3, r3, #4
 80054e0:	1a9b      	subs	r3, r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	440b      	add	r3, r1
 80054e6:	3338      	adds	r3, #56	@ 0x38
 80054e8:	2200      	movs	r2, #0
 80054ea:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80054ec:	78fa      	ldrb	r2, [r7, #3]
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	4613      	mov	r3, r2
 80054f2:	011b      	lsls	r3, r3, #4
 80054f4:	1a9b      	subs	r3, r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	440b      	add	r3, r1
 80054fa:	3315      	adds	r3, #21
 80054fc:	78fa      	ldrb	r2, [r7, #3]
 80054fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005500:	78fa      	ldrb	r2, [r7, #3]
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	4613      	mov	r3, r2
 8005506:	011b      	lsls	r3, r3, #4
 8005508:	1a9b      	subs	r3, r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	334d      	adds	r3, #77	@ 0x4d
 8005510:	2200      	movs	r2, #0
 8005512:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6818      	ldr	r0, [r3, #0]
 8005518:	78fa      	ldrb	r2, [r7, #3]
 800551a:	4613      	mov	r3, r2
 800551c:	011b      	lsls	r3, r3, #4
 800551e:	1a9b      	subs	r3, r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	3310      	adds	r3, #16
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	4413      	add	r3, r2
 8005528:	1d19      	adds	r1, r3, #4
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	799b      	ldrb	r3, [r3, #6]
 800552e:	461a      	mov	r2, r3
 8005530:	f008 fef4 	bl	800e31c <USB_HC_StartXfer>
 8005534:	4603      	mov	r3, r0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop

08005540 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4618      	mov	r0, r3
 8005558:	f008 fbee 	bl	800dd38 <USB_GetMode>
 800555c:	4603      	mov	r3, r0
 800555e:	2b01      	cmp	r3, #1
 8005560:	f040 80fb 	bne.w	800575a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4618      	mov	r0, r3
 800556a:	f008 fbb1 	bl	800dcd0 <USB_ReadInterrupts>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 80f1 	beq.w	8005758 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4618      	mov	r0, r3
 800557c:	f008 fba8 	bl	800dcd0 <USB_ReadInterrupts>
 8005580:	4603      	mov	r3, r0
 8005582:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005586:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800558a:	d104      	bne.n	8005596 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8005594:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4618      	mov	r0, r3
 800559c:	f008 fb98 	bl	800dcd0 <USB_ReadInterrupts>
 80055a0:	4603      	mov	r3, r0
 80055a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055aa:	d104      	bne.n	80055b6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80055b4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f008 fb88 	bl	800dcd0 <USB_ReadInterrupts>
 80055c0:	4603      	mov	r3, r0
 80055c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055ca:	d104      	bne.n	80055d6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80055d4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4618      	mov	r0, r3
 80055dc:	f008 fb78 	bl	800dcd0 <USB_ReadInterrupts>
 80055e0:	4603      	mov	r3, r0
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d103      	bne.n	80055f2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2202      	movs	r2, #2
 80055f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f008 fb6a 	bl	800dcd0 <USB_ReadInterrupts>
 80055fc:	4603      	mov	r3, r0
 80055fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005602:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005606:	d120      	bne.n	800564a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005610:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b00      	cmp	r3, #0
 8005620:	d113      	bne.n	800564a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8005622:	2110      	movs	r1, #16
 8005624:	6938      	ldr	r0, [r7, #16]
 8005626:	f008 fa5d 	bl	800dae4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800562a:	6938      	ldr	r0, [r7, #16]
 800562c:	f008 fa8c 	bl	800db48 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	7a5b      	ldrb	r3, [r3, #9]
 8005634:	2b02      	cmp	r3, #2
 8005636:	d105      	bne.n	8005644 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2101      	movs	r1, #1
 800563e:	4618      	mov	r0, r3
 8005640:	f008 fc78 	bl	800df34 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f00e fbc3 	bl	8013dd0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4618      	mov	r0, r3
 8005650:	f008 fb3e 	bl	800dcd0 <USB_ReadInterrupts>
 8005654:	4603      	mov	r3, r0
 8005656:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800565a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800565e:	d102      	bne.n	8005666 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f001 fd4d 	bl	8007100 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4618      	mov	r0, r3
 800566c:	f008 fb30 	bl	800dcd0 <USB_ReadInterrupts>
 8005670:	4603      	mov	r3, r0
 8005672:	f003 0308 	and.w	r3, r3, #8
 8005676:	2b08      	cmp	r3, #8
 8005678:	d106      	bne.n	8005688 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f00e fb8c 	bl	8013d98 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2208      	movs	r2, #8
 8005686:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4618      	mov	r0, r3
 800568e:	f008 fb1f 	bl	800dcd0 <USB_ReadInterrupts>
 8005692:	4603      	mov	r3, r0
 8005694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005698:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800569c:	d139      	bne.n	8005712 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f009 f8b4 	bl	800e810 <USB_HC_ReadInterrupt>
 80056a8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80056aa:	2300      	movs	r3, #0
 80056ac:	617b      	str	r3, [r7, #20]
 80056ae:	e025      	b.n	80056fc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	fa22 f303 	lsr.w	r3, r2, r3
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d018      	beq.n	80056f6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	015a      	lsls	r2, r3, #5
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4413      	add	r3, r2
 80056cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056da:	d106      	bne.n	80056ea <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	4619      	mov	r1, r3
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f905 	bl	80058f2 <HCD_HC_IN_IRQHandler>
 80056e8:	e005      	b.n	80056f6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	4619      	mov	r1, r3
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 ff67 	bl	80065c4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	3301      	adds	r3, #1
 80056fa:	617b      	str	r3, [r7, #20]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	795b      	ldrb	r3, [r3, #5]
 8005700:	461a      	mov	r2, r3
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	4293      	cmp	r3, r2
 8005706:	d3d3      	bcc.n	80056b0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005710:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4618      	mov	r0, r3
 8005718:	f008 fada 	bl	800dcd0 <USB_ReadInterrupts>
 800571c:	4603      	mov	r3, r0
 800571e:	f003 0310 	and.w	r3, r3, #16
 8005722:	2b10      	cmp	r3, #16
 8005724:	d101      	bne.n	800572a <HAL_HCD_IRQHandler+0x1ea>
 8005726:	2301      	movs	r3, #1
 8005728:	e000      	b.n	800572c <HAL_HCD_IRQHandler+0x1ec>
 800572a:	2300      	movs	r3, #0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d014      	beq.n	800575a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699a      	ldr	r2, [r3, #24]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f022 0210 	bic.w	r2, r2, #16
 800573e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f001 fbfe 	bl	8006f42 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	699a      	ldr	r2, [r3, #24]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f042 0210 	orr.w	r2, r2, #16
 8005754:	619a      	str	r2, [r3, #24]
 8005756:	e000      	b.n	800575a <HAL_HCD_IRQHandler+0x21a>
      return;
 8005758:	bf00      	nop
    }
  }
}
 800575a:	3718      	adds	r7, #24
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800576e:	2b01      	cmp	r3, #1
 8005770:	d101      	bne.n	8005776 <HAL_HCD_Start+0x16>
 8005772:	2302      	movs	r3, #2
 8005774:	e013      	b.n	800579e <HAL_HCD_Start+0x3e>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2101      	movs	r1, #1
 8005784:	4618      	mov	r0, r3
 8005786:	f008 fc3c 	bl	800e002 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4618      	mov	r0, r3
 8005790:	f008 f93a 	bl	800da08 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3708      	adds	r7, #8
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b082      	sub	sp, #8
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d101      	bne.n	80057bc <HAL_HCD_Stop+0x16>
 80057b8:	2302      	movs	r3, #2
 80057ba:	e00d      	b.n	80057d8 <HAL_HCD_Stop+0x32>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f009 f98f 	bl	800eaec <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3708      	adds	r7, #8
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4618      	mov	r0, r3
 80057ee:	f008 fbde 	bl	800dfae <USB_ResetPort>
 80057f2:	4603      	mov	r3, r0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3708      	adds	r7, #8
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	460b      	mov	r3, r1
 8005806:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005808:	78fa      	ldrb	r2, [r7, #3]
 800580a:	6879      	ldr	r1, [r7, #4]
 800580c:	4613      	mov	r3, r2
 800580e:	011b      	lsls	r3, r3, #4
 8005810:	1a9b      	subs	r3, r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	440b      	add	r3, r1
 8005816:	334c      	adds	r3, #76	@ 0x4c
 8005818:	781b      	ldrb	r3, [r3, #0]
}
 800581a:	4618      	mov	r0, r3
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr

08005826 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8005826:	b480      	push	{r7}
 8005828:	b083      	sub	sp, #12
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
 800582e:	460b      	mov	r3, r1
 8005830:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005832:	78fa      	ldrb	r2, [r7, #3]
 8005834:	6879      	ldr	r1, [r7, #4]
 8005836:	4613      	mov	r3, r2
 8005838:	011b      	lsls	r3, r3, #4
 800583a:	1a9b      	subs	r3, r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	440b      	add	r3, r1
 8005840:	3338      	adds	r3, #56	@ 0x38
 8005842:	681b      	ldr	r3, [r3, #0]
}
 8005844:	4618      	mov	r0, r3
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4618      	mov	r0, r3
 800585e:	f008 fc20 	bl	800e0a2 <USB_GetCurrentFrame>
 8005862:	4603      	mov	r3, r0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3708      	adds	r7, #8
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4618      	mov	r0, r3
 800587a:	f008 fbfb 	bl	800e074 <USB_GetHostSpeed>
 800587e:	4603      	mov	r3, r0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3708      	adds	r7, #8
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	460b      	mov	r3, r1
 8005892:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8005894:	78fa      	ldrb	r2, [r7, #3]
 8005896:	6879      	ldr	r1, [r7, #4]
 8005898:	4613      	mov	r3, r2
 800589a:	011b      	lsls	r3, r3, #4
 800589c:	1a9b      	subs	r3, r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	440b      	add	r3, r1
 80058a2:	331a      	adds	r3, #26
 80058a4:	2200      	movs	r2, #0
 80058a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80058a8:	78fa      	ldrb	r2, [r7, #3]
 80058aa:	6879      	ldr	r1, [r7, #4]
 80058ac:	4613      	mov	r3, r2
 80058ae:	011b      	lsls	r3, r3, #4
 80058b0:	1a9b      	subs	r3, r3, r2
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	440b      	add	r3, r1
 80058b6:	331b      	adds	r3, #27
 80058b8:	2200      	movs	r2, #0
 80058ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80058bc:	78fa      	ldrb	r2, [r7, #3]
 80058be:	6879      	ldr	r1, [r7, #4]
 80058c0:	4613      	mov	r3, r2
 80058c2:	011b      	lsls	r3, r3, #4
 80058c4:	1a9b      	subs	r3, r3, r2
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	440b      	add	r3, r1
 80058ca:	3325      	adds	r3, #37	@ 0x25
 80058cc:	2200      	movs	r2, #0
 80058ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80058d0:	78fa      	ldrb	r2, [r7, #3]
 80058d2:	6879      	ldr	r1, [r7, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	011b      	lsls	r3, r3, #4
 80058d8:	1a9b      	subs	r3, r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	3324      	adds	r3, #36	@ 0x24
 80058e0:	2200      	movs	r2, #0
 80058e2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80058e4:	2300      	movs	r3, #0
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	370c      	adds	r7, #12
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr

080058f2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b086      	sub	sp, #24
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
 80058fa:	460b      	mov	r3, r1
 80058fc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	78fa      	ldrb	r2, [r7, #3]
 800590e:	4611      	mov	r1, r2
 8005910:	4618      	mov	r0, r3
 8005912:	f008 f9f0 	bl	800dcf6 <USB_ReadChInterrupts>
 8005916:	4603      	mov	r3, r0
 8005918:	f003 0304 	and.w	r3, r3, #4
 800591c:	2b04      	cmp	r3, #4
 800591e:	d11a      	bne.n	8005956 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005920:	78fb      	ldrb	r3, [r7, #3]
 8005922:	015a      	lsls	r2, r3, #5
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	4413      	add	r3, r2
 8005928:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800592c:	461a      	mov	r2, r3
 800592e:	2304      	movs	r3, #4
 8005930:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005932:	78fa      	ldrb	r2, [r7, #3]
 8005934:	6879      	ldr	r1, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	011b      	lsls	r3, r3, #4
 800593a:	1a9b      	subs	r3, r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	440b      	add	r3, r1
 8005940:	334d      	adds	r3, #77	@ 0x4d
 8005942:	2207      	movs	r2, #7
 8005944:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	78fa      	ldrb	r2, [r7, #3]
 800594c:	4611      	mov	r1, r2
 800594e:	4618      	mov	r0, r3
 8005950:	f008 ff6f 	bl	800e832 <USB_HC_Halt>
 8005954:	e09e      	b.n	8005a94 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	78fa      	ldrb	r2, [r7, #3]
 800595c:	4611      	mov	r1, r2
 800595e:	4618      	mov	r0, r3
 8005960:	f008 f9c9 	bl	800dcf6 <USB_ReadChInterrupts>
 8005964:	4603      	mov	r3, r0
 8005966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800596a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800596e:	d11b      	bne.n	80059a8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8005970:	78fb      	ldrb	r3, [r7, #3]
 8005972:	015a      	lsls	r2, r3, #5
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	4413      	add	r3, r2
 8005978:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800597c:	461a      	mov	r2, r3
 800597e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005982:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8005984:	78fa      	ldrb	r2, [r7, #3]
 8005986:	6879      	ldr	r1, [r7, #4]
 8005988:	4613      	mov	r3, r2
 800598a:	011b      	lsls	r3, r3, #4
 800598c:	1a9b      	subs	r3, r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	334d      	adds	r3, #77	@ 0x4d
 8005994:	2208      	movs	r2, #8
 8005996:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	78fa      	ldrb	r2, [r7, #3]
 800599e:	4611      	mov	r1, r2
 80059a0:	4618      	mov	r0, r3
 80059a2:	f008 ff46 	bl	800e832 <USB_HC_Halt>
 80059a6:	e075      	b.n	8005a94 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	78fa      	ldrb	r2, [r7, #3]
 80059ae:	4611      	mov	r1, r2
 80059b0:	4618      	mov	r0, r3
 80059b2:	f008 f9a0 	bl	800dcf6 <USB_ReadChInterrupts>
 80059b6:	4603      	mov	r3, r0
 80059b8:	f003 0308 	and.w	r3, r3, #8
 80059bc:	2b08      	cmp	r3, #8
 80059be:	d11a      	bne.n	80059f6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80059c0:	78fb      	ldrb	r3, [r7, #3]
 80059c2:	015a      	lsls	r2, r3, #5
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	4413      	add	r3, r2
 80059c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059cc:	461a      	mov	r2, r3
 80059ce:	2308      	movs	r3, #8
 80059d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80059d2:	78fa      	ldrb	r2, [r7, #3]
 80059d4:	6879      	ldr	r1, [r7, #4]
 80059d6:	4613      	mov	r3, r2
 80059d8:	011b      	lsls	r3, r3, #4
 80059da:	1a9b      	subs	r3, r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	440b      	add	r3, r1
 80059e0:	334d      	adds	r3, #77	@ 0x4d
 80059e2:	2206      	movs	r2, #6
 80059e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	78fa      	ldrb	r2, [r7, #3]
 80059ec:	4611      	mov	r1, r2
 80059ee:	4618      	mov	r0, r3
 80059f0:	f008 ff1f 	bl	800e832 <USB_HC_Halt>
 80059f4:	e04e      	b.n	8005a94 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	78fa      	ldrb	r2, [r7, #3]
 80059fc:	4611      	mov	r1, r2
 80059fe:	4618      	mov	r0, r3
 8005a00:	f008 f979 	bl	800dcf6 <USB_ReadChInterrupts>
 8005a04:	4603      	mov	r3, r0
 8005a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a0e:	d11b      	bne.n	8005a48 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005a10:	78fb      	ldrb	r3, [r7, #3]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a22:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8005a24:	78fa      	ldrb	r2, [r7, #3]
 8005a26:	6879      	ldr	r1, [r7, #4]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	011b      	lsls	r3, r3, #4
 8005a2c:	1a9b      	subs	r3, r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	440b      	add	r3, r1
 8005a32:	334d      	adds	r3, #77	@ 0x4d
 8005a34:	2209      	movs	r2, #9
 8005a36:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	78fa      	ldrb	r2, [r7, #3]
 8005a3e:	4611      	mov	r1, r2
 8005a40:	4618      	mov	r0, r3
 8005a42:	f008 fef6 	bl	800e832 <USB_HC_Halt>
 8005a46:	e025      	b.n	8005a94 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	78fa      	ldrb	r2, [r7, #3]
 8005a4e:	4611      	mov	r1, r2
 8005a50:	4618      	mov	r0, r3
 8005a52:	f008 f950 	bl	800dcf6 <USB_ReadChInterrupts>
 8005a56:	4603      	mov	r3, r0
 8005a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a5c:	2b80      	cmp	r3, #128	@ 0x80
 8005a5e:	d119      	bne.n	8005a94 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005a60:	78fb      	ldrb	r3, [r7, #3]
 8005a62:	015a      	lsls	r2, r3, #5
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	4413      	add	r3, r2
 8005a68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	2380      	movs	r3, #128	@ 0x80
 8005a70:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005a72:	78fa      	ldrb	r2, [r7, #3]
 8005a74:	6879      	ldr	r1, [r7, #4]
 8005a76:	4613      	mov	r3, r2
 8005a78:	011b      	lsls	r3, r3, #4
 8005a7a:	1a9b      	subs	r3, r3, r2
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	440b      	add	r3, r1
 8005a80:	334d      	adds	r3, #77	@ 0x4d
 8005a82:	2207      	movs	r2, #7
 8005a84:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	78fa      	ldrb	r2, [r7, #3]
 8005a8c:	4611      	mov	r1, r2
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f008 fecf 	bl	800e832 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	78fa      	ldrb	r2, [r7, #3]
 8005a9a:	4611      	mov	r1, r2
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f008 f92a 	bl	800dcf6 <USB_ReadChInterrupts>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005aa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aac:	d112      	bne.n	8005ad4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	78fa      	ldrb	r2, [r7, #3]
 8005ab4:	4611      	mov	r1, r2
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f008 febb 	bl	800e832 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005abc:	78fb      	ldrb	r3, [r7, #3]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ac8:	461a      	mov	r2, r3
 8005aca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ace:	6093      	str	r3, [r2, #8]
 8005ad0:	f000 bd75 	b.w	80065be <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	78fa      	ldrb	r2, [r7, #3]
 8005ada:	4611      	mov	r1, r2
 8005adc:	4618      	mov	r0, r3
 8005ade:	f008 f90a 	bl	800dcf6 <USB_ReadChInterrupts>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	f003 0301 	and.w	r3, r3, #1
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	f040 8128 	bne.w	8005d3e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005aee:	78fb      	ldrb	r3, [r7, #3]
 8005af0:	015a      	lsls	r2, r3, #5
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	4413      	add	r3, r2
 8005af6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005afa:	461a      	mov	r2, r3
 8005afc:	2320      	movs	r3, #32
 8005afe:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005b00:	78fa      	ldrb	r2, [r7, #3]
 8005b02:	6879      	ldr	r1, [r7, #4]
 8005b04:	4613      	mov	r3, r2
 8005b06:	011b      	lsls	r3, r3, #4
 8005b08:	1a9b      	subs	r3, r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	440b      	add	r3, r1
 8005b0e:	331b      	adds	r3, #27
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d119      	bne.n	8005b4a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005b16:	78fa      	ldrb	r2, [r7, #3]
 8005b18:	6879      	ldr	r1, [r7, #4]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	1a9b      	subs	r3, r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	440b      	add	r3, r1
 8005b24:	331b      	adds	r3, #27
 8005b26:	2200      	movs	r2, #0
 8005b28:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005b2a:	78fb      	ldrb	r3, [r7, #3]
 8005b2c:	015a      	lsls	r2, r3, #5
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	4413      	add	r3, r2
 8005b32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	78fa      	ldrb	r2, [r7, #3]
 8005b3a:	0151      	lsls	r1, r2, #5
 8005b3c:	693a      	ldr	r2, [r7, #16]
 8005b3e:	440a      	add	r2, r1
 8005b40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b48:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	799b      	ldrb	r3, [r3, #6]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d01b      	beq.n	8005b8a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005b52:	78fa      	ldrb	r2, [r7, #3]
 8005b54:	6879      	ldr	r1, [r7, #4]
 8005b56:	4613      	mov	r3, r2
 8005b58:	011b      	lsls	r3, r3, #4
 8005b5a:	1a9b      	subs	r3, r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	440b      	add	r3, r1
 8005b60:	3330      	adds	r3, #48	@ 0x30
 8005b62:	6819      	ldr	r1, [r3, #0]
 8005b64:	78fb      	ldrb	r3, [r7, #3]
 8005b66:	015a      	lsls	r2, r3, #5
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b76:	78fa      	ldrb	r2, [r7, #3]
 8005b78:	1ac9      	subs	r1, r1, r3
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	011b      	lsls	r3, r3, #4
 8005b80:	1a9b      	subs	r3, r3, r2
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	4403      	add	r3, r0
 8005b86:	3338      	adds	r3, #56	@ 0x38
 8005b88:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8005b8a:	78fa      	ldrb	r2, [r7, #3]
 8005b8c:	6879      	ldr	r1, [r7, #4]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	011b      	lsls	r3, r3, #4
 8005b92:	1a9b      	subs	r3, r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	440b      	add	r3, r1
 8005b98:	334d      	adds	r3, #77	@ 0x4d
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8005b9e:	78fa      	ldrb	r2, [r7, #3]
 8005ba0:	6879      	ldr	r1, [r7, #4]
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	011b      	lsls	r3, r3, #4
 8005ba6:	1a9b      	subs	r3, r3, r2
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	440b      	add	r3, r1
 8005bac:	3344      	adds	r3, #68	@ 0x44
 8005bae:	2200      	movs	r2, #0
 8005bb0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005bb2:	78fb      	ldrb	r3, [r7, #3]
 8005bb4:	015a      	lsls	r2, r3, #5
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005bc4:	78fa      	ldrb	r2, [r7, #3]
 8005bc6:	6879      	ldr	r1, [r7, #4]
 8005bc8:	4613      	mov	r3, r2
 8005bca:	011b      	lsls	r3, r3, #4
 8005bcc:	1a9b      	subs	r3, r3, r2
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	440b      	add	r3, r1
 8005bd2:	3326      	adds	r3, #38	@ 0x26
 8005bd4:	781b      	ldrb	r3, [r3, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00a      	beq.n	8005bf0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005bda:	78fa      	ldrb	r2, [r7, #3]
 8005bdc:	6879      	ldr	r1, [r7, #4]
 8005bde:	4613      	mov	r3, r2
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	1a9b      	subs	r3, r3, r2
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	440b      	add	r3, r1
 8005be8:	3326      	adds	r3, #38	@ 0x26
 8005bea:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d110      	bne.n	8005c12 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	78fa      	ldrb	r2, [r7, #3]
 8005bf6:	4611      	mov	r1, r2
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f008 fe1a 	bl	800e832 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005bfe:	78fb      	ldrb	r3, [r7, #3]
 8005c00:	015a      	lsls	r2, r3, #5
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	4413      	add	r3, r2
 8005c06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	2310      	movs	r3, #16
 8005c0e:	6093      	str	r3, [r2, #8]
 8005c10:	e03d      	b.n	8005c8e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005c12:	78fa      	ldrb	r2, [r7, #3]
 8005c14:	6879      	ldr	r1, [r7, #4]
 8005c16:	4613      	mov	r3, r2
 8005c18:	011b      	lsls	r3, r3, #4
 8005c1a:	1a9b      	subs	r3, r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	440b      	add	r3, r1
 8005c20:	3326      	adds	r3, #38	@ 0x26
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	2b03      	cmp	r3, #3
 8005c26:	d00a      	beq.n	8005c3e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8005c28:	78fa      	ldrb	r2, [r7, #3]
 8005c2a:	6879      	ldr	r1, [r7, #4]
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	011b      	lsls	r3, r3, #4
 8005c30:	1a9b      	subs	r3, r3, r2
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	440b      	add	r3, r1
 8005c36:	3326      	adds	r3, #38	@ 0x26
 8005c38:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d127      	bne.n	8005c8e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005c3e:	78fb      	ldrb	r3, [r7, #3]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	78fa      	ldrb	r2, [r7, #3]
 8005c4e:	0151      	lsls	r1, r2, #5
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	440a      	add	r2, r1
 8005c54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005c5c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005c5e:	78fa      	ldrb	r2, [r7, #3]
 8005c60:	6879      	ldr	r1, [r7, #4]
 8005c62:	4613      	mov	r3, r2
 8005c64:	011b      	lsls	r3, r3, #4
 8005c66:	1a9b      	subs	r3, r3, r2
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	440b      	add	r3, r1
 8005c6c:	334c      	adds	r3, #76	@ 0x4c
 8005c6e:	2201      	movs	r2, #1
 8005c70:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005c72:	78fa      	ldrb	r2, [r7, #3]
 8005c74:	6879      	ldr	r1, [r7, #4]
 8005c76:	4613      	mov	r3, r2
 8005c78:	011b      	lsls	r3, r3, #4
 8005c7a:	1a9b      	subs	r3, r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	440b      	add	r3, r1
 8005c80:	334c      	adds	r3, #76	@ 0x4c
 8005c82:	781a      	ldrb	r2, [r3, #0]
 8005c84:	78fb      	ldrb	r3, [r7, #3]
 8005c86:	4619      	mov	r1, r3
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f00e f8af 	bl	8013dec <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	799b      	ldrb	r3, [r3, #6]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d13b      	bne.n	8005d0e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8005c96:	78fa      	ldrb	r2, [r7, #3]
 8005c98:	6879      	ldr	r1, [r7, #4]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	011b      	lsls	r3, r3, #4
 8005c9e:	1a9b      	subs	r3, r3, r2
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	440b      	add	r3, r1
 8005ca4:	3338      	adds	r3, #56	@ 0x38
 8005ca6:	6819      	ldr	r1, [r3, #0]
 8005ca8:	78fa      	ldrb	r2, [r7, #3]
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	4613      	mov	r3, r2
 8005cae:	011b      	lsls	r3, r3, #4
 8005cb0:	1a9b      	subs	r3, r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4403      	add	r3, r0
 8005cb6:	3328      	adds	r3, #40	@ 0x28
 8005cb8:	881b      	ldrh	r3, [r3, #0]
 8005cba:	440b      	add	r3, r1
 8005cbc:	1e59      	subs	r1, r3, #1
 8005cbe:	78fa      	ldrb	r2, [r7, #3]
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	011b      	lsls	r3, r3, #4
 8005cc6:	1a9b      	subs	r3, r3, r2
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4403      	add	r3, r0
 8005ccc:	3328      	adds	r3, #40	@ 0x28
 8005cce:	881b      	ldrh	r3, [r3, #0]
 8005cd0:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cd4:	f003 0301 	and.w	r3, r3, #1
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f000 8470 	beq.w	80065be <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8005cde:	78fa      	ldrb	r2, [r7, #3]
 8005ce0:	6879      	ldr	r1, [r7, #4]
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	011b      	lsls	r3, r3, #4
 8005ce6:	1a9b      	subs	r3, r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	440b      	add	r3, r1
 8005cec:	333c      	adds	r3, #60	@ 0x3c
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	78fa      	ldrb	r2, [r7, #3]
 8005cf2:	f083 0301 	eor.w	r3, r3, #1
 8005cf6:	b2d8      	uxtb	r0, r3
 8005cf8:	6879      	ldr	r1, [r7, #4]
 8005cfa:	4613      	mov	r3, r2
 8005cfc:	011b      	lsls	r3, r3, #4
 8005cfe:	1a9b      	subs	r3, r3, r2
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	440b      	add	r3, r1
 8005d04:	333c      	adds	r3, #60	@ 0x3c
 8005d06:	4602      	mov	r2, r0
 8005d08:	701a      	strb	r2, [r3, #0]
 8005d0a:	f000 bc58 	b.w	80065be <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8005d0e:	78fa      	ldrb	r2, [r7, #3]
 8005d10:	6879      	ldr	r1, [r7, #4]
 8005d12:	4613      	mov	r3, r2
 8005d14:	011b      	lsls	r3, r3, #4
 8005d16:	1a9b      	subs	r3, r3, r2
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	440b      	add	r3, r1
 8005d1c:	333c      	adds	r3, #60	@ 0x3c
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	78fa      	ldrb	r2, [r7, #3]
 8005d22:	f083 0301 	eor.w	r3, r3, #1
 8005d26:	b2d8      	uxtb	r0, r3
 8005d28:	6879      	ldr	r1, [r7, #4]
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	011b      	lsls	r3, r3, #4
 8005d2e:	1a9b      	subs	r3, r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	440b      	add	r3, r1
 8005d34:	333c      	adds	r3, #60	@ 0x3c
 8005d36:	4602      	mov	r2, r0
 8005d38:	701a      	strb	r2, [r3, #0]
 8005d3a:	f000 bc40 	b.w	80065be <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	78fa      	ldrb	r2, [r7, #3]
 8005d44:	4611      	mov	r1, r2
 8005d46:	4618      	mov	r0, r3
 8005d48:	f007 ffd5 	bl	800dcf6 <USB_ReadChInterrupts>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	f003 0320 	and.w	r3, r3, #32
 8005d52:	2b20      	cmp	r3, #32
 8005d54:	d131      	bne.n	8005dba <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005d56:	78fb      	ldrb	r3, [r7, #3]
 8005d58:	015a      	lsls	r2, r3, #5
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	4413      	add	r3, r2
 8005d5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d62:	461a      	mov	r2, r3
 8005d64:	2320      	movs	r3, #32
 8005d66:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8005d68:	78fa      	ldrb	r2, [r7, #3]
 8005d6a:	6879      	ldr	r1, [r7, #4]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	011b      	lsls	r3, r3, #4
 8005d70:	1a9b      	subs	r3, r3, r2
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	440b      	add	r3, r1
 8005d76:	331a      	adds	r3, #26
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	f040 841f 	bne.w	80065be <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8005d80:	78fa      	ldrb	r2, [r7, #3]
 8005d82:	6879      	ldr	r1, [r7, #4]
 8005d84:	4613      	mov	r3, r2
 8005d86:	011b      	lsls	r3, r3, #4
 8005d88:	1a9b      	subs	r3, r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	440b      	add	r3, r1
 8005d8e:	331b      	adds	r3, #27
 8005d90:	2201      	movs	r2, #1
 8005d92:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8005d94:	78fa      	ldrb	r2, [r7, #3]
 8005d96:	6879      	ldr	r1, [r7, #4]
 8005d98:	4613      	mov	r3, r2
 8005d9a:	011b      	lsls	r3, r3, #4
 8005d9c:	1a9b      	subs	r3, r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	440b      	add	r3, r1
 8005da2:	334d      	adds	r3, #77	@ 0x4d
 8005da4:	2203      	movs	r2, #3
 8005da6:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	78fa      	ldrb	r2, [r7, #3]
 8005dae:	4611      	mov	r1, r2
 8005db0:	4618      	mov	r0, r3
 8005db2:	f008 fd3e 	bl	800e832 <USB_HC_Halt>
 8005db6:	f000 bc02 	b.w	80065be <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	78fa      	ldrb	r2, [r7, #3]
 8005dc0:	4611      	mov	r1, r2
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f007 ff97 	bl	800dcf6 <USB_ReadChInterrupts>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	f003 0302 	and.w	r3, r3, #2
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	f040 8305 	bne.w	80063de <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005dd4:	78fb      	ldrb	r3, [r7, #3]
 8005dd6:	015a      	lsls	r2, r3, #5
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	4413      	add	r3, r2
 8005ddc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005de0:	461a      	mov	r2, r3
 8005de2:	2302      	movs	r3, #2
 8005de4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005de6:	78fa      	ldrb	r2, [r7, #3]
 8005de8:	6879      	ldr	r1, [r7, #4]
 8005dea:	4613      	mov	r3, r2
 8005dec:	011b      	lsls	r3, r3, #4
 8005dee:	1a9b      	subs	r3, r3, r2
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	440b      	add	r3, r1
 8005df4:	334d      	adds	r3, #77	@ 0x4d
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d114      	bne.n	8005e26 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005dfc:	78fa      	ldrb	r2, [r7, #3]
 8005dfe:	6879      	ldr	r1, [r7, #4]
 8005e00:	4613      	mov	r3, r2
 8005e02:	011b      	lsls	r3, r3, #4
 8005e04:	1a9b      	subs	r3, r3, r2
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	440b      	add	r3, r1
 8005e0a:	334d      	adds	r3, #77	@ 0x4d
 8005e0c:	2202      	movs	r2, #2
 8005e0e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005e10:	78fa      	ldrb	r2, [r7, #3]
 8005e12:	6879      	ldr	r1, [r7, #4]
 8005e14:	4613      	mov	r3, r2
 8005e16:	011b      	lsls	r3, r3, #4
 8005e18:	1a9b      	subs	r3, r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	440b      	add	r3, r1
 8005e1e:	334c      	adds	r3, #76	@ 0x4c
 8005e20:	2201      	movs	r2, #1
 8005e22:	701a      	strb	r2, [r3, #0]
 8005e24:	e2cc      	b.n	80063c0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005e26:	78fa      	ldrb	r2, [r7, #3]
 8005e28:	6879      	ldr	r1, [r7, #4]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	011b      	lsls	r3, r3, #4
 8005e2e:	1a9b      	subs	r3, r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	440b      	add	r3, r1
 8005e34:	334d      	adds	r3, #77	@ 0x4d
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	2b06      	cmp	r3, #6
 8005e3a:	d114      	bne.n	8005e66 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005e3c:	78fa      	ldrb	r2, [r7, #3]
 8005e3e:	6879      	ldr	r1, [r7, #4]
 8005e40:	4613      	mov	r3, r2
 8005e42:	011b      	lsls	r3, r3, #4
 8005e44:	1a9b      	subs	r3, r3, r2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	440b      	add	r3, r1
 8005e4a:	334d      	adds	r3, #77	@ 0x4d
 8005e4c:	2202      	movs	r2, #2
 8005e4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8005e50:	78fa      	ldrb	r2, [r7, #3]
 8005e52:	6879      	ldr	r1, [r7, #4]
 8005e54:	4613      	mov	r3, r2
 8005e56:	011b      	lsls	r3, r3, #4
 8005e58:	1a9b      	subs	r3, r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	440b      	add	r3, r1
 8005e5e:	334c      	adds	r3, #76	@ 0x4c
 8005e60:	2205      	movs	r2, #5
 8005e62:	701a      	strb	r2, [r3, #0]
 8005e64:	e2ac      	b.n	80063c0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005e66:	78fa      	ldrb	r2, [r7, #3]
 8005e68:	6879      	ldr	r1, [r7, #4]
 8005e6a:	4613      	mov	r3, r2
 8005e6c:	011b      	lsls	r3, r3, #4
 8005e6e:	1a9b      	subs	r3, r3, r2
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	440b      	add	r3, r1
 8005e74:	334d      	adds	r3, #77	@ 0x4d
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	2b07      	cmp	r3, #7
 8005e7a:	d00b      	beq.n	8005e94 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005e7c:	78fa      	ldrb	r2, [r7, #3]
 8005e7e:	6879      	ldr	r1, [r7, #4]
 8005e80:	4613      	mov	r3, r2
 8005e82:	011b      	lsls	r3, r3, #4
 8005e84:	1a9b      	subs	r3, r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	440b      	add	r3, r1
 8005e8a:	334d      	adds	r3, #77	@ 0x4d
 8005e8c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005e8e:	2b09      	cmp	r3, #9
 8005e90:	f040 80a6 	bne.w	8005fe0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005e94:	78fa      	ldrb	r2, [r7, #3]
 8005e96:	6879      	ldr	r1, [r7, #4]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	011b      	lsls	r3, r3, #4
 8005e9c:	1a9b      	subs	r3, r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	440b      	add	r3, r1
 8005ea2:	334d      	adds	r3, #77	@ 0x4d
 8005ea4:	2202      	movs	r2, #2
 8005ea6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005ea8:	78fa      	ldrb	r2, [r7, #3]
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	4613      	mov	r3, r2
 8005eae:	011b      	lsls	r3, r3, #4
 8005eb0:	1a9b      	subs	r3, r3, r2
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	440b      	add	r3, r1
 8005eb6:	3344      	adds	r3, #68	@ 0x44
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	1c59      	adds	r1, r3, #1
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	011b      	lsls	r3, r3, #4
 8005ec2:	1a9b      	subs	r3, r3, r2
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	4403      	add	r3, r0
 8005ec8:	3344      	adds	r3, #68	@ 0x44
 8005eca:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005ecc:	78fa      	ldrb	r2, [r7, #3]
 8005ece:	6879      	ldr	r1, [r7, #4]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	1a9b      	subs	r3, r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	440b      	add	r3, r1
 8005eda:	3344      	adds	r3, #68	@ 0x44
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d943      	bls.n	8005f6a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005ee2:	78fa      	ldrb	r2, [r7, #3]
 8005ee4:	6879      	ldr	r1, [r7, #4]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	011b      	lsls	r3, r3, #4
 8005eea:	1a9b      	subs	r3, r3, r2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	440b      	add	r3, r1
 8005ef0:	3344      	adds	r3, #68	@ 0x44
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8005ef6:	78fa      	ldrb	r2, [r7, #3]
 8005ef8:	6879      	ldr	r1, [r7, #4]
 8005efa:	4613      	mov	r3, r2
 8005efc:	011b      	lsls	r3, r3, #4
 8005efe:	1a9b      	subs	r3, r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	440b      	add	r3, r1
 8005f04:	331a      	adds	r3, #26
 8005f06:	781b      	ldrb	r3, [r3, #0]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d123      	bne.n	8005f54 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8005f0c:	78fa      	ldrb	r2, [r7, #3]
 8005f0e:	6879      	ldr	r1, [r7, #4]
 8005f10:	4613      	mov	r3, r2
 8005f12:	011b      	lsls	r3, r3, #4
 8005f14:	1a9b      	subs	r3, r3, r2
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	440b      	add	r3, r1
 8005f1a:	331b      	adds	r3, #27
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8005f20:	78fa      	ldrb	r2, [r7, #3]
 8005f22:	6879      	ldr	r1, [r7, #4]
 8005f24:	4613      	mov	r3, r2
 8005f26:	011b      	lsls	r3, r3, #4
 8005f28:	1a9b      	subs	r3, r3, r2
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	440b      	add	r3, r1
 8005f2e:	331c      	adds	r3, #28
 8005f30:	2200      	movs	r2, #0
 8005f32:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005f34:	78fb      	ldrb	r3, [r7, #3]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	78fa      	ldrb	r2, [r7, #3]
 8005f44:	0151      	lsls	r1, r2, #5
 8005f46:	693a      	ldr	r2, [r7, #16]
 8005f48:	440a      	add	r2, r1
 8005f4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f52:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005f54:	78fa      	ldrb	r2, [r7, #3]
 8005f56:	6879      	ldr	r1, [r7, #4]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	1a9b      	subs	r3, r3, r2
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	440b      	add	r3, r1
 8005f62:	334c      	adds	r3, #76	@ 0x4c
 8005f64:	2204      	movs	r2, #4
 8005f66:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005f68:	e229      	b.n	80063be <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005f6a:	78fa      	ldrb	r2, [r7, #3]
 8005f6c:	6879      	ldr	r1, [r7, #4]
 8005f6e:	4613      	mov	r3, r2
 8005f70:	011b      	lsls	r3, r3, #4
 8005f72:	1a9b      	subs	r3, r3, r2
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	440b      	add	r3, r1
 8005f78:	334c      	adds	r3, #76	@ 0x4c
 8005f7a:	2202      	movs	r2, #2
 8005f7c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005f7e:	78fa      	ldrb	r2, [r7, #3]
 8005f80:	6879      	ldr	r1, [r7, #4]
 8005f82:	4613      	mov	r3, r2
 8005f84:	011b      	lsls	r3, r3, #4
 8005f86:	1a9b      	subs	r3, r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	440b      	add	r3, r1
 8005f8c:	3326      	adds	r3, #38	@ 0x26
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00b      	beq.n	8005fac <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005f94:	78fa      	ldrb	r2, [r7, #3]
 8005f96:	6879      	ldr	r1, [r7, #4]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	011b      	lsls	r3, r3, #4
 8005f9c:	1a9b      	subs	r3, r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	440b      	add	r3, r1
 8005fa2:	3326      	adds	r3, #38	@ 0x26
 8005fa4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	f040 8209 	bne.w	80063be <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005fac:	78fb      	ldrb	r3, [r7, #3]
 8005fae:	015a      	lsls	r2, r3, #5
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	4413      	add	r3, r2
 8005fb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005fc2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005fca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005fcc:	78fb      	ldrb	r3, [r7, #3]
 8005fce:	015a      	lsls	r2, r3, #5
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	4413      	add	r3, r2
 8005fd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fd8:	461a      	mov	r2, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005fde:	e1ee      	b.n	80063be <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005fe0:	78fa      	ldrb	r2, [r7, #3]
 8005fe2:	6879      	ldr	r1, [r7, #4]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	011b      	lsls	r3, r3, #4
 8005fe8:	1a9b      	subs	r3, r3, r2
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	440b      	add	r3, r1
 8005fee:	334d      	adds	r3, #77	@ 0x4d
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	2b05      	cmp	r3, #5
 8005ff4:	f040 80c8 	bne.w	8006188 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005ff8:	78fa      	ldrb	r2, [r7, #3]
 8005ffa:	6879      	ldr	r1, [r7, #4]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	011b      	lsls	r3, r3, #4
 8006000:	1a9b      	subs	r3, r3, r2
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	440b      	add	r3, r1
 8006006:	334d      	adds	r3, #77	@ 0x4d
 8006008:	2202      	movs	r2, #2
 800600a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800600c:	78fa      	ldrb	r2, [r7, #3]
 800600e:	6879      	ldr	r1, [r7, #4]
 8006010:	4613      	mov	r3, r2
 8006012:	011b      	lsls	r3, r3, #4
 8006014:	1a9b      	subs	r3, r3, r2
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	440b      	add	r3, r1
 800601a:	331b      	adds	r3, #27
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	2b01      	cmp	r3, #1
 8006020:	f040 81ce 	bne.w	80063c0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006024:	78fa      	ldrb	r2, [r7, #3]
 8006026:	6879      	ldr	r1, [r7, #4]
 8006028:	4613      	mov	r3, r2
 800602a:	011b      	lsls	r3, r3, #4
 800602c:	1a9b      	subs	r3, r3, r2
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	440b      	add	r3, r1
 8006032:	3326      	adds	r3, #38	@ 0x26
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	2b03      	cmp	r3, #3
 8006038:	d16b      	bne.n	8006112 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800603a:	78fa      	ldrb	r2, [r7, #3]
 800603c:	6879      	ldr	r1, [r7, #4]
 800603e:	4613      	mov	r3, r2
 8006040:	011b      	lsls	r3, r3, #4
 8006042:	1a9b      	subs	r3, r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	440b      	add	r3, r1
 8006048:	3348      	adds	r3, #72	@ 0x48
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	1c59      	adds	r1, r3, #1
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	4613      	mov	r3, r2
 8006052:	011b      	lsls	r3, r3, #4
 8006054:	1a9b      	subs	r3, r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	4403      	add	r3, r0
 800605a:	3348      	adds	r3, #72	@ 0x48
 800605c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800605e:	78fa      	ldrb	r2, [r7, #3]
 8006060:	6879      	ldr	r1, [r7, #4]
 8006062:	4613      	mov	r3, r2
 8006064:	011b      	lsls	r3, r3, #4
 8006066:	1a9b      	subs	r3, r3, r2
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	440b      	add	r3, r1
 800606c:	3348      	adds	r3, #72	@ 0x48
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2b02      	cmp	r3, #2
 8006072:	d943      	bls.n	80060fc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8006074:	78fa      	ldrb	r2, [r7, #3]
 8006076:	6879      	ldr	r1, [r7, #4]
 8006078:	4613      	mov	r3, r2
 800607a:	011b      	lsls	r3, r3, #4
 800607c:	1a9b      	subs	r3, r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	440b      	add	r3, r1
 8006082:	3348      	adds	r3, #72	@ 0x48
 8006084:	2200      	movs	r2, #0
 8006086:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8006088:	78fa      	ldrb	r2, [r7, #3]
 800608a:	6879      	ldr	r1, [r7, #4]
 800608c:	4613      	mov	r3, r2
 800608e:	011b      	lsls	r3, r3, #4
 8006090:	1a9b      	subs	r3, r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	440b      	add	r3, r1
 8006096:	331b      	adds	r3, #27
 8006098:	2200      	movs	r2, #0
 800609a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800609c:	78fa      	ldrb	r2, [r7, #3]
 800609e:	6879      	ldr	r1, [r7, #4]
 80060a0:	4613      	mov	r3, r2
 80060a2:	011b      	lsls	r3, r3, #4
 80060a4:	1a9b      	subs	r3, r3, r2
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	440b      	add	r3, r1
 80060aa:	3344      	adds	r3, #68	@ 0x44
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	d809      	bhi.n	80060c6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80060b2:	78fa      	ldrb	r2, [r7, #3]
 80060b4:	6879      	ldr	r1, [r7, #4]
 80060b6:	4613      	mov	r3, r2
 80060b8:	011b      	lsls	r3, r3, #4
 80060ba:	1a9b      	subs	r3, r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	440b      	add	r3, r1
 80060c0:	331c      	adds	r3, #28
 80060c2:	2201      	movs	r2, #1
 80060c4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80060c6:	78fb      	ldrb	r3, [r7, #3]
 80060c8:	015a      	lsls	r2, r3, #5
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	4413      	add	r3, r2
 80060ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	78fa      	ldrb	r2, [r7, #3]
 80060d6:	0151      	lsls	r1, r2, #5
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	440a      	add	r2, r1
 80060dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060e4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80060e6:	78fa      	ldrb	r2, [r7, #3]
 80060e8:	6879      	ldr	r1, [r7, #4]
 80060ea:	4613      	mov	r3, r2
 80060ec:	011b      	lsls	r3, r3, #4
 80060ee:	1a9b      	subs	r3, r3, r2
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	440b      	add	r3, r1
 80060f4:	334c      	adds	r3, #76	@ 0x4c
 80060f6:	2204      	movs	r2, #4
 80060f8:	701a      	strb	r2, [r3, #0]
 80060fa:	e014      	b.n	8006126 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80060fc:	78fa      	ldrb	r2, [r7, #3]
 80060fe:	6879      	ldr	r1, [r7, #4]
 8006100:	4613      	mov	r3, r2
 8006102:	011b      	lsls	r3, r3, #4
 8006104:	1a9b      	subs	r3, r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	440b      	add	r3, r1
 800610a:	334c      	adds	r3, #76	@ 0x4c
 800610c:	2202      	movs	r2, #2
 800610e:	701a      	strb	r2, [r3, #0]
 8006110:	e009      	b.n	8006126 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006112:	78fa      	ldrb	r2, [r7, #3]
 8006114:	6879      	ldr	r1, [r7, #4]
 8006116:	4613      	mov	r3, r2
 8006118:	011b      	lsls	r3, r3, #4
 800611a:	1a9b      	subs	r3, r3, r2
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	440b      	add	r3, r1
 8006120:	334c      	adds	r3, #76	@ 0x4c
 8006122:	2202      	movs	r2, #2
 8006124:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006126:	78fa      	ldrb	r2, [r7, #3]
 8006128:	6879      	ldr	r1, [r7, #4]
 800612a:	4613      	mov	r3, r2
 800612c:	011b      	lsls	r3, r3, #4
 800612e:	1a9b      	subs	r3, r3, r2
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	440b      	add	r3, r1
 8006134:	3326      	adds	r3, #38	@ 0x26
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00b      	beq.n	8006154 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800613c:	78fa      	ldrb	r2, [r7, #3]
 800613e:	6879      	ldr	r1, [r7, #4]
 8006140:	4613      	mov	r3, r2
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	1a9b      	subs	r3, r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	440b      	add	r3, r1
 800614a:	3326      	adds	r3, #38	@ 0x26
 800614c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800614e:	2b02      	cmp	r3, #2
 8006150:	f040 8136 	bne.w	80063c0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006154:	78fb      	ldrb	r3, [r7, #3]
 8006156:	015a      	lsls	r2, r3, #5
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	4413      	add	r3, r2
 800615c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800616a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006172:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006174:	78fb      	ldrb	r3, [r7, #3]
 8006176:	015a      	lsls	r2, r3, #5
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	4413      	add	r3, r2
 800617c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006180:	461a      	mov	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6013      	str	r3, [r2, #0]
 8006186:	e11b      	b.n	80063c0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006188:	78fa      	ldrb	r2, [r7, #3]
 800618a:	6879      	ldr	r1, [r7, #4]
 800618c:	4613      	mov	r3, r2
 800618e:	011b      	lsls	r3, r3, #4
 8006190:	1a9b      	subs	r3, r3, r2
 8006192:	009b      	lsls	r3, r3, #2
 8006194:	440b      	add	r3, r1
 8006196:	334d      	adds	r3, #77	@ 0x4d
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	2b03      	cmp	r3, #3
 800619c:	f040 8081 	bne.w	80062a2 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80061a0:	78fa      	ldrb	r2, [r7, #3]
 80061a2:	6879      	ldr	r1, [r7, #4]
 80061a4:	4613      	mov	r3, r2
 80061a6:	011b      	lsls	r3, r3, #4
 80061a8:	1a9b      	subs	r3, r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	440b      	add	r3, r1
 80061ae:	334d      	adds	r3, #77	@ 0x4d
 80061b0:	2202      	movs	r2, #2
 80061b2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80061b4:	78fa      	ldrb	r2, [r7, #3]
 80061b6:	6879      	ldr	r1, [r7, #4]
 80061b8:	4613      	mov	r3, r2
 80061ba:	011b      	lsls	r3, r3, #4
 80061bc:	1a9b      	subs	r3, r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	440b      	add	r3, r1
 80061c2:	331b      	adds	r3, #27
 80061c4:	781b      	ldrb	r3, [r3, #0]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	f040 80fa 	bne.w	80063c0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80061cc:	78fa      	ldrb	r2, [r7, #3]
 80061ce:	6879      	ldr	r1, [r7, #4]
 80061d0:	4613      	mov	r3, r2
 80061d2:	011b      	lsls	r3, r3, #4
 80061d4:	1a9b      	subs	r3, r3, r2
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	440b      	add	r3, r1
 80061da:	334c      	adds	r3, #76	@ 0x4c
 80061dc:	2202      	movs	r2, #2
 80061de:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80061e0:	78fb      	ldrb	r3, [r7, #3]
 80061e2:	015a      	lsls	r2, r3, #5
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	4413      	add	r3, r2
 80061e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	78fa      	ldrb	r2, [r7, #3]
 80061f0:	0151      	lsls	r1, r2, #5
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	440a      	add	r2, r1
 80061f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061fe:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006200:	78fb      	ldrb	r3, [r7, #3]
 8006202:	015a      	lsls	r2, r3, #5
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	4413      	add	r3, r2
 8006208:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	78fa      	ldrb	r2, [r7, #3]
 8006210:	0151      	lsls	r1, r2, #5
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	440a      	add	r2, r1
 8006216:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800621a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800621e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8006220:	78fb      	ldrb	r3, [r7, #3]
 8006222:	015a      	lsls	r2, r3, #5
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	4413      	add	r3, r2
 8006228:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	78fa      	ldrb	r2, [r7, #3]
 8006230:	0151      	lsls	r1, r2, #5
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	440a      	add	r2, r1
 8006236:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800623a:	f023 0320 	bic.w	r3, r3, #32
 800623e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006240:	78fa      	ldrb	r2, [r7, #3]
 8006242:	6879      	ldr	r1, [r7, #4]
 8006244:	4613      	mov	r3, r2
 8006246:	011b      	lsls	r3, r3, #4
 8006248:	1a9b      	subs	r3, r3, r2
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	440b      	add	r3, r1
 800624e:	3326      	adds	r3, #38	@ 0x26
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00b      	beq.n	800626e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006256:	78fa      	ldrb	r2, [r7, #3]
 8006258:	6879      	ldr	r1, [r7, #4]
 800625a:	4613      	mov	r3, r2
 800625c:	011b      	lsls	r3, r3, #4
 800625e:	1a9b      	subs	r3, r3, r2
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	440b      	add	r3, r1
 8006264:	3326      	adds	r3, #38	@ 0x26
 8006266:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006268:	2b02      	cmp	r3, #2
 800626a:	f040 80a9 	bne.w	80063c0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800626e:	78fb      	ldrb	r3, [r7, #3]
 8006270:	015a      	lsls	r2, r3, #5
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	4413      	add	r3, r2
 8006276:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006284:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800628c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800628e:	78fb      	ldrb	r3, [r7, #3]
 8006290:	015a      	lsls	r2, r3, #5
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	4413      	add	r3, r2
 8006296:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800629a:	461a      	mov	r2, r3
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6013      	str	r3, [r2, #0]
 80062a0:	e08e      	b.n	80063c0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80062a2:	78fa      	ldrb	r2, [r7, #3]
 80062a4:	6879      	ldr	r1, [r7, #4]
 80062a6:	4613      	mov	r3, r2
 80062a8:	011b      	lsls	r3, r3, #4
 80062aa:	1a9b      	subs	r3, r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	440b      	add	r3, r1
 80062b0:	334d      	adds	r3, #77	@ 0x4d
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	2b04      	cmp	r3, #4
 80062b6:	d143      	bne.n	8006340 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80062b8:	78fa      	ldrb	r2, [r7, #3]
 80062ba:	6879      	ldr	r1, [r7, #4]
 80062bc:	4613      	mov	r3, r2
 80062be:	011b      	lsls	r3, r3, #4
 80062c0:	1a9b      	subs	r3, r3, r2
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	440b      	add	r3, r1
 80062c6:	334d      	adds	r3, #77	@ 0x4d
 80062c8:	2202      	movs	r2, #2
 80062ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80062cc:	78fa      	ldrb	r2, [r7, #3]
 80062ce:	6879      	ldr	r1, [r7, #4]
 80062d0:	4613      	mov	r3, r2
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	1a9b      	subs	r3, r3, r2
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	440b      	add	r3, r1
 80062da:	334c      	adds	r3, #76	@ 0x4c
 80062dc:	2202      	movs	r2, #2
 80062de:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80062e0:	78fa      	ldrb	r2, [r7, #3]
 80062e2:	6879      	ldr	r1, [r7, #4]
 80062e4:	4613      	mov	r3, r2
 80062e6:	011b      	lsls	r3, r3, #4
 80062e8:	1a9b      	subs	r3, r3, r2
 80062ea:	009b      	lsls	r3, r3, #2
 80062ec:	440b      	add	r3, r1
 80062ee:	3326      	adds	r3, #38	@ 0x26
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00a      	beq.n	800630c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80062f6:	78fa      	ldrb	r2, [r7, #3]
 80062f8:	6879      	ldr	r1, [r7, #4]
 80062fa:	4613      	mov	r3, r2
 80062fc:	011b      	lsls	r3, r3, #4
 80062fe:	1a9b      	subs	r3, r3, r2
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	440b      	add	r3, r1
 8006304:	3326      	adds	r3, #38	@ 0x26
 8006306:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006308:	2b02      	cmp	r3, #2
 800630a:	d159      	bne.n	80063c0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800630c:	78fb      	ldrb	r3, [r7, #3]
 800630e:	015a      	lsls	r2, r3, #5
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	4413      	add	r3, r2
 8006314:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006322:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800632a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800632c:	78fb      	ldrb	r3, [r7, #3]
 800632e:	015a      	lsls	r2, r3, #5
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	4413      	add	r3, r2
 8006334:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006338:	461a      	mov	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6013      	str	r3, [r2, #0]
 800633e:	e03f      	b.n	80063c0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8006340:	78fa      	ldrb	r2, [r7, #3]
 8006342:	6879      	ldr	r1, [r7, #4]
 8006344:	4613      	mov	r3, r2
 8006346:	011b      	lsls	r3, r3, #4
 8006348:	1a9b      	subs	r3, r3, r2
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	440b      	add	r3, r1
 800634e:	334d      	adds	r3, #77	@ 0x4d
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	2b08      	cmp	r3, #8
 8006354:	d126      	bne.n	80063a4 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006356:	78fa      	ldrb	r2, [r7, #3]
 8006358:	6879      	ldr	r1, [r7, #4]
 800635a:	4613      	mov	r3, r2
 800635c:	011b      	lsls	r3, r3, #4
 800635e:	1a9b      	subs	r3, r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	440b      	add	r3, r1
 8006364:	334d      	adds	r3, #77	@ 0x4d
 8006366:	2202      	movs	r2, #2
 8006368:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800636a:	78fa      	ldrb	r2, [r7, #3]
 800636c:	6879      	ldr	r1, [r7, #4]
 800636e:	4613      	mov	r3, r2
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	1a9b      	subs	r3, r3, r2
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	440b      	add	r3, r1
 8006378:	3344      	adds	r3, #68	@ 0x44
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	1c59      	adds	r1, r3, #1
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	4613      	mov	r3, r2
 8006382:	011b      	lsls	r3, r3, #4
 8006384:	1a9b      	subs	r3, r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	4403      	add	r3, r0
 800638a:	3344      	adds	r3, #68	@ 0x44
 800638c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800638e:	78fa      	ldrb	r2, [r7, #3]
 8006390:	6879      	ldr	r1, [r7, #4]
 8006392:	4613      	mov	r3, r2
 8006394:	011b      	lsls	r3, r3, #4
 8006396:	1a9b      	subs	r3, r3, r2
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	440b      	add	r3, r1
 800639c:	334c      	adds	r3, #76	@ 0x4c
 800639e:	2204      	movs	r2, #4
 80063a0:	701a      	strb	r2, [r3, #0]
 80063a2:	e00d      	b.n	80063c0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80063a4:	78fa      	ldrb	r2, [r7, #3]
 80063a6:	6879      	ldr	r1, [r7, #4]
 80063a8:	4613      	mov	r3, r2
 80063aa:	011b      	lsls	r3, r3, #4
 80063ac:	1a9b      	subs	r3, r3, r2
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	440b      	add	r3, r1
 80063b2:	334d      	adds	r3, #77	@ 0x4d
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	f000 8100 	beq.w	80065bc <HCD_HC_IN_IRQHandler+0xcca>
 80063bc:	e000      	b.n	80063c0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80063be:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80063c0:	78fa      	ldrb	r2, [r7, #3]
 80063c2:	6879      	ldr	r1, [r7, #4]
 80063c4:	4613      	mov	r3, r2
 80063c6:	011b      	lsls	r3, r3, #4
 80063c8:	1a9b      	subs	r3, r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	440b      	add	r3, r1
 80063ce:	334c      	adds	r3, #76	@ 0x4c
 80063d0:	781a      	ldrb	r2, [r3, #0]
 80063d2:	78fb      	ldrb	r3, [r7, #3]
 80063d4:	4619      	mov	r1, r3
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f00d fd08 	bl	8013dec <HAL_HCD_HC_NotifyURBChange_Callback>
 80063dc:	e0ef      	b.n	80065be <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	78fa      	ldrb	r2, [r7, #3]
 80063e4:	4611      	mov	r1, r2
 80063e6:	4618      	mov	r0, r3
 80063e8:	f007 fc85 	bl	800dcf6 <USB_ReadChInterrupts>
 80063ec:	4603      	mov	r3, r0
 80063ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063f2:	2b40      	cmp	r3, #64	@ 0x40
 80063f4:	d12f      	bne.n	8006456 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80063f6:	78fb      	ldrb	r3, [r7, #3]
 80063f8:	015a      	lsls	r2, r3, #5
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006402:	461a      	mov	r2, r3
 8006404:	2340      	movs	r3, #64	@ 0x40
 8006406:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8006408:	78fa      	ldrb	r2, [r7, #3]
 800640a:	6879      	ldr	r1, [r7, #4]
 800640c:	4613      	mov	r3, r2
 800640e:	011b      	lsls	r3, r3, #4
 8006410:	1a9b      	subs	r3, r3, r2
 8006412:	009b      	lsls	r3, r3, #2
 8006414:	440b      	add	r3, r1
 8006416:	334d      	adds	r3, #77	@ 0x4d
 8006418:	2205      	movs	r2, #5
 800641a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800641c:	78fa      	ldrb	r2, [r7, #3]
 800641e:	6879      	ldr	r1, [r7, #4]
 8006420:	4613      	mov	r3, r2
 8006422:	011b      	lsls	r3, r3, #4
 8006424:	1a9b      	subs	r3, r3, r2
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	440b      	add	r3, r1
 800642a:	331a      	adds	r3, #26
 800642c:	781b      	ldrb	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d109      	bne.n	8006446 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006432:	78fa      	ldrb	r2, [r7, #3]
 8006434:	6879      	ldr	r1, [r7, #4]
 8006436:	4613      	mov	r3, r2
 8006438:	011b      	lsls	r3, r3, #4
 800643a:	1a9b      	subs	r3, r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	440b      	add	r3, r1
 8006440:	3344      	adds	r3, #68	@ 0x44
 8006442:	2200      	movs	r2, #0
 8006444:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	78fa      	ldrb	r2, [r7, #3]
 800644c:	4611      	mov	r1, r2
 800644e:	4618      	mov	r0, r3
 8006450:	f008 f9ef 	bl	800e832 <USB_HC_Halt>
 8006454:	e0b3      	b.n	80065be <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	78fa      	ldrb	r2, [r7, #3]
 800645c:	4611      	mov	r1, r2
 800645e:	4618      	mov	r0, r3
 8006460:	f007 fc49 	bl	800dcf6 <USB_ReadChInterrupts>
 8006464:	4603      	mov	r3, r0
 8006466:	f003 0310 	and.w	r3, r3, #16
 800646a:	2b10      	cmp	r3, #16
 800646c:	f040 80a7 	bne.w	80065be <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006470:	78fa      	ldrb	r2, [r7, #3]
 8006472:	6879      	ldr	r1, [r7, #4]
 8006474:	4613      	mov	r3, r2
 8006476:	011b      	lsls	r3, r3, #4
 8006478:	1a9b      	subs	r3, r3, r2
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	440b      	add	r3, r1
 800647e:	3326      	adds	r3, #38	@ 0x26
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	2b03      	cmp	r3, #3
 8006484:	d11b      	bne.n	80064be <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006486:	78fa      	ldrb	r2, [r7, #3]
 8006488:	6879      	ldr	r1, [r7, #4]
 800648a:	4613      	mov	r3, r2
 800648c:	011b      	lsls	r3, r3, #4
 800648e:	1a9b      	subs	r3, r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	440b      	add	r3, r1
 8006494:	3344      	adds	r3, #68	@ 0x44
 8006496:	2200      	movs	r2, #0
 8006498:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800649a:	78fa      	ldrb	r2, [r7, #3]
 800649c:	6879      	ldr	r1, [r7, #4]
 800649e:	4613      	mov	r3, r2
 80064a0:	011b      	lsls	r3, r3, #4
 80064a2:	1a9b      	subs	r3, r3, r2
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	440b      	add	r3, r1
 80064a8:	334d      	adds	r3, #77	@ 0x4d
 80064aa:	2204      	movs	r2, #4
 80064ac:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	78fa      	ldrb	r2, [r7, #3]
 80064b4:	4611      	mov	r1, r2
 80064b6:	4618      	mov	r0, r3
 80064b8:	f008 f9bb 	bl	800e832 <USB_HC_Halt>
 80064bc:	e03f      	b.n	800653e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80064be:	78fa      	ldrb	r2, [r7, #3]
 80064c0:	6879      	ldr	r1, [r7, #4]
 80064c2:	4613      	mov	r3, r2
 80064c4:	011b      	lsls	r3, r3, #4
 80064c6:	1a9b      	subs	r3, r3, r2
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	440b      	add	r3, r1
 80064cc:	3326      	adds	r3, #38	@ 0x26
 80064ce:	781b      	ldrb	r3, [r3, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d00a      	beq.n	80064ea <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80064d4:	78fa      	ldrb	r2, [r7, #3]
 80064d6:	6879      	ldr	r1, [r7, #4]
 80064d8:	4613      	mov	r3, r2
 80064da:	011b      	lsls	r3, r3, #4
 80064dc:	1a9b      	subs	r3, r3, r2
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	440b      	add	r3, r1
 80064e2:	3326      	adds	r3, #38	@ 0x26
 80064e4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d129      	bne.n	800653e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80064ea:	78fa      	ldrb	r2, [r7, #3]
 80064ec:	6879      	ldr	r1, [r7, #4]
 80064ee:	4613      	mov	r3, r2
 80064f0:	011b      	lsls	r3, r3, #4
 80064f2:	1a9b      	subs	r3, r3, r2
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	440b      	add	r3, r1
 80064f8:	3344      	adds	r3, #68	@ 0x44
 80064fa:	2200      	movs	r2, #0
 80064fc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	799b      	ldrb	r3, [r3, #6]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00a      	beq.n	800651c <HCD_HC_IN_IRQHandler+0xc2a>
 8006506:	78fa      	ldrb	r2, [r7, #3]
 8006508:	6879      	ldr	r1, [r7, #4]
 800650a:	4613      	mov	r3, r2
 800650c:	011b      	lsls	r3, r3, #4
 800650e:	1a9b      	subs	r3, r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	440b      	add	r3, r1
 8006514:	331b      	adds	r3, #27
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d110      	bne.n	800653e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800651c:	78fa      	ldrb	r2, [r7, #3]
 800651e:	6879      	ldr	r1, [r7, #4]
 8006520:	4613      	mov	r3, r2
 8006522:	011b      	lsls	r3, r3, #4
 8006524:	1a9b      	subs	r3, r3, r2
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	440b      	add	r3, r1
 800652a:	334d      	adds	r3, #77	@ 0x4d
 800652c:	2204      	movs	r2, #4
 800652e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	78fa      	ldrb	r2, [r7, #3]
 8006536:	4611      	mov	r1, r2
 8006538:	4618      	mov	r0, r3
 800653a:	f008 f97a 	bl	800e832 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800653e:	78fa      	ldrb	r2, [r7, #3]
 8006540:	6879      	ldr	r1, [r7, #4]
 8006542:	4613      	mov	r3, r2
 8006544:	011b      	lsls	r3, r3, #4
 8006546:	1a9b      	subs	r3, r3, r2
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	440b      	add	r3, r1
 800654c:	331b      	adds	r3, #27
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d129      	bne.n	80065a8 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006554:	78fa      	ldrb	r2, [r7, #3]
 8006556:	6879      	ldr	r1, [r7, #4]
 8006558:	4613      	mov	r3, r2
 800655a:	011b      	lsls	r3, r3, #4
 800655c:	1a9b      	subs	r3, r3, r2
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	440b      	add	r3, r1
 8006562:	331b      	adds	r3, #27
 8006564:	2200      	movs	r2, #0
 8006566:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006568:	78fb      	ldrb	r3, [r7, #3]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	4413      	add	r3, r2
 8006570:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	78fa      	ldrb	r2, [r7, #3]
 8006578:	0151      	lsls	r1, r2, #5
 800657a:	693a      	ldr	r2, [r7, #16]
 800657c:	440a      	add	r2, r1
 800657e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006586:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8006588:	78fb      	ldrb	r3, [r7, #3]
 800658a:	015a      	lsls	r2, r3, #5
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	4413      	add	r3, r2
 8006590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	78fa      	ldrb	r2, [r7, #3]
 8006598:	0151      	lsls	r1, r2, #5
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	440a      	add	r2, r1
 800659e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065a2:	f043 0320 	orr.w	r3, r3, #32
 80065a6:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80065a8:	78fb      	ldrb	r3, [r7, #3]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065b4:	461a      	mov	r2, r3
 80065b6:	2310      	movs	r3, #16
 80065b8:	6093      	str	r3, [r2, #8]
 80065ba:	e000      	b.n	80065be <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80065bc:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80065be:	3718      	adds	r7, #24
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b086      	sub	sp, #24
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
 80065cc:	460b      	mov	r3, r1
 80065ce:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	78fa      	ldrb	r2, [r7, #3]
 80065e0:	4611      	mov	r1, r2
 80065e2:	4618      	mov	r0, r3
 80065e4:	f007 fb87 	bl	800dcf6 <USB_ReadChInterrupts>
 80065e8:	4603      	mov	r3, r0
 80065ea:	f003 0304 	and.w	r3, r3, #4
 80065ee:	2b04      	cmp	r3, #4
 80065f0:	d11b      	bne.n	800662a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80065f2:	78fb      	ldrb	r3, [r7, #3]
 80065f4:	015a      	lsls	r2, r3, #5
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	4413      	add	r3, r2
 80065fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065fe:	461a      	mov	r2, r3
 8006600:	2304      	movs	r3, #4
 8006602:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006604:	78fa      	ldrb	r2, [r7, #3]
 8006606:	6879      	ldr	r1, [r7, #4]
 8006608:	4613      	mov	r3, r2
 800660a:	011b      	lsls	r3, r3, #4
 800660c:	1a9b      	subs	r3, r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	440b      	add	r3, r1
 8006612:	334d      	adds	r3, #77	@ 0x4d
 8006614:	2207      	movs	r2, #7
 8006616:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	78fa      	ldrb	r2, [r7, #3]
 800661e:	4611      	mov	r1, r2
 8006620:	4618      	mov	r0, r3
 8006622:	f008 f906 	bl	800e832 <USB_HC_Halt>
 8006626:	f000 bc89 	b.w	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	78fa      	ldrb	r2, [r7, #3]
 8006630:	4611      	mov	r1, r2
 8006632:	4618      	mov	r0, r3
 8006634:	f007 fb5f 	bl	800dcf6 <USB_ReadChInterrupts>
 8006638:	4603      	mov	r3, r0
 800663a:	f003 0320 	and.w	r3, r3, #32
 800663e:	2b20      	cmp	r3, #32
 8006640:	f040 8082 	bne.w	8006748 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006644:	78fb      	ldrb	r3, [r7, #3]
 8006646:	015a      	lsls	r2, r3, #5
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	4413      	add	r3, r2
 800664c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006650:	461a      	mov	r2, r3
 8006652:	2320      	movs	r3, #32
 8006654:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8006656:	78fa      	ldrb	r2, [r7, #3]
 8006658:	6879      	ldr	r1, [r7, #4]
 800665a:	4613      	mov	r3, r2
 800665c:	011b      	lsls	r3, r3, #4
 800665e:	1a9b      	subs	r3, r3, r2
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	440b      	add	r3, r1
 8006664:	3319      	adds	r3, #25
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d124      	bne.n	80066b6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800666c:	78fa      	ldrb	r2, [r7, #3]
 800666e:	6879      	ldr	r1, [r7, #4]
 8006670:	4613      	mov	r3, r2
 8006672:	011b      	lsls	r3, r3, #4
 8006674:	1a9b      	subs	r3, r3, r2
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	440b      	add	r3, r1
 800667a:	3319      	adds	r3, #25
 800667c:	2200      	movs	r2, #0
 800667e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006680:	78fa      	ldrb	r2, [r7, #3]
 8006682:	6879      	ldr	r1, [r7, #4]
 8006684:	4613      	mov	r3, r2
 8006686:	011b      	lsls	r3, r3, #4
 8006688:	1a9b      	subs	r3, r3, r2
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	440b      	add	r3, r1
 800668e:	334c      	adds	r3, #76	@ 0x4c
 8006690:	2202      	movs	r2, #2
 8006692:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8006694:	78fa      	ldrb	r2, [r7, #3]
 8006696:	6879      	ldr	r1, [r7, #4]
 8006698:	4613      	mov	r3, r2
 800669a:	011b      	lsls	r3, r3, #4
 800669c:	1a9b      	subs	r3, r3, r2
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	440b      	add	r3, r1
 80066a2:	334d      	adds	r3, #77	@ 0x4d
 80066a4:	2203      	movs	r2, #3
 80066a6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	78fa      	ldrb	r2, [r7, #3]
 80066ae:	4611      	mov	r1, r2
 80066b0:	4618      	mov	r0, r3
 80066b2:	f008 f8be 	bl	800e832 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80066b6:	78fa      	ldrb	r2, [r7, #3]
 80066b8:	6879      	ldr	r1, [r7, #4]
 80066ba:	4613      	mov	r3, r2
 80066bc:	011b      	lsls	r3, r3, #4
 80066be:	1a9b      	subs	r3, r3, r2
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	440b      	add	r3, r1
 80066c4:	331a      	adds	r3, #26
 80066c6:	781b      	ldrb	r3, [r3, #0]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	f040 8437 	bne.w	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
 80066ce:	78fa      	ldrb	r2, [r7, #3]
 80066d0:	6879      	ldr	r1, [r7, #4]
 80066d2:	4613      	mov	r3, r2
 80066d4:	011b      	lsls	r3, r3, #4
 80066d6:	1a9b      	subs	r3, r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	440b      	add	r3, r1
 80066dc:	331b      	adds	r3, #27
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f040 842b 	bne.w	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80066e6:	78fa      	ldrb	r2, [r7, #3]
 80066e8:	6879      	ldr	r1, [r7, #4]
 80066ea:	4613      	mov	r3, r2
 80066ec:	011b      	lsls	r3, r3, #4
 80066ee:	1a9b      	subs	r3, r3, r2
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	440b      	add	r3, r1
 80066f4:	3326      	adds	r3, #38	@ 0x26
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d009      	beq.n	8006710 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80066fc:	78fa      	ldrb	r2, [r7, #3]
 80066fe:	6879      	ldr	r1, [r7, #4]
 8006700:	4613      	mov	r3, r2
 8006702:	011b      	lsls	r3, r3, #4
 8006704:	1a9b      	subs	r3, r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	440b      	add	r3, r1
 800670a:	331b      	adds	r3, #27
 800670c:	2201      	movs	r2, #1
 800670e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8006710:	78fa      	ldrb	r2, [r7, #3]
 8006712:	6879      	ldr	r1, [r7, #4]
 8006714:	4613      	mov	r3, r2
 8006716:	011b      	lsls	r3, r3, #4
 8006718:	1a9b      	subs	r3, r3, r2
 800671a:	009b      	lsls	r3, r3, #2
 800671c:	440b      	add	r3, r1
 800671e:	334d      	adds	r3, #77	@ 0x4d
 8006720:	2203      	movs	r2, #3
 8006722:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	78fa      	ldrb	r2, [r7, #3]
 800672a:	4611      	mov	r1, r2
 800672c:	4618      	mov	r0, r3
 800672e:	f008 f880 	bl	800e832 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8006732:	78fa      	ldrb	r2, [r7, #3]
 8006734:	6879      	ldr	r1, [r7, #4]
 8006736:	4613      	mov	r3, r2
 8006738:	011b      	lsls	r3, r3, #4
 800673a:	1a9b      	subs	r3, r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	440b      	add	r3, r1
 8006740:	3344      	adds	r3, #68	@ 0x44
 8006742:	2200      	movs	r2, #0
 8006744:	601a      	str	r2, [r3, #0]
 8006746:	e3f9      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	78fa      	ldrb	r2, [r7, #3]
 800674e:	4611      	mov	r1, r2
 8006750:	4618      	mov	r0, r3
 8006752:	f007 fad0 	bl	800dcf6 <USB_ReadChInterrupts>
 8006756:	4603      	mov	r3, r0
 8006758:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800675c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006760:	d111      	bne.n	8006786 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8006762:	78fb      	ldrb	r3, [r7, #3]
 8006764:	015a      	lsls	r2, r3, #5
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	4413      	add	r3, r2
 800676a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800676e:	461a      	mov	r2, r3
 8006770:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006774:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	78fa      	ldrb	r2, [r7, #3]
 800677c:	4611      	mov	r1, r2
 800677e:	4618      	mov	r0, r3
 8006780:	f008 f857 	bl	800e832 <USB_HC_Halt>
 8006784:	e3da      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	78fa      	ldrb	r2, [r7, #3]
 800678c:	4611      	mov	r1, r2
 800678e:	4618      	mov	r0, r3
 8006790:	f007 fab1 	bl	800dcf6 <USB_ReadChInterrupts>
 8006794:	4603      	mov	r3, r0
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	2b01      	cmp	r3, #1
 800679c:	d168      	bne.n	8006870 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800679e:	78fa      	ldrb	r2, [r7, #3]
 80067a0:	6879      	ldr	r1, [r7, #4]
 80067a2:	4613      	mov	r3, r2
 80067a4:	011b      	lsls	r3, r3, #4
 80067a6:	1a9b      	subs	r3, r3, r2
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	440b      	add	r3, r1
 80067ac:	3344      	adds	r3, #68	@ 0x44
 80067ae:	2200      	movs	r2, #0
 80067b0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	78fa      	ldrb	r2, [r7, #3]
 80067b8:	4611      	mov	r1, r2
 80067ba:	4618      	mov	r0, r3
 80067bc:	f007 fa9b 	bl	800dcf6 <USB_ReadChInterrupts>
 80067c0:	4603      	mov	r3, r0
 80067c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c6:	2b40      	cmp	r3, #64	@ 0x40
 80067c8:	d112      	bne.n	80067f0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80067ca:	78fa      	ldrb	r2, [r7, #3]
 80067cc:	6879      	ldr	r1, [r7, #4]
 80067ce:	4613      	mov	r3, r2
 80067d0:	011b      	lsls	r3, r3, #4
 80067d2:	1a9b      	subs	r3, r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	440b      	add	r3, r1
 80067d8:	3319      	adds	r3, #25
 80067da:	2201      	movs	r2, #1
 80067dc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80067de:	78fb      	ldrb	r3, [r7, #3]
 80067e0:	015a      	lsls	r2, r3, #5
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	4413      	add	r3, r2
 80067e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ea:	461a      	mov	r2, r3
 80067ec:	2340      	movs	r3, #64	@ 0x40
 80067ee:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80067f0:	78fa      	ldrb	r2, [r7, #3]
 80067f2:	6879      	ldr	r1, [r7, #4]
 80067f4:	4613      	mov	r3, r2
 80067f6:	011b      	lsls	r3, r3, #4
 80067f8:	1a9b      	subs	r3, r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	440b      	add	r3, r1
 80067fe:	331b      	adds	r3, #27
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d019      	beq.n	800683a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006806:	78fa      	ldrb	r2, [r7, #3]
 8006808:	6879      	ldr	r1, [r7, #4]
 800680a:	4613      	mov	r3, r2
 800680c:	011b      	lsls	r3, r3, #4
 800680e:	1a9b      	subs	r3, r3, r2
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	440b      	add	r3, r1
 8006814:	331b      	adds	r3, #27
 8006816:	2200      	movs	r2, #0
 8006818:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800681a:	78fb      	ldrb	r3, [r7, #3]
 800681c:	015a      	lsls	r2, r3, #5
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	4413      	add	r3, r2
 8006822:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	78fa      	ldrb	r2, [r7, #3]
 800682a:	0151      	lsls	r1, r2, #5
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	440a      	add	r2, r1
 8006830:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006838:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800683a:	78fb      	ldrb	r3, [r7, #3]
 800683c:	015a      	lsls	r2, r3, #5
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	4413      	add	r3, r2
 8006842:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006846:	461a      	mov	r2, r3
 8006848:	2301      	movs	r3, #1
 800684a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800684c:	78fa      	ldrb	r2, [r7, #3]
 800684e:	6879      	ldr	r1, [r7, #4]
 8006850:	4613      	mov	r3, r2
 8006852:	011b      	lsls	r3, r3, #4
 8006854:	1a9b      	subs	r3, r3, r2
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	440b      	add	r3, r1
 800685a:	334d      	adds	r3, #77	@ 0x4d
 800685c:	2201      	movs	r2, #1
 800685e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	78fa      	ldrb	r2, [r7, #3]
 8006866:	4611      	mov	r1, r2
 8006868:	4618      	mov	r0, r3
 800686a:	f007 ffe2 	bl	800e832 <USB_HC_Halt>
 800686e:	e365      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	78fa      	ldrb	r2, [r7, #3]
 8006876:	4611      	mov	r1, r2
 8006878:	4618      	mov	r0, r3
 800687a:	f007 fa3c 	bl	800dcf6 <USB_ReadChInterrupts>
 800687e:	4603      	mov	r3, r0
 8006880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006884:	2b40      	cmp	r3, #64	@ 0x40
 8006886:	d139      	bne.n	80068fc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8006888:	78fa      	ldrb	r2, [r7, #3]
 800688a:	6879      	ldr	r1, [r7, #4]
 800688c:	4613      	mov	r3, r2
 800688e:	011b      	lsls	r3, r3, #4
 8006890:	1a9b      	subs	r3, r3, r2
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	440b      	add	r3, r1
 8006896:	334d      	adds	r3, #77	@ 0x4d
 8006898:	2205      	movs	r2, #5
 800689a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800689c:	78fa      	ldrb	r2, [r7, #3]
 800689e:	6879      	ldr	r1, [r7, #4]
 80068a0:	4613      	mov	r3, r2
 80068a2:	011b      	lsls	r3, r3, #4
 80068a4:	1a9b      	subs	r3, r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	440b      	add	r3, r1
 80068aa:	331a      	adds	r3, #26
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d109      	bne.n	80068c6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80068b2:	78fa      	ldrb	r2, [r7, #3]
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	4613      	mov	r3, r2
 80068b8:	011b      	lsls	r3, r3, #4
 80068ba:	1a9b      	subs	r3, r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	440b      	add	r3, r1
 80068c0:	3319      	adds	r3, #25
 80068c2:	2201      	movs	r2, #1
 80068c4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80068c6:	78fa      	ldrb	r2, [r7, #3]
 80068c8:	6879      	ldr	r1, [r7, #4]
 80068ca:	4613      	mov	r3, r2
 80068cc:	011b      	lsls	r3, r3, #4
 80068ce:	1a9b      	subs	r3, r3, r2
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	440b      	add	r3, r1
 80068d4:	3344      	adds	r3, #68	@ 0x44
 80068d6:	2200      	movs	r2, #0
 80068d8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	78fa      	ldrb	r2, [r7, #3]
 80068e0:	4611      	mov	r1, r2
 80068e2:	4618      	mov	r0, r3
 80068e4:	f007 ffa5 	bl	800e832 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80068e8:	78fb      	ldrb	r3, [r7, #3]
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068f4:	461a      	mov	r2, r3
 80068f6:	2340      	movs	r3, #64	@ 0x40
 80068f8:	6093      	str	r3, [r2, #8]
 80068fa:	e31f      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	78fa      	ldrb	r2, [r7, #3]
 8006902:	4611      	mov	r1, r2
 8006904:	4618      	mov	r0, r3
 8006906:	f007 f9f6 	bl	800dcf6 <USB_ReadChInterrupts>
 800690a:	4603      	mov	r3, r0
 800690c:	f003 0308 	and.w	r3, r3, #8
 8006910:	2b08      	cmp	r3, #8
 8006912:	d11a      	bne.n	800694a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8006914:	78fb      	ldrb	r3, [r7, #3]
 8006916:	015a      	lsls	r2, r3, #5
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	4413      	add	r3, r2
 800691c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006920:	461a      	mov	r2, r3
 8006922:	2308      	movs	r3, #8
 8006924:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8006926:	78fa      	ldrb	r2, [r7, #3]
 8006928:	6879      	ldr	r1, [r7, #4]
 800692a:	4613      	mov	r3, r2
 800692c:	011b      	lsls	r3, r3, #4
 800692e:	1a9b      	subs	r3, r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	440b      	add	r3, r1
 8006934:	334d      	adds	r3, #77	@ 0x4d
 8006936:	2206      	movs	r2, #6
 8006938:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	78fa      	ldrb	r2, [r7, #3]
 8006940:	4611      	mov	r1, r2
 8006942:	4618      	mov	r0, r3
 8006944:	f007 ff75 	bl	800e832 <USB_HC_Halt>
 8006948:	e2f8      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	78fa      	ldrb	r2, [r7, #3]
 8006950:	4611      	mov	r1, r2
 8006952:	4618      	mov	r0, r3
 8006954:	f007 f9cf 	bl	800dcf6 <USB_ReadChInterrupts>
 8006958:	4603      	mov	r3, r0
 800695a:	f003 0310 	and.w	r3, r3, #16
 800695e:	2b10      	cmp	r3, #16
 8006960:	d144      	bne.n	80069ec <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8006962:	78fa      	ldrb	r2, [r7, #3]
 8006964:	6879      	ldr	r1, [r7, #4]
 8006966:	4613      	mov	r3, r2
 8006968:	011b      	lsls	r3, r3, #4
 800696a:	1a9b      	subs	r3, r3, r2
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	440b      	add	r3, r1
 8006970:	3344      	adds	r3, #68	@ 0x44
 8006972:	2200      	movs	r2, #0
 8006974:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8006976:	78fa      	ldrb	r2, [r7, #3]
 8006978:	6879      	ldr	r1, [r7, #4]
 800697a:	4613      	mov	r3, r2
 800697c:	011b      	lsls	r3, r3, #4
 800697e:	1a9b      	subs	r3, r3, r2
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	440b      	add	r3, r1
 8006984:	334d      	adds	r3, #77	@ 0x4d
 8006986:	2204      	movs	r2, #4
 8006988:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800698a:	78fa      	ldrb	r2, [r7, #3]
 800698c:	6879      	ldr	r1, [r7, #4]
 800698e:	4613      	mov	r3, r2
 8006990:	011b      	lsls	r3, r3, #4
 8006992:	1a9b      	subs	r3, r3, r2
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	440b      	add	r3, r1
 8006998:	3319      	adds	r3, #25
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d114      	bne.n	80069ca <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80069a0:	78fa      	ldrb	r2, [r7, #3]
 80069a2:	6879      	ldr	r1, [r7, #4]
 80069a4:	4613      	mov	r3, r2
 80069a6:	011b      	lsls	r3, r3, #4
 80069a8:	1a9b      	subs	r3, r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	440b      	add	r3, r1
 80069ae:	3318      	adds	r3, #24
 80069b0:	781b      	ldrb	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d109      	bne.n	80069ca <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80069b6:	78fa      	ldrb	r2, [r7, #3]
 80069b8:	6879      	ldr	r1, [r7, #4]
 80069ba:	4613      	mov	r3, r2
 80069bc:	011b      	lsls	r3, r3, #4
 80069be:	1a9b      	subs	r3, r3, r2
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	440b      	add	r3, r1
 80069c4:	3319      	adds	r3, #25
 80069c6:	2201      	movs	r2, #1
 80069c8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	78fa      	ldrb	r2, [r7, #3]
 80069d0:	4611      	mov	r1, r2
 80069d2:	4618      	mov	r0, r3
 80069d4:	f007 ff2d 	bl	800e832 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80069d8:	78fb      	ldrb	r3, [r7, #3]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069e4:	461a      	mov	r2, r3
 80069e6:	2310      	movs	r3, #16
 80069e8:	6093      	str	r3, [r2, #8]
 80069ea:	e2a7      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	78fa      	ldrb	r2, [r7, #3]
 80069f2:	4611      	mov	r1, r2
 80069f4:	4618      	mov	r0, r3
 80069f6:	f007 f97e 	bl	800dcf6 <USB_ReadChInterrupts>
 80069fa:	4603      	mov	r3, r0
 80069fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a00:	2b80      	cmp	r3, #128	@ 0x80
 8006a02:	f040 8083 	bne.w	8006b0c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	799b      	ldrb	r3, [r3, #6]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d111      	bne.n	8006a32 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8006a0e:	78fa      	ldrb	r2, [r7, #3]
 8006a10:	6879      	ldr	r1, [r7, #4]
 8006a12:	4613      	mov	r3, r2
 8006a14:	011b      	lsls	r3, r3, #4
 8006a16:	1a9b      	subs	r3, r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	440b      	add	r3, r1
 8006a1c:	334d      	adds	r3, #77	@ 0x4d
 8006a1e:	2207      	movs	r2, #7
 8006a20:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	78fa      	ldrb	r2, [r7, #3]
 8006a28:	4611      	mov	r1, r2
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f007 ff01 	bl	800e832 <USB_HC_Halt>
 8006a30:	e062      	b.n	8006af8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8006a32:	78fa      	ldrb	r2, [r7, #3]
 8006a34:	6879      	ldr	r1, [r7, #4]
 8006a36:	4613      	mov	r3, r2
 8006a38:	011b      	lsls	r3, r3, #4
 8006a3a:	1a9b      	subs	r3, r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	440b      	add	r3, r1
 8006a40:	3344      	adds	r3, #68	@ 0x44
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	1c59      	adds	r1, r3, #1
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	4613      	mov	r3, r2
 8006a4a:	011b      	lsls	r3, r3, #4
 8006a4c:	1a9b      	subs	r3, r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4403      	add	r3, r0
 8006a52:	3344      	adds	r3, #68	@ 0x44
 8006a54:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006a56:	78fa      	ldrb	r2, [r7, #3]
 8006a58:	6879      	ldr	r1, [r7, #4]
 8006a5a:	4613      	mov	r3, r2
 8006a5c:	011b      	lsls	r3, r3, #4
 8006a5e:	1a9b      	subs	r3, r3, r2
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	440b      	add	r3, r1
 8006a64:	3344      	adds	r3, #68	@ 0x44
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d922      	bls.n	8006ab2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006a6c:	78fa      	ldrb	r2, [r7, #3]
 8006a6e:	6879      	ldr	r1, [r7, #4]
 8006a70:	4613      	mov	r3, r2
 8006a72:	011b      	lsls	r3, r3, #4
 8006a74:	1a9b      	subs	r3, r3, r2
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	440b      	add	r3, r1
 8006a7a:	3344      	adds	r3, #68	@ 0x44
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006a80:	78fa      	ldrb	r2, [r7, #3]
 8006a82:	6879      	ldr	r1, [r7, #4]
 8006a84:	4613      	mov	r3, r2
 8006a86:	011b      	lsls	r3, r3, #4
 8006a88:	1a9b      	subs	r3, r3, r2
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	440b      	add	r3, r1
 8006a8e:	334c      	adds	r3, #76	@ 0x4c
 8006a90:	2204      	movs	r2, #4
 8006a92:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006a94:	78fa      	ldrb	r2, [r7, #3]
 8006a96:	6879      	ldr	r1, [r7, #4]
 8006a98:	4613      	mov	r3, r2
 8006a9a:	011b      	lsls	r3, r3, #4
 8006a9c:	1a9b      	subs	r3, r3, r2
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	440b      	add	r3, r1
 8006aa2:	334c      	adds	r3, #76	@ 0x4c
 8006aa4:	781a      	ldrb	r2, [r3, #0]
 8006aa6:	78fb      	ldrb	r3, [r7, #3]
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f00d f99e 	bl	8013dec <HAL_HCD_HC_NotifyURBChange_Callback>
 8006ab0:	e022      	b.n	8006af8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006ab2:	78fa      	ldrb	r2, [r7, #3]
 8006ab4:	6879      	ldr	r1, [r7, #4]
 8006ab6:	4613      	mov	r3, r2
 8006ab8:	011b      	lsls	r3, r3, #4
 8006aba:	1a9b      	subs	r3, r3, r2
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	440b      	add	r3, r1
 8006ac0:	334c      	adds	r3, #76	@ 0x4c
 8006ac2:	2202      	movs	r2, #2
 8006ac4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006ac6:	78fb      	ldrb	r3, [r7, #3]
 8006ac8:	015a      	lsls	r2, r3, #5
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	4413      	add	r3, r2
 8006ace:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006adc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ae4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006ae6:	78fb      	ldrb	r3, [r7, #3]
 8006ae8:	015a      	lsls	r2, r3, #5
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	4413      	add	r3, r2
 8006aee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006af2:	461a      	mov	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006af8:	78fb      	ldrb	r3, [r7, #3]
 8006afa:	015a      	lsls	r2, r3, #5
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	4413      	add	r3, r2
 8006b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b04:	461a      	mov	r2, r3
 8006b06:	2380      	movs	r3, #128	@ 0x80
 8006b08:	6093      	str	r3, [r2, #8]
 8006b0a:	e217      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	78fa      	ldrb	r2, [r7, #3]
 8006b12:	4611      	mov	r1, r2
 8006b14:	4618      	mov	r0, r3
 8006b16:	f007 f8ee 	bl	800dcf6 <USB_ReadChInterrupts>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b24:	d11b      	bne.n	8006b5e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006b26:	78fa      	ldrb	r2, [r7, #3]
 8006b28:	6879      	ldr	r1, [r7, #4]
 8006b2a:	4613      	mov	r3, r2
 8006b2c:	011b      	lsls	r3, r3, #4
 8006b2e:	1a9b      	subs	r3, r3, r2
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	440b      	add	r3, r1
 8006b34:	334d      	adds	r3, #77	@ 0x4d
 8006b36:	2209      	movs	r2, #9
 8006b38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	78fa      	ldrb	r2, [r7, #3]
 8006b40:	4611      	mov	r1, r2
 8006b42:	4618      	mov	r0, r3
 8006b44:	f007 fe75 	bl	800e832 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8006b48:	78fb      	ldrb	r3, [r7, #3]
 8006b4a:	015a      	lsls	r2, r3, #5
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b54:	461a      	mov	r2, r3
 8006b56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b5a:	6093      	str	r3, [r2, #8]
 8006b5c:	e1ee      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	78fa      	ldrb	r2, [r7, #3]
 8006b64:	4611      	mov	r1, r2
 8006b66:	4618      	mov	r0, r3
 8006b68:	f007 f8c5 	bl	800dcf6 <USB_ReadChInterrupts>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	f003 0302 	and.w	r3, r3, #2
 8006b72:	2b02      	cmp	r3, #2
 8006b74:	f040 81df 	bne.w	8006f36 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006b78:	78fb      	ldrb	r3, [r7, #3]
 8006b7a:	015a      	lsls	r2, r3, #5
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	4413      	add	r3, r2
 8006b80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b84:	461a      	mov	r2, r3
 8006b86:	2302      	movs	r3, #2
 8006b88:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8006b8a:	78fa      	ldrb	r2, [r7, #3]
 8006b8c:	6879      	ldr	r1, [r7, #4]
 8006b8e:	4613      	mov	r3, r2
 8006b90:	011b      	lsls	r3, r3, #4
 8006b92:	1a9b      	subs	r3, r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	440b      	add	r3, r1
 8006b98:	334d      	adds	r3, #77	@ 0x4d
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	f040 8093 	bne.w	8006cc8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006ba2:	78fa      	ldrb	r2, [r7, #3]
 8006ba4:	6879      	ldr	r1, [r7, #4]
 8006ba6:	4613      	mov	r3, r2
 8006ba8:	011b      	lsls	r3, r3, #4
 8006baa:	1a9b      	subs	r3, r3, r2
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	440b      	add	r3, r1
 8006bb0:	334d      	adds	r3, #77	@ 0x4d
 8006bb2:	2202      	movs	r2, #2
 8006bb4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006bb6:	78fa      	ldrb	r2, [r7, #3]
 8006bb8:	6879      	ldr	r1, [r7, #4]
 8006bba:	4613      	mov	r3, r2
 8006bbc:	011b      	lsls	r3, r3, #4
 8006bbe:	1a9b      	subs	r3, r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	440b      	add	r3, r1
 8006bc4:	334c      	adds	r3, #76	@ 0x4c
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006bca:	78fa      	ldrb	r2, [r7, #3]
 8006bcc:	6879      	ldr	r1, [r7, #4]
 8006bce:	4613      	mov	r3, r2
 8006bd0:	011b      	lsls	r3, r3, #4
 8006bd2:	1a9b      	subs	r3, r3, r2
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	440b      	add	r3, r1
 8006bd8:	3326      	adds	r3, #38	@ 0x26
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d00b      	beq.n	8006bf8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8006be0:	78fa      	ldrb	r2, [r7, #3]
 8006be2:	6879      	ldr	r1, [r7, #4]
 8006be4:	4613      	mov	r3, r2
 8006be6:	011b      	lsls	r3, r3, #4
 8006be8:	1a9b      	subs	r3, r3, r2
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	440b      	add	r3, r1
 8006bee:	3326      	adds	r3, #38	@ 0x26
 8006bf0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	f040 8190 	bne.w	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	799b      	ldrb	r3, [r3, #6]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d115      	bne.n	8006c2c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8006c00:	78fa      	ldrb	r2, [r7, #3]
 8006c02:	6879      	ldr	r1, [r7, #4]
 8006c04:	4613      	mov	r3, r2
 8006c06:	011b      	lsls	r3, r3, #4
 8006c08:	1a9b      	subs	r3, r3, r2
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	440b      	add	r3, r1
 8006c0e:	333d      	adds	r3, #61	@ 0x3d
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	78fa      	ldrb	r2, [r7, #3]
 8006c14:	f083 0301 	eor.w	r3, r3, #1
 8006c18:	b2d8      	uxtb	r0, r3
 8006c1a:	6879      	ldr	r1, [r7, #4]
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	011b      	lsls	r3, r3, #4
 8006c20:	1a9b      	subs	r3, r3, r2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	440b      	add	r3, r1
 8006c26:	333d      	adds	r3, #61	@ 0x3d
 8006c28:	4602      	mov	r2, r0
 8006c2a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	799b      	ldrb	r3, [r3, #6]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	f040 8171 	bne.w	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
 8006c36:	78fa      	ldrb	r2, [r7, #3]
 8006c38:	6879      	ldr	r1, [r7, #4]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	011b      	lsls	r3, r3, #4
 8006c3e:	1a9b      	subs	r3, r3, r2
 8006c40:	009b      	lsls	r3, r3, #2
 8006c42:	440b      	add	r3, r1
 8006c44:	3334      	adds	r3, #52	@ 0x34
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 8165 	beq.w	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8006c4e:	78fa      	ldrb	r2, [r7, #3]
 8006c50:	6879      	ldr	r1, [r7, #4]
 8006c52:	4613      	mov	r3, r2
 8006c54:	011b      	lsls	r3, r3, #4
 8006c56:	1a9b      	subs	r3, r3, r2
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	440b      	add	r3, r1
 8006c5c:	3334      	adds	r3, #52	@ 0x34
 8006c5e:	6819      	ldr	r1, [r3, #0]
 8006c60:	78fa      	ldrb	r2, [r7, #3]
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	4613      	mov	r3, r2
 8006c66:	011b      	lsls	r3, r3, #4
 8006c68:	1a9b      	subs	r3, r3, r2
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	4403      	add	r3, r0
 8006c6e:	3328      	adds	r3, #40	@ 0x28
 8006c70:	881b      	ldrh	r3, [r3, #0]
 8006c72:	440b      	add	r3, r1
 8006c74:	1e59      	subs	r1, r3, #1
 8006c76:	78fa      	ldrb	r2, [r7, #3]
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	011b      	lsls	r3, r3, #4
 8006c7e:	1a9b      	subs	r3, r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	4403      	add	r3, r0
 8006c84:	3328      	adds	r3, #40	@ 0x28
 8006c86:	881b      	ldrh	r3, [r3, #0]
 8006c88:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c8c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	f003 0301 	and.w	r3, r3, #1
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f000 813f 	beq.w	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8006c9a:	78fa      	ldrb	r2, [r7, #3]
 8006c9c:	6879      	ldr	r1, [r7, #4]
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	011b      	lsls	r3, r3, #4
 8006ca2:	1a9b      	subs	r3, r3, r2
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	440b      	add	r3, r1
 8006ca8:	333d      	adds	r3, #61	@ 0x3d
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	78fa      	ldrb	r2, [r7, #3]
 8006cae:	f083 0301 	eor.w	r3, r3, #1
 8006cb2:	b2d8      	uxtb	r0, r3
 8006cb4:	6879      	ldr	r1, [r7, #4]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	011b      	lsls	r3, r3, #4
 8006cba:	1a9b      	subs	r3, r3, r2
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	440b      	add	r3, r1
 8006cc0:	333d      	adds	r3, #61	@ 0x3d
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	701a      	strb	r2, [r3, #0]
 8006cc6:	e127      	b.n	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006cc8:	78fa      	ldrb	r2, [r7, #3]
 8006cca:	6879      	ldr	r1, [r7, #4]
 8006ccc:	4613      	mov	r3, r2
 8006cce:	011b      	lsls	r3, r3, #4
 8006cd0:	1a9b      	subs	r3, r3, r2
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	440b      	add	r3, r1
 8006cd6:	334d      	adds	r3, #77	@ 0x4d
 8006cd8:	781b      	ldrb	r3, [r3, #0]
 8006cda:	2b03      	cmp	r3, #3
 8006cdc:	d120      	bne.n	8006d20 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006cde:	78fa      	ldrb	r2, [r7, #3]
 8006ce0:	6879      	ldr	r1, [r7, #4]
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	011b      	lsls	r3, r3, #4
 8006ce6:	1a9b      	subs	r3, r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	440b      	add	r3, r1
 8006cec:	334d      	adds	r3, #77	@ 0x4d
 8006cee:	2202      	movs	r2, #2
 8006cf0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006cf2:	78fa      	ldrb	r2, [r7, #3]
 8006cf4:	6879      	ldr	r1, [r7, #4]
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	011b      	lsls	r3, r3, #4
 8006cfa:	1a9b      	subs	r3, r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	440b      	add	r3, r1
 8006d00:	331b      	adds	r3, #27
 8006d02:	781b      	ldrb	r3, [r3, #0]
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	f040 8107 	bne.w	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006d0a:	78fa      	ldrb	r2, [r7, #3]
 8006d0c:	6879      	ldr	r1, [r7, #4]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	011b      	lsls	r3, r3, #4
 8006d12:	1a9b      	subs	r3, r3, r2
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	440b      	add	r3, r1
 8006d18:	334c      	adds	r3, #76	@ 0x4c
 8006d1a:	2202      	movs	r2, #2
 8006d1c:	701a      	strb	r2, [r3, #0]
 8006d1e:	e0fb      	b.n	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006d20:	78fa      	ldrb	r2, [r7, #3]
 8006d22:	6879      	ldr	r1, [r7, #4]
 8006d24:	4613      	mov	r3, r2
 8006d26:	011b      	lsls	r3, r3, #4
 8006d28:	1a9b      	subs	r3, r3, r2
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	440b      	add	r3, r1
 8006d2e:	334d      	adds	r3, #77	@ 0x4d
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	2b04      	cmp	r3, #4
 8006d34:	d13a      	bne.n	8006dac <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006d36:	78fa      	ldrb	r2, [r7, #3]
 8006d38:	6879      	ldr	r1, [r7, #4]
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	011b      	lsls	r3, r3, #4
 8006d3e:	1a9b      	subs	r3, r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	440b      	add	r3, r1
 8006d44:	334d      	adds	r3, #77	@ 0x4d
 8006d46:	2202      	movs	r2, #2
 8006d48:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006d4a:	78fa      	ldrb	r2, [r7, #3]
 8006d4c:	6879      	ldr	r1, [r7, #4]
 8006d4e:	4613      	mov	r3, r2
 8006d50:	011b      	lsls	r3, r3, #4
 8006d52:	1a9b      	subs	r3, r3, r2
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	440b      	add	r3, r1
 8006d58:	334c      	adds	r3, #76	@ 0x4c
 8006d5a:	2202      	movs	r2, #2
 8006d5c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006d5e:	78fa      	ldrb	r2, [r7, #3]
 8006d60:	6879      	ldr	r1, [r7, #4]
 8006d62:	4613      	mov	r3, r2
 8006d64:	011b      	lsls	r3, r3, #4
 8006d66:	1a9b      	subs	r3, r3, r2
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	440b      	add	r3, r1
 8006d6c:	331b      	adds	r3, #27
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	f040 80d1 	bne.w	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8006d76:	78fa      	ldrb	r2, [r7, #3]
 8006d78:	6879      	ldr	r1, [r7, #4]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	011b      	lsls	r3, r3, #4
 8006d7e:	1a9b      	subs	r3, r3, r2
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	440b      	add	r3, r1
 8006d84:	331b      	adds	r3, #27
 8006d86:	2200      	movs	r2, #0
 8006d88:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006d8a:	78fb      	ldrb	r3, [r7, #3]
 8006d8c:	015a      	lsls	r2, r3, #5
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	4413      	add	r3, r2
 8006d92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	78fa      	ldrb	r2, [r7, #3]
 8006d9a:	0151      	lsls	r1, r2, #5
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	440a      	add	r2, r1
 8006da0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006da4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006da8:	6053      	str	r3, [r2, #4]
 8006daa:	e0b5      	b.n	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006dac:	78fa      	ldrb	r2, [r7, #3]
 8006dae:	6879      	ldr	r1, [r7, #4]
 8006db0:	4613      	mov	r3, r2
 8006db2:	011b      	lsls	r3, r3, #4
 8006db4:	1a9b      	subs	r3, r3, r2
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	440b      	add	r3, r1
 8006dba:	334d      	adds	r3, #77	@ 0x4d
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	2b05      	cmp	r3, #5
 8006dc0:	d114      	bne.n	8006dec <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006dc2:	78fa      	ldrb	r2, [r7, #3]
 8006dc4:	6879      	ldr	r1, [r7, #4]
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	011b      	lsls	r3, r3, #4
 8006dca:	1a9b      	subs	r3, r3, r2
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	440b      	add	r3, r1
 8006dd0:	334d      	adds	r3, #77	@ 0x4d
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006dd6:	78fa      	ldrb	r2, [r7, #3]
 8006dd8:	6879      	ldr	r1, [r7, #4]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	011b      	lsls	r3, r3, #4
 8006dde:	1a9b      	subs	r3, r3, r2
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	440b      	add	r3, r1
 8006de4:	334c      	adds	r3, #76	@ 0x4c
 8006de6:	2202      	movs	r2, #2
 8006de8:	701a      	strb	r2, [r3, #0]
 8006dea:	e095      	b.n	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8006dec:	78fa      	ldrb	r2, [r7, #3]
 8006dee:	6879      	ldr	r1, [r7, #4]
 8006df0:	4613      	mov	r3, r2
 8006df2:	011b      	lsls	r3, r3, #4
 8006df4:	1a9b      	subs	r3, r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	440b      	add	r3, r1
 8006dfa:	334d      	adds	r3, #77	@ 0x4d
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	2b06      	cmp	r3, #6
 8006e00:	d114      	bne.n	8006e2c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006e02:	78fa      	ldrb	r2, [r7, #3]
 8006e04:	6879      	ldr	r1, [r7, #4]
 8006e06:	4613      	mov	r3, r2
 8006e08:	011b      	lsls	r3, r3, #4
 8006e0a:	1a9b      	subs	r3, r3, r2
 8006e0c:	009b      	lsls	r3, r3, #2
 8006e0e:	440b      	add	r3, r1
 8006e10:	334d      	adds	r3, #77	@ 0x4d
 8006e12:	2202      	movs	r2, #2
 8006e14:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8006e16:	78fa      	ldrb	r2, [r7, #3]
 8006e18:	6879      	ldr	r1, [r7, #4]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	011b      	lsls	r3, r3, #4
 8006e1e:	1a9b      	subs	r3, r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	440b      	add	r3, r1
 8006e24:	334c      	adds	r3, #76	@ 0x4c
 8006e26:	2205      	movs	r2, #5
 8006e28:	701a      	strb	r2, [r3, #0]
 8006e2a:	e075      	b.n	8006f18 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006e2c:	78fa      	ldrb	r2, [r7, #3]
 8006e2e:	6879      	ldr	r1, [r7, #4]
 8006e30:	4613      	mov	r3, r2
 8006e32:	011b      	lsls	r3, r3, #4
 8006e34:	1a9b      	subs	r3, r3, r2
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	440b      	add	r3, r1
 8006e3a:	334d      	adds	r3, #77	@ 0x4d
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	2b07      	cmp	r3, #7
 8006e40:	d00a      	beq.n	8006e58 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006e42:	78fa      	ldrb	r2, [r7, #3]
 8006e44:	6879      	ldr	r1, [r7, #4]
 8006e46:	4613      	mov	r3, r2
 8006e48:	011b      	lsls	r3, r3, #4
 8006e4a:	1a9b      	subs	r3, r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	440b      	add	r3, r1
 8006e50:	334d      	adds	r3, #77	@ 0x4d
 8006e52:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006e54:	2b09      	cmp	r3, #9
 8006e56:	d170      	bne.n	8006f3a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006e58:	78fa      	ldrb	r2, [r7, #3]
 8006e5a:	6879      	ldr	r1, [r7, #4]
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	011b      	lsls	r3, r3, #4
 8006e60:	1a9b      	subs	r3, r3, r2
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	440b      	add	r3, r1
 8006e66:	334d      	adds	r3, #77	@ 0x4d
 8006e68:	2202      	movs	r2, #2
 8006e6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006e6c:	78fa      	ldrb	r2, [r7, #3]
 8006e6e:	6879      	ldr	r1, [r7, #4]
 8006e70:	4613      	mov	r3, r2
 8006e72:	011b      	lsls	r3, r3, #4
 8006e74:	1a9b      	subs	r3, r3, r2
 8006e76:	009b      	lsls	r3, r3, #2
 8006e78:	440b      	add	r3, r1
 8006e7a:	3344      	adds	r3, #68	@ 0x44
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	1c59      	adds	r1, r3, #1
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	4613      	mov	r3, r2
 8006e84:	011b      	lsls	r3, r3, #4
 8006e86:	1a9b      	subs	r3, r3, r2
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	4403      	add	r3, r0
 8006e8c:	3344      	adds	r3, #68	@ 0x44
 8006e8e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006e90:	78fa      	ldrb	r2, [r7, #3]
 8006e92:	6879      	ldr	r1, [r7, #4]
 8006e94:	4613      	mov	r3, r2
 8006e96:	011b      	lsls	r3, r3, #4
 8006e98:	1a9b      	subs	r3, r3, r2
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	440b      	add	r3, r1
 8006e9e:	3344      	adds	r3, #68	@ 0x44
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d914      	bls.n	8006ed0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006ea6:	78fa      	ldrb	r2, [r7, #3]
 8006ea8:	6879      	ldr	r1, [r7, #4]
 8006eaa:	4613      	mov	r3, r2
 8006eac:	011b      	lsls	r3, r3, #4
 8006eae:	1a9b      	subs	r3, r3, r2
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	440b      	add	r3, r1
 8006eb4:	3344      	adds	r3, #68	@ 0x44
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006eba:	78fa      	ldrb	r2, [r7, #3]
 8006ebc:	6879      	ldr	r1, [r7, #4]
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	011b      	lsls	r3, r3, #4
 8006ec2:	1a9b      	subs	r3, r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	440b      	add	r3, r1
 8006ec8:	334c      	adds	r3, #76	@ 0x4c
 8006eca:	2204      	movs	r2, #4
 8006ecc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006ece:	e022      	b.n	8006f16 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006ed0:	78fa      	ldrb	r2, [r7, #3]
 8006ed2:	6879      	ldr	r1, [r7, #4]
 8006ed4:	4613      	mov	r3, r2
 8006ed6:	011b      	lsls	r3, r3, #4
 8006ed8:	1a9b      	subs	r3, r3, r2
 8006eda:	009b      	lsls	r3, r3, #2
 8006edc:	440b      	add	r3, r1
 8006ede:	334c      	adds	r3, #76	@ 0x4c
 8006ee0:	2202      	movs	r2, #2
 8006ee2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	015a      	lsls	r2, r3, #5
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	4413      	add	r3, r2
 8006eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006efa:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f02:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006f04:	78fb      	ldrb	r3, [r7, #3]
 8006f06:	015a      	lsls	r2, r3, #5
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	4413      	add	r3, r2
 8006f0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f10:	461a      	mov	r2, r3
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006f16:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006f18:	78fa      	ldrb	r2, [r7, #3]
 8006f1a:	6879      	ldr	r1, [r7, #4]
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	011b      	lsls	r3, r3, #4
 8006f20:	1a9b      	subs	r3, r3, r2
 8006f22:	009b      	lsls	r3, r3, #2
 8006f24:	440b      	add	r3, r1
 8006f26:	334c      	adds	r3, #76	@ 0x4c
 8006f28:	781a      	ldrb	r2, [r3, #0]
 8006f2a:	78fb      	ldrb	r3, [r7, #3]
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f00c ff5c 	bl	8013dec <HAL_HCD_HC_NotifyURBChange_Callback>
 8006f34:	e002      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8006f36:	bf00      	nop
 8006f38:	e000      	b.n	8006f3c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8006f3a:	bf00      	nop
  }
}
 8006f3c:	3718      	adds	r7, #24
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b08a      	sub	sp, #40	@ 0x28
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f52:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	6a1b      	ldr	r3, [r3, #32]
 8006f5a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	f003 030f 	and.w	r3, r3, #15
 8006f62:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	0c5b      	lsrs	r3, r3, #17
 8006f68:	f003 030f 	and.w	r3, r3, #15
 8006f6c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006f6e:	69fb      	ldr	r3, [r7, #28]
 8006f70:	091b      	lsrs	r3, r3, #4
 8006f72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006f76:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d004      	beq.n	8006f88 <HCD_RXQLVL_IRQHandler+0x46>
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	2b05      	cmp	r3, #5
 8006f82:	f000 80b6 	beq.w	80070f2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006f86:	e0b7      	b.n	80070f8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f000 80b3 	beq.w	80070f6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8006f90:	6879      	ldr	r1, [r7, #4]
 8006f92:	69ba      	ldr	r2, [r7, #24]
 8006f94:	4613      	mov	r3, r2
 8006f96:	011b      	lsls	r3, r3, #4
 8006f98:	1a9b      	subs	r3, r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	440b      	add	r3, r1
 8006f9e:	332c      	adds	r3, #44	@ 0x2c
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	f000 80a7 	beq.w	80070f6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8006fa8:	6879      	ldr	r1, [r7, #4]
 8006faa:	69ba      	ldr	r2, [r7, #24]
 8006fac:	4613      	mov	r3, r2
 8006fae:	011b      	lsls	r3, r3, #4
 8006fb0:	1a9b      	subs	r3, r3, r2
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	440b      	add	r3, r1
 8006fb6:	3338      	adds	r3, #56	@ 0x38
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	18d1      	adds	r1, r2, r3
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	69ba      	ldr	r2, [r7, #24]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	011b      	lsls	r3, r3, #4
 8006fc6:	1a9b      	subs	r3, r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	4403      	add	r3, r0
 8006fcc:	3334      	adds	r3, #52	@ 0x34
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4299      	cmp	r1, r3
 8006fd2:	f200 8083 	bhi.w	80070dc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6818      	ldr	r0, [r3, #0]
 8006fda:	6879      	ldr	r1, [r7, #4]
 8006fdc:	69ba      	ldr	r2, [r7, #24]
 8006fde:	4613      	mov	r3, r2
 8006fe0:	011b      	lsls	r3, r3, #4
 8006fe2:	1a9b      	subs	r3, r3, r2
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	440b      	add	r3, r1
 8006fe8:	332c      	adds	r3, #44	@ 0x2c
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	b292      	uxth	r2, r2
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	f006 fe15 	bl	800dc20 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8006ff6:	6879      	ldr	r1, [r7, #4]
 8006ff8:	69ba      	ldr	r2, [r7, #24]
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	011b      	lsls	r3, r3, #4
 8006ffe:	1a9b      	subs	r3, r3, r2
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	440b      	add	r3, r1
 8007004:	332c      	adds	r3, #44	@ 0x2c
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	18d1      	adds	r1, r2, r3
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	69ba      	ldr	r2, [r7, #24]
 8007010:	4613      	mov	r3, r2
 8007012:	011b      	lsls	r3, r3, #4
 8007014:	1a9b      	subs	r3, r3, r2
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	4403      	add	r3, r0
 800701a:	332c      	adds	r3, #44	@ 0x2c
 800701c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800701e:	6879      	ldr	r1, [r7, #4]
 8007020:	69ba      	ldr	r2, [r7, #24]
 8007022:	4613      	mov	r3, r2
 8007024:	011b      	lsls	r3, r3, #4
 8007026:	1a9b      	subs	r3, r3, r2
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	440b      	add	r3, r1
 800702c:	3338      	adds	r3, #56	@ 0x38
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	18d1      	adds	r1, r2, r3
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	69ba      	ldr	r2, [r7, #24]
 8007038:	4613      	mov	r3, r2
 800703a:	011b      	lsls	r3, r3, #4
 800703c:	1a9b      	subs	r3, r3, r2
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	4403      	add	r3, r0
 8007042:	3338      	adds	r3, #56	@ 0x38
 8007044:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	015a      	lsls	r2, r3, #5
 800704a:	6a3b      	ldr	r3, [r7, #32]
 800704c:	4413      	add	r3, r2
 800704e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	0cdb      	lsrs	r3, r3, #19
 8007056:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800705a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800705c:	6879      	ldr	r1, [r7, #4]
 800705e:	69ba      	ldr	r2, [r7, #24]
 8007060:	4613      	mov	r3, r2
 8007062:	011b      	lsls	r3, r3, #4
 8007064:	1a9b      	subs	r3, r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	440b      	add	r3, r1
 800706a:	3328      	adds	r3, #40	@ 0x28
 800706c:	881b      	ldrh	r3, [r3, #0]
 800706e:	461a      	mov	r2, r3
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	4293      	cmp	r3, r2
 8007074:	d13f      	bne.n	80070f6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d03c      	beq.n	80070f6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	015a      	lsls	r2, r3, #5
 8007080:	6a3b      	ldr	r3, [r7, #32]
 8007082:	4413      	add	r3, r2
 8007084:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007092:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800709a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	015a      	lsls	r2, r3, #5
 80070a0:	6a3b      	ldr	r3, [r7, #32]
 80070a2:	4413      	add	r3, r2
 80070a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070a8:	461a      	mov	r2, r3
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80070ae:	6879      	ldr	r1, [r7, #4]
 80070b0:	69ba      	ldr	r2, [r7, #24]
 80070b2:	4613      	mov	r3, r2
 80070b4:	011b      	lsls	r3, r3, #4
 80070b6:	1a9b      	subs	r3, r3, r2
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	440b      	add	r3, r1
 80070bc:	333c      	adds	r3, #60	@ 0x3c
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	f083 0301 	eor.w	r3, r3, #1
 80070c4:	b2d8      	uxtb	r0, r3
 80070c6:	6879      	ldr	r1, [r7, #4]
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	4613      	mov	r3, r2
 80070cc:	011b      	lsls	r3, r3, #4
 80070ce:	1a9b      	subs	r3, r3, r2
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	440b      	add	r3, r1
 80070d4:	333c      	adds	r3, #60	@ 0x3c
 80070d6:	4602      	mov	r2, r0
 80070d8:	701a      	strb	r2, [r3, #0]
      break;
 80070da:	e00c      	b.n	80070f6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80070dc:	6879      	ldr	r1, [r7, #4]
 80070de:	69ba      	ldr	r2, [r7, #24]
 80070e0:	4613      	mov	r3, r2
 80070e2:	011b      	lsls	r3, r3, #4
 80070e4:	1a9b      	subs	r3, r3, r2
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	440b      	add	r3, r1
 80070ea:	334c      	adds	r3, #76	@ 0x4c
 80070ec:	2204      	movs	r2, #4
 80070ee:	701a      	strb	r2, [r3, #0]
      break;
 80070f0:	e001      	b.n	80070f6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80070f2:	bf00      	nop
 80070f4:	e000      	b.n	80070f8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80070f6:	bf00      	nop
  }
}
 80070f8:	bf00      	nop
 80070fa:	3728      	adds	r7, #40	@ 0x28
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}

08007100 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800712c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f003 0302 	and.w	r3, r3, #2
 8007134:	2b02      	cmp	r3, #2
 8007136:	d10b      	bne.n	8007150 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	2b01      	cmp	r3, #1
 8007140:	d102      	bne.n	8007148 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f00c fe36 	bl	8013db4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	f043 0302 	orr.w	r3, r3, #2
 800714e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f003 0308 	and.w	r3, r3, #8
 8007156:	2b08      	cmp	r3, #8
 8007158:	d132      	bne.n	80071c0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	f043 0308 	orr.w	r3, r3, #8
 8007160:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f003 0304 	and.w	r3, r3, #4
 8007168:	2b04      	cmp	r3, #4
 800716a:	d126      	bne.n	80071ba <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	7a5b      	ldrb	r3, [r3, #9]
 8007170:	2b02      	cmp	r3, #2
 8007172:	d113      	bne.n	800719c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800717a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800717e:	d106      	bne.n	800718e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2102      	movs	r1, #2
 8007186:	4618      	mov	r0, r3
 8007188:	f006 fed4 	bl	800df34 <USB_InitFSLSPClkSel>
 800718c:	e011      	b.n	80071b2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2101      	movs	r1, #1
 8007194:	4618      	mov	r0, r3
 8007196:	f006 fecd 	bl	800df34 <USB_InitFSLSPClkSel>
 800719a:	e00a      	b.n	80071b2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	79db      	ldrb	r3, [r3, #7]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d106      	bne.n	80071b2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071aa:	461a      	mov	r2, r3
 80071ac:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80071b0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f00c fe2c 	bl	8013e10 <HAL_HCD_PortEnabled_Callback>
 80071b8:	e002      	b.n	80071c0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f00c fe36 	bl	8013e2c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f003 0320 	and.w	r3, r3, #32
 80071c6:	2b20      	cmp	r3, #32
 80071c8:	d103      	bne.n	80071d2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	f043 0320 	orr.w	r3, r3, #32
 80071d0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80071d8:	461a      	mov	r2, r3
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	6013      	str	r3, [r2, #0]
}
 80071de:	bf00      	nop
 80071e0:	3718      	adds	r7, #24
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
	...

080071e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b082      	sub	sp, #8
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d101      	bne.n	80071fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	e08b      	b.n	8007312 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b00      	cmp	r3, #0
 8007204:	d106      	bne.n	8007214 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7fa fe58 	bl	8001ec4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2224      	movs	r2, #36	@ 0x24
 8007218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f022 0201 	bic.w	r2, r2, #1
 800722a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	685a      	ldr	r2, [r3, #4]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007238:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	689a      	ldr	r2, [r3, #8]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007248:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	2b01      	cmp	r3, #1
 8007250:	d107      	bne.n	8007262 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	689a      	ldr	r2, [r3, #8]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800725e:	609a      	str	r2, [r3, #8]
 8007260:	e006      	b.n	8007270 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	689a      	ldr	r2, [r3, #8]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800726e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	2b02      	cmp	r3, #2
 8007276:	d108      	bne.n	800728a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	685a      	ldr	r2, [r3, #4]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007286:	605a      	str	r2, [r3, #4]
 8007288:	e007      	b.n	800729a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	685a      	ldr	r2, [r3, #4]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007298:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	6859      	ldr	r1, [r3, #4]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	4b1d      	ldr	r3, [pc, #116]	@ (800731c <HAL_I2C_Init+0x134>)
 80072a6:	430b      	orrs	r3, r1
 80072a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	68da      	ldr	r2, [r3, #12]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80072b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	691a      	ldr	r2, [r3, #16]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	695b      	ldr	r3, [r3, #20]
 80072c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	430a      	orrs	r2, r1
 80072d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	69d9      	ldr	r1, [r3, #28]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6a1a      	ldr	r2, [r3, #32]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	430a      	orrs	r2, r1
 80072e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f042 0201 	orr.w	r2, r2, #1
 80072f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2220      	movs	r2, #32
 80072fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	4618      	mov	r0, r3
 8007314:	3708      	adds	r7, #8
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
 800731a:	bf00      	nop
 800731c:	02008000 	.word	0x02008000

08007320 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007330:	b2db      	uxtb	r3, r3
 8007332:	2b20      	cmp	r3, #32
 8007334:	d138      	bne.n	80073a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800733c:	2b01      	cmp	r3, #1
 800733e:	d101      	bne.n	8007344 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007340:	2302      	movs	r3, #2
 8007342:	e032      	b.n	80073aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2224      	movs	r2, #36	@ 0x24
 8007350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f022 0201 	bic.w	r2, r2, #1
 8007362:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007372:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6819      	ldr	r1, [r3, #0]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	683a      	ldr	r2, [r7, #0]
 8007380:	430a      	orrs	r2, r1
 8007382:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f042 0201 	orr.w	r2, r2, #1
 8007392:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2220      	movs	r2, #32
 8007398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80073a4:	2300      	movs	r3, #0
 80073a6:	e000      	b.n	80073aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80073a8:	2302      	movs	r3, #2
  }
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	370c      	adds	r7, #12
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr

080073b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80073b6:	b480      	push	{r7}
 80073b8:	b085      	sub	sp, #20
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
 80073be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	2b20      	cmp	r3, #32
 80073ca:	d139      	bne.n	8007440 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d101      	bne.n	80073da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80073d6:	2302      	movs	r3, #2
 80073d8:	e033      	b.n	8007442 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2224      	movs	r2, #36	@ 0x24
 80073e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f022 0201 	bic.w	r2, r2, #1
 80073f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007408:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	021b      	lsls	r3, r3, #8
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	4313      	orrs	r3, r2
 8007412:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	68fa      	ldr	r2, [r7, #12]
 800741a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f042 0201 	orr.w	r2, r2, #1
 800742a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2220      	movs	r2, #32
 8007430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800743c:	2300      	movs	r3, #0
 800743e:	e000      	b.n	8007442 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007440:	2302      	movs	r3, #2
  }
}
 8007442:	4618      	mov	r0, r3
 8007444:	3714      	adds	r7, #20
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr

0800744e <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800744e:	b580      	push	{r7, lr}
 8007450:	b084      	sub	sp, #16
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d101      	bne.n	8007460 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e08f      	b.n	8007580 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8007466:	b2db      	uxtb	r3, r3
 8007468:	2b00      	cmp	r3, #0
 800746a:	d106      	bne.n	800747a <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2200      	movs	r2, #0
 8007470:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f7fa fdcd 	bl	8002014 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2202      	movs	r2, #2
 800747e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	699a      	ldr	r2, [r3, #24]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8007490:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	6999      	ldr	r1, [r3, #24]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	685a      	ldr	r2, [r3, #4]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074a6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	691b      	ldr	r3, [r3, #16]
 80074ac:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	430a      	orrs	r2, r1
 80074b4:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	041b      	lsls	r3, r3, #16
 80074bc:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6999      	ldr	r1, [r3, #24]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	430a      	orrs	r2, r1
 80074ca:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	69db      	ldr	r3, [r3, #28]
 80074d0:	041b      	lsls	r3, r3, #16
 80074d2:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a19      	ldr	r1, [r3, #32]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68fa      	ldr	r2, [r7, #12]
 80074de:	430a      	orrs	r2, r1
 80074e0:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e6:	041b      	lsls	r3, r3, #16
 80074e8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	430a      	orrs	r2, r1
 80074f6:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fc:	041b      	lsls	r3, r3, #16
 80074fe:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	430a      	orrs	r2, r1
 800750c:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007514:	021b      	lsls	r3, r3, #8
 8007516:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800751e:	041b      	lsls	r3, r3, #16
 8007520:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8007530:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007538:	68ba      	ldr	r2, [r7, #8]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	4313      	orrs	r3, r2
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8007544:	431a      	orrs	r2, r3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f042 0206 	orr.w	r2, r2, #6
 800755c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	699a      	ldr	r2, [r3, #24]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f042 0201 	orr.w	r2, r2, #1
 800756c:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2201      	movs	r2, #1
 800757a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	3710      	adds	r7, #16
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007596:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800759e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f003 0304 	and.w	r3, r3, #4
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d023      	beq.n	80075f2 <HAL_LTDC_IRQHandler+0x6a>
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	f003 0304 	and.w	r3, r3, #4
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d01e      	beq.n	80075f2 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f022 0204 	bic.w	r2, r2, #4
 80075c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2204      	movs	r2, #4
 80075ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80075d2:	f043 0201 	orr.w	r2, r3, #1
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2204      	movs	r2, #4
 80075e0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2200      	movs	r2, #0
 80075e8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 f86f 	bl	80076d0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d023      	beq.n	8007644 <HAL_LTDC_IRQHandler+0xbc>
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	f003 0302 	and.w	r3, r3, #2
 8007602:	2b00      	cmp	r3, #0
 8007604:	d01e      	beq.n	8007644 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f022 0202 	bic.w	r2, r2, #2
 8007614:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2202      	movs	r2, #2
 800761c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007624:	f043 0202 	orr.w	r2, r3, #2
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2204      	movs	r2, #4
 8007632:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f846 	bl	80076d0 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f003 0301 	and.w	r3, r3, #1
 800764a:	2b00      	cmp	r3, #0
 800764c:	d01b      	beq.n	8007686 <HAL_LTDC_IRQHandler+0xfe>
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	f003 0301 	and.w	r3, r3, #1
 8007654:	2b00      	cmp	r3, #0
 8007656:	d016      	beq.n	8007686 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f022 0201 	bic.w	r2, r2, #1
 8007666:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2201      	movs	r2, #1
 800766e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2201      	movs	r2, #1
 8007674:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 f82f 	bl	80076e4 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	f003 0308 	and.w	r3, r3, #8
 800768c:	2b00      	cmp	r3, #0
 800768e:	d01b      	beq.n	80076c8 <HAL_LTDC_IRQHandler+0x140>
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	f003 0308 	and.w	r3, r3, #8
 8007696:	2b00      	cmp	r3, #0
 8007698:	d016      	beq.n	80076c8 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f022 0208 	bic.w	r2, r2, #8
 80076a8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	2208      	movs	r2, #8
 80076b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2201      	movs	r2, #1
 80076b6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2200      	movs	r2, #0
 80076be:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 f818 	bl	80076f8 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80076c8:	bf00      	nop
 80076ca:	3710      	adds	r7, #16
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}

080076d0 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80076ec:	bf00      	nop
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007700:	bf00      	nop
 8007702:	370c      	adds	r7, #12
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800770c:	b5b0      	push	{r4, r5, r7, lr}
 800770e:	b084      	sub	sp, #16
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800771e:	2b01      	cmp	r3, #1
 8007720:	d101      	bne.n	8007726 <HAL_LTDC_ConfigLayer+0x1a>
 8007722:	2302      	movs	r3, #2
 8007724:	e02c      	b.n	8007780 <HAL_LTDC_ConfigLayer+0x74>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2201      	movs	r2, #1
 800772a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2202      	movs	r2, #2
 8007732:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2134      	movs	r1, #52	@ 0x34
 800773c:	fb01 f303 	mul.w	r3, r1, r3
 8007740:	4413      	add	r3, r2
 8007742:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	4614      	mov	r4, r2
 800774a:	461d      	mov	r5, r3
 800774c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800774e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007750:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007752:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007754:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007756:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007758:	682b      	ldr	r3, [r5, #0]
 800775a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800775c:	687a      	ldr	r2, [r7, #4]
 800775e:	68b9      	ldr	r1, [r7, #8]
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 f811 	bl	8007788 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	2201      	movs	r2, #1
 800776c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2201      	movs	r2, #1
 8007772:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3710      	adds	r7, #16
 8007784:	46bd      	mov	sp, r7
 8007786:	bdb0      	pop	{r4, r5, r7, pc}

08007788 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007788:	b480      	push	{r7}
 800778a:	b089      	sub	sp, #36	@ 0x24
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	685a      	ldr	r2, [r3, #4]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	0c1b      	lsrs	r3, r3, #16
 80077a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077a4:	4413      	add	r3, r2
 80077a6:	041b      	lsls	r3, r3, #16
 80077a8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	461a      	mov	r2, r3
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	01db      	lsls	r3, r3, #7
 80077b4:	4413      	add	r3, r2
 80077b6:	3384      	adds	r3, #132	@ 0x84
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	68fa      	ldr	r2, [r7, #12]
 80077bc:	6812      	ldr	r2, [r2, #0]
 80077be:	4611      	mov	r1, r2
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	01d2      	lsls	r2, r2, #7
 80077c4:	440a      	add	r2, r1
 80077c6:	3284      	adds	r2, #132	@ 0x84
 80077c8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80077cc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	0c1b      	lsrs	r3, r3, #16
 80077da:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80077de:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80077e0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4619      	mov	r1, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	01db      	lsls	r3, r3, #7
 80077ec:	440b      	add	r3, r1
 80077ee:	3384      	adds	r3, #132	@ 0x84
 80077f0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80077f6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	68da      	ldr	r2, [r3, #12]
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007806:	4413      	add	r3, r2
 8007808:	041b      	lsls	r3, r3, #16
 800780a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	461a      	mov	r2, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	01db      	lsls	r3, r3, #7
 8007816:	4413      	add	r3, r2
 8007818:	3384      	adds	r3, #132	@ 0x84
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	6812      	ldr	r2, [r2, #0]
 8007820:	4611      	mov	r1, r2
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	01d2      	lsls	r2, r2, #7
 8007826:	440a      	add	r2, r1
 8007828:	3284      	adds	r2, #132	@ 0x84
 800782a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800782e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	689a      	ldr	r2, [r3, #8]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800783e:	4413      	add	r3, r2
 8007840:	1c5a      	adds	r2, r3, #1
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4619      	mov	r1, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	01db      	lsls	r3, r3, #7
 800784c:	440b      	add	r3, r1
 800784e:	3384      	adds	r3, #132	@ 0x84
 8007850:	4619      	mov	r1, r3
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	4313      	orrs	r3, r2
 8007856:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	461a      	mov	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	01db      	lsls	r3, r3, #7
 8007862:	4413      	add	r3, r2
 8007864:	3384      	adds	r3, #132	@ 0x84
 8007866:	691b      	ldr	r3, [r3, #16]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	6812      	ldr	r2, [r2, #0]
 800786c:	4611      	mov	r1, r2
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	01d2      	lsls	r2, r2, #7
 8007872:	440a      	add	r2, r1
 8007874:	3284      	adds	r2, #132	@ 0x84
 8007876:	f023 0307 	bic.w	r3, r3, #7
 800787a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	461a      	mov	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	01db      	lsls	r3, r3, #7
 8007886:	4413      	add	r3, r2
 8007888:	3384      	adds	r3, #132	@ 0x84
 800788a:	461a      	mov	r2, r3
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8007898:	021b      	lsls	r3, r3, #8
 800789a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80078a2:	041b      	lsls	r3, r3, #16
 80078a4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	061b      	lsls	r3, r3, #24
 80078ac:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80078b4:	461a      	mov	r2, r3
 80078b6:	69fb      	ldr	r3, [r7, #28]
 80078b8:	431a      	orrs	r2, r3
 80078ba:	69bb      	ldr	r3, [r7, #24]
 80078bc:	431a      	orrs	r2, r3
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4619      	mov	r1, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	01db      	lsls	r3, r3, #7
 80078c8:	440b      	add	r3, r1
 80078ca:	3384      	adds	r3, #132	@ 0x84
 80078cc:	4619      	mov	r1, r3
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	461a      	mov	r2, r3
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	01db      	lsls	r3, r3, #7
 80078de:	4413      	add	r3, r2
 80078e0:	3384      	adds	r3, #132	@ 0x84
 80078e2:	695b      	ldr	r3, [r3, #20]
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	6812      	ldr	r2, [r2, #0]
 80078e8:	4611      	mov	r1, r2
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	01d2      	lsls	r2, r2, #7
 80078ee:	440a      	add	r2, r1
 80078f0:	3284      	adds	r2, #132	@ 0x84
 80078f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80078f6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	461a      	mov	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	01db      	lsls	r3, r3, #7
 8007902:	4413      	add	r3, r2
 8007904:	3384      	adds	r3, #132	@ 0x84
 8007906:	461a      	mov	r2, r3
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	695b      	ldr	r3, [r3, #20]
 800790c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	461a      	mov	r2, r3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	01db      	lsls	r3, r3, #7
 8007918:	4413      	add	r3, r2
 800791a:	3384      	adds	r3, #132	@ 0x84
 800791c:	69da      	ldr	r2, [r3, #28]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4619      	mov	r1, r3
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	01db      	lsls	r3, r3, #7
 8007928:	440b      	add	r3, r1
 800792a:	3384      	adds	r3, #132	@ 0x84
 800792c:	4619      	mov	r1, r3
 800792e:	4b4f      	ldr	r3, [pc, #316]	@ (8007a6c <LTDC_SetConfig+0x2e4>)
 8007930:	4013      	ands	r3, r2
 8007932:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	69da      	ldr	r2, [r3, #28]
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	6a1b      	ldr	r3, [r3, #32]
 800793c:	68f9      	ldr	r1, [r7, #12]
 800793e:	6809      	ldr	r1, [r1, #0]
 8007940:	4608      	mov	r0, r1
 8007942:	6879      	ldr	r1, [r7, #4]
 8007944:	01c9      	lsls	r1, r1, #7
 8007946:	4401      	add	r1, r0
 8007948:	3184      	adds	r1, #132	@ 0x84
 800794a:	4313      	orrs	r3, r2
 800794c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	461a      	mov	r2, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	01db      	lsls	r3, r3, #7
 8007958:	4413      	add	r3, r2
 800795a:	3384      	adds	r3, #132	@ 0x84
 800795c:	461a      	mov	r2, r3
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007962:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d102      	bne.n	8007972 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800796c:	2304      	movs	r3, #4
 800796e:	61fb      	str	r3, [r7, #28]
 8007970:	e01b      	b.n	80079aa <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	2b01      	cmp	r3, #1
 8007978:	d102      	bne.n	8007980 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800797a:	2303      	movs	r3, #3
 800797c:	61fb      	str	r3, [r7, #28]
 800797e:	e014      	b.n	80079aa <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	691b      	ldr	r3, [r3, #16]
 8007984:	2b04      	cmp	r3, #4
 8007986:	d00b      	beq.n	80079a0 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800798c:	2b02      	cmp	r3, #2
 800798e:	d007      	beq.n	80079a0 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007994:	2b03      	cmp	r3, #3
 8007996:	d003      	beq.n	80079a0 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800799c:	2b07      	cmp	r3, #7
 800799e:	d102      	bne.n	80079a6 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 80079a0:	2302      	movs	r3, #2
 80079a2:	61fb      	str	r3, [r7, #28]
 80079a4:	e001      	b.n	80079aa <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 80079a6:	2301      	movs	r3, #1
 80079a8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	461a      	mov	r2, r3
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	01db      	lsls	r3, r3, #7
 80079b4:	4413      	add	r3, r2
 80079b6:	3384      	adds	r3, #132	@ 0x84
 80079b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ba:	68fa      	ldr	r2, [r7, #12]
 80079bc:	6812      	ldr	r2, [r2, #0]
 80079be:	4611      	mov	r1, r2
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	01d2      	lsls	r2, r2, #7
 80079c4:	440a      	add	r2, r1
 80079c6:	3284      	adds	r2, #132	@ 0x84
 80079c8:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80079cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d2:	69fa      	ldr	r2, [r7, #28]
 80079d4:	fb02 f303 	mul.w	r3, r2, r3
 80079d8:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	6859      	ldr	r1, [r3, #4]
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	1acb      	subs	r3, r1, r3
 80079e4:	69f9      	ldr	r1, [r7, #28]
 80079e6:	fb01 f303 	mul.w	r3, r1, r3
 80079ea:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80079ec:	68f9      	ldr	r1, [r7, #12]
 80079ee:	6809      	ldr	r1, [r1, #0]
 80079f0:	4608      	mov	r0, r1
 80079f2:	6879      	ldr	r1, [r7, #4]
 80079f4:	01c9      	lsls	r1, r1, #7
 80079f6:	4401      	add	r1, r0
 80079f8:	3184      	adds	r1, #132	@ 0x84
 80079fa:	4313      	orrs	r3, r2
 80079fc:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	461a      	mov	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	01db      	lsls	r3, r3, #7
 8007a08:	4413      	add	r3, r2
 8007a0a:	3384      	adds	r3, #132	@ 0x84
 8007a0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4619      	mov	r1, r3
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	01db      	lsls	r3, r3, #7
 8007a18:	440b      	add	r3, r1
 8007a1a:	3384      	adds	r3, #132	@ 0x84
 8007a1c:	4619      	mov	r1, r3
 8007a1e:	4b14      	ldr	r3, [pc, #80]	@ (8007a70 <LTDC_SetConfig+0x2e8>)
 8007a20:	4013      	ands	r3, r2
 8007a22:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	461a      	mov	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	01db      	lsls	r3, r3, #7
 8007a2e:	4413      	add	r3, r2
 8007a30:	3384      	adds	r3, #132	@ 0x84
 8007a32:	461a      	mov	r2, r3
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a38:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	01db      	lsls	r3, r3, #7
 8007a44:	4413      	add	r3, r2
 8007a46:	3384      	adds	r3, #132	@ 0x84
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	6812      	ldr	r2, [r2, #0]
 8007a4e:	4611      	mov	r1, r2
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	01d2      	lsls	r2, r2, #7
 8007a54:	440a      	add	r2, r1
 8007a56:	3284      	adds	r2, #132	@ 0x84
 8007a58:	f043 0301 	orr.w	r3, r3, #1
 8007a5c:	6013      	str	r3, [r2, #0]
}
 8007a5e:	bf00      	nop
 8007a60:	3724      	adds	r7, #36	@ 0x24
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr
 8007a6a:	bf00      	nop
 8007a6c:	fffff8f8 	.word	0xfffff8f8
 8007a70:	fffff800 	.word	0xfffff800

08007a74 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007a74:	b480      	push	{r7}
 8007a76:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a78:	4b05      	ldr	r3, [pc, #20]	@ (8007a90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a04      	ldr	r2, [pc, #16]	@ (8007a90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007a7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a82:	6013      	str	r3, [r2, #0]
}
 8007a84:	bf00      	nop
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr
 8007a8e:	bf00      	nop
 8007a90:	40007000 	.word	0x40007000

08007a94 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b082      	sub	sp, #8
 8007a98:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007a9e:	4b23      	ldr	r3, [pc, #140]	@ (8007b2c <HAL_PWREx_EnableOverDrive+0x98>)
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aa2:	4a22      	ldr	r2, [pc, #136]	@ (8007b2c <HAL_PWREx_EnableOverDrive+0x98>)
 8007aa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007aa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8007aaa:	4b20      	ldr	r3, [pc, #128]	@ (8007b2c <HAL_PWREx_EnableOverDrive+0x98>)
 8007aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ab2:	603b      	str	r3, [r7, #0]
 8007ab4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8007b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a1d      	ldr	r2, [pc, #116]	@ (8007b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ac0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007ac2:	f7fb fa57 	bl	8002f74 <HAL_GetTick>
 8007ac6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007ac8:	e009      	b.n	8007ade <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007aca:	f7fb fa53 	bl	8002f74 <HAL_GetTick>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	1ad3      	subs	r3, r2, r3
 8007ad4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ad8:	d901      	bls.n	8007ade <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007ada:	2303      	movs	r3, #3
 8007adc:	e022      	b.n	8007b24 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007ade:	4b14      	ldr	r3, [pc, #80]	@ (8007b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ae6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007aea:	d1ee      	bne.n	8007aca <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007aec:	4b10      	ldr	r3, [pc, #64]	@ (8007b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a0f      	ldr	r2, [pc, #60]	@ (8007b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007af2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007af6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007af8:	f7fb fa3c 	bl	8002f74 <HAL_GetTick>
 8007afc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007afe:	e009      	b.n	8007b14 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007b00:	f7fb fa38 	bl	8002f74 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b0e:	d901      	bls.n	8007b14 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007b10:	2303      	movs	r3, #3
 8007b12:	e007      	b.n	8007b24 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007b14:	4b06      	ldr	r3, [pc, #24]	@ (8007b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b20:	d1ee      	bne.n	8007b00 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3708      	adds	r7, #8
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	40023800 	.word	0x40023800
 8007b30:	40007000 	.word	0x40007000

08007b34 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b086      	sub	sp, #24
 8007b38:	af02      	add	r7, sp, #8
 8007b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007b3c:	f7fb fa1a 	bl	8002f74 <HAL_GetTick>
 8007b40:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d101      	bne.n	8007b4c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e067      	b.n	8007c1c <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d10b      	bne.n	8007b70 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f7fa fb1f 	bl	80021a4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007b66:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f85e 	bl	8007c2c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	021a      	lsls	r2, r3, #8
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	430a      	orrs	r2, r1
 8007b88:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b8e:	9300      	str	r3, [sp, #0]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2200      	movs	r2, #0
 8007b94:	2120      	movs	r1, #32
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 f856 	bl	8007c48 <QSPI_WaitFlagStateUntilTimeout>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007ba0:	7afb      	ldrb	r3, [r7, #11]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d135      	bne.n	8007c12 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	4b1d      	ldr	r3, [pc, #116]	@ (8007c24 <HAL_QSPI_Init+0xf0>)
 8007bae:	4013      	ands	r3, r2
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	6852      	ldr	r2, [r2, #4]
 8007bb4:	0611      	lsls	r1, r2, #24
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	68d2      	ldr	r2, [r2, #12]
 8007bba:	4311      	orrs	r1, r2
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	69d2      	ldr	r2, [r2, #28]
 8007bc0:	4311      	orrs	r1, r2
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	6a12      	ldr	r2, [r2, #32]
 8007bc6:	4311      	orrs	r1, r2
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	6812      	ldr	r2, [r2, #0]
 8007bcc:	430b      	orrs	r3, r1
 8007bce:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	685a      	ldr	r2, [r3, #4]
 8007bd6:	4b14      	ldr	r3, [pc, #80]	@ (8007c28 <HAL_QSPI_Init+0xf4>)
 8007bd8:	4013      	ands	r3, r2
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	6912      	ldr	r2, [r2, #16]
 8007bde:	0411      	lsls	r1, r2, #16
 8007be0:	687a      	ldr	r2, [r7, #4]
 8007be2:	6952      	ldr	r2, [r2, #20]
 8007be4:	4311      	orrs	r1, r2
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	6992      	ldr	r2, [r2, #24]
 8007bea:	4311      	orrs	r1, r2
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	6812      	ldr	r2, [r2, #0]
 8007bf0:	430b      	orrs	r3, r1
 8007bf2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f042 0201 	orr.w	r2, r2, #1
 8007c02:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8007c1a:	7afb      	ldrb	r3, [r7, #11]
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3710      	adds	r7, #16
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	00ffff2f 	.word	0x00ffff2f
 8007c28:	ffe0f8fe 	.word	0xffe0f8fe

08007c2c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	683a      	ldr	r2, [r7, #0]
 8007c3a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	603b      	str	r3, [r7, #0]
 8007c54:	4613      	mov	r3, r2
 8007c56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007c58:	e01a      	b.n	8007c90 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c60:	d016      	beq.n	8007c90 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c62:	f7fb f987 	bl	8002f74 <HAL_GetTick>
 8007c66:	4602      	mov	r2, r0
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	1ad3      	subs	r3, r2, r3
 8007c6c:	69ba      	ldr	r2, [r7, #24]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d302      	bcc.n	8007c78 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d10b      	bne.n	8007c90 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2204      	movs	r2, #4
 8007c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c84:	f043 0201 	orr.w	r2, r3, #1
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	e00e      	b.n	8007cae <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	689a      	ldr	r2, [r3, #8]
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	4013      	ands	r3, r2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	bf14      	ite	ne
 8007c9e:	2301      	movne	r3, #1
 8007ca0:	2300      	moveq	r3, #0
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	79fb      	ldrb	r3, [r7, #7]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d1d6      	bne.n	8007c5a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3710      	adds	r7, #16
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
	...

08007cb8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b086      	sub	sp, #24
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d101      	bne.n	8007cce <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e291      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f003 0301 	and.w	r3, r3, #1
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	f000 8087 	beq.w	8007dea <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007cdc:	4b96      	ldr	r3, [pc, #600]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	f003 030c 	and.w	r3, r3, #12
 8007ce4:	2b04      	cmp	r3, #4
 8007ce6:	d00c      	beq.n	8007d02 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007ce8:	4b93      	ldr	r3, [pc, #588]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	f003 030c 	and.w	r3, r3, #12
 8007cf0:	2b08      	cmp	r3, #8
 8007cf2:	d112      	bne.n	8007d1a <HAL_RCC_OscConfig+0x62>
 8007cf4:	4b90      	ldr	r3, [pc, #576]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d00:	d10b      	bne.n	8007d1a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d02:	4b8d      	ldr	r3, [pc, #564]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d06c      	beq.n	8007de8 <HAL_RCC_OscConfig+0x130>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d168      	bne.n	8007de8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e26b      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d22:	d106      	bne.n	8007d32 <HAL_RCC_OscConfig+0x7a>
 8007d24:	4b84      	ldr	r3, [pc, #528]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a83      	ldr	r2, [pc, #524]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d2e:	6013      	str	r3, [r2, #0]
 8007d30:	e02e      	b.n	8007d90 <HAL_RCC_OscConfig+0xd8>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d10c      	bne.n	8007d54 <HAL_RCC_OscConfig+0x9c>
 8007d3a:	4b7f      	ldr	r3, [pc, #508]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a7e      	ldr	r2, [pc, #504]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d44:	6013      	str	r3, [r2, #0]
 8007d46:	4b7c      	ldr	r3, [pc, #496]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a7b      	ldr	r2, [pc, #492]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d50:	6013      	str	r3, [r2, #0]
 8007d52:	e01d      	b.n	8007d90 <HAL_RCC_OscConfig+0xd8>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d5c:	d10c      	bne.n	8007d78 <HAL_RCC_OscConfig+0xc0>
 8007d5e:	4b76      	ldr	r3, [pc, #472]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a75      	ldr	r2, [pc, #468]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d68:	6013      	str	r3, [r2, #0]
 8007d6a:	4b73      	ldr	r3, [pc, #460]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a72      	ldr	r2, [pc, #456]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d74:	6013      	str	r3, [r2, #0]
 8007d76:	e00b      	b.n	8007d90 <HAL_RCC_OscConfig+0xd8>
 8007d78:	4b6f      	ldr	r3, [pc, #444]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a6e      	ldr	r2, [pc, #440]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d82:	6013      	str	r3, [r2, #0]
 8007d84:	4b6c      	ldr	r3, [pc, #432]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a6b      	ldr	r2, [pc, #428]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007d8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d013      	beq.n	8007dc0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d98:	f7fb f8ec 	bl	8002f74 <HAL_GetTick>
 8007d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d9e:	e008      	b.n	8007db2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007da0:	f7fb f8e8 	bl	8002f74 <HAL_GetTick>
 8007da4:	4602      	mov	r2, r0
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	1ad3      	subs	r3, r2, r3
 8007daa:	2b64      	cmp	r3, #100	@ 0x64
 8007dac:	d901      	bls.n	8007db2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007dae:	2303      	movs	r3, #3
 8007db0:	e21f      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007db2:	4b61      	ldr	r3, [pc, #388]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d0f0      	beq.n	8007da0 <HAL_RCC_OscConfig+0xe8>
 8007dbe:	e014      	b.n	8007dea <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dc0:	f7fb f8d8 	bl	8002f74 <HAL_GetTick>
 8007dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dc6:	e008      	b.n	8007dda <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007dc8:	f7fb f8d4 	bl	8002f74 <HAL_GetTick>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	1ad3      	subs	r3, r2, r3
 8007dd2:	2b64      	cmp	r3, #100	@ 0x64
 8007dd4:	d901      	bls.n	8007dda <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007dd6:	2303      	movs	r3, #3
 8007dd8:	e20b      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dda:	4b57      	ldr	r3, [pc, #348]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d1f0      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x110>
 8007de6:	e000      	b.n	8007dea <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007de8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f003 0302 	and.w	r3, r3, #2
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d069      	beq.n	8007eca <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007df6:	4b50      	ldr	r3, [pc, #320]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	f003 030c 	and.w	r3, r3, #12
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d00b      	beq.n	8007e1a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e02:	4b4d      	ldr	r3, [pc, #308]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f003 030c 	and.w	r3, r3, #12
 8007e0a:	2b08      	cmp	r3, #8
 8007e0c:	d11c      	bne.n	8007e48 <HAL_RCC_OscConfig+0x190>
 8007e0e:	4b4a      	ldr	r3, [pc, #296]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d116      	bne.n	8007e48 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e1a:	4b47      	ldr	r3, [pc, #284]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 0302 	and.w	r3, r3, #2
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d005      	beq.n	8007e32 <HAL_RCC_OscConfig+0x17a>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	68db      	ldr	r3, [r3, #12]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d001      	beq.n	8007e32 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e1df      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e32:	4b41      	ldr	r3, [pc, #260]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	691b      	ldr	r3, [r3, #16]
 8007e3e:	00db      	lsls	r3, r3, #3
 8007e40:	493d      	ldr	r1, [pc, #244]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e42:	4313      	orrs	r3, r2
 8007e44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e46:	e040      	b.n	8007eca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	68db      	ldr	r3, [r3, #12]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d023      	beq.n	8007e98 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e50:	4b39      	ldr	r3, [pc, #228]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a38      	ldr	r2, [pc, #224]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e56:	f043 0301 	orr.w	r3, r3, #1
 8007e5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e5c:	f7fb f88a 	bl	8002f74 <HAL_GetTick>
 8007e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e62:	e008      	b.n	8007e76 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e64:	f7fb f886 	bl	8002f74 <HAL_GetTick>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	d901      	bls.n	8007e76 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007e72:	2303      	movs	r3, #3
 8007e74:	e1bd      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e76:	4b30      	ldr	r3, [pc, #192]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f003 0302 	and.w	r3, r3, #2
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d0f0      	beq.n	8007e64 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e82:	4b2d      	ldr	r3, [pc, #180]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	00db      	lsls	r3, r3, #3
 8007e90:	4929      	ldr	r1, [pc, #164]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e92:	4313      	orrs	r3, r2
 8007e94:	600b      	str	r3, [r1, #0]
 8007e96:	e018      	b.n	8007eca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e98:	4b27      	ldr	r3, [pc, #156]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a26      	ldr	r2, [pc, #152]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007e9e:	f023 0301 	bic.w	r3, r3, #1
 8007ea2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ea4:	f7fb f866 	bl	8002f74 <HAL_GetTick>
 8007ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007eaa:	e008      	b.n	8007ebe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007eac:	f7fb f862 	bl	8002f74 <HAL_GetTick>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	1ad3      	subs	r3, r2, r3
 8007eb6:	2b02      	cmp	r3, #2
 8007eb8:	d901      	bls.n	8007ebe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007eba:	2303      	movs	r3, #3
 8007ebc:	e199      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f003 0302 	and.w	r3, r3, #2
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d1f0      	bne.n	8007eac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f003 0308 	and.w	r3, r3, #8
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d038      	beq.n	8007f48 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	695b      	ldr	r3, [r3, #20]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d019      	beq.n	8007f12 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ede:	4b16      	ldr	r3, [pc, #88]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ee2:	4a15      	ldr	r2, [pc, #84]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007ee4:	f043 0301 	orr.w	r3, r3, #1
 8007ee8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eea:	f7fb f843 	bl	8002f74 <HAL_GetTick>
 8007eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ef0:	e008      	b.n	8007f04 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ef2:	f7fb f83f 	bl	8002f74 <HAL_GetTick>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	1ad3      	subs	r3, r2, r3
 8007efc:	2b02      	cmp	r3, #2
 8007efe:	d901      	bls.n	8007f04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e176      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f04:	4b0c      	ldr	r3, [pc, #48]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007f06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f08:	f003 0302 	and.w	r3, r3, #2
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d0f0      	beq.n	8007ef2 <HAL_RCC_OscConfig+0x23a>
 8007f10:	e01a      	b.n	8007f48 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f12:	4b09      	ldr	r3, [pc, #36]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f16:	4a08      	ldr	r2, [pc, #32]	@ (8007f38 <HAL_RCC_OscConfig+0x280>)
 8007f18:	f023 0301 	bic.w	r3, r3, #1
 8007f1c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f1e:	f7fb f829 	bl	8002f74 <HAL_GetTick>
 8007f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f24:	e00a      	b.n	8007f3c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f26:	f7fb f825 	bl	8002f74 <HAL_GetTick>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	1ad3      	subs	r3, r2, r3
 8007f30:	2b02      	cmp	r3, #2
 8007f32:	d903      	bls.n	8007f3c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007f34:	2303      	movs	r3, #3
 8007f36:	e15c      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
 8007f38:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f3c:	4b91      	ldr	r3, [pc, #580]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007f3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f40:	f003 0302 	and.w	r3, r3, #2
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1ee      	bne.n	8007f26 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f003 0304 	and.w	r3, r3, #4
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f000 80a4 	beq.w	800809e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f56:	4b8b      	ldr	r3, [pc, #556]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d10d      	bne.n	8007f7e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f62:	4b88      	ldr	r3, [pc, #544]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f66:	4a87      	ldr	r2, [pc, #540]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007f68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007f6e:	4b85      	ldr	r3, [pc, #532]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f76:	60bb      	str	r3, [r7, #8]
 8007f78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f7e:	4b82      	ldr	r3, [pc, #520]	@ (8008188 <HAL_RCC_OscConfig+0x4d0>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d118      	bne.n	8007fbc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007f8a:	4b7f      	ldr	r3, [pc, #508]	@ (8008188 <HAL_RCC_OscConfig+0x4d0>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a7e      	ldr	r2, [pc, #504]	@ (8008188 <HAL_RCC_OscConfig+0x4d0>)
 8007f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f96:	f7fa ffed 	bl	8002f74 <HAL_GetTick>
 8007f9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f9c:	e008      	b.n	8007fb0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f9e:	f7fa ffe9 	bl	8002f74 <HAL_GetTick>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	1ad3      	subs	r3, r2, r3
 8007fa8:	2b64      	cmp	r3, #100	@ 0x64
 8007faa:	d901      	bls.n	8007fb0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007fac:	2303      	movs	r3, #3
 8007fae:	e120      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007fb0:	4b75      	ldr	r3, [pc, #468]	@ (8008188 <HAL_RCC_OscConfig+0x4d0>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d0f0      	beq.n	8007f9e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d106      	bne.n	8007fd2 <HAL_RCC_OscConfig+0x31a>
 8007fc4:	4b6f      	ldr	r3, [pc, #444]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007fc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fc8:	4a6e      	ldr	r2, [pc, #440]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007fca:	f043 0301 	orr.w	r3, r3, #1
 8007fce:	6713      	str	r3, [r2, #112]	@ 0x70
 8007fd0:	e02d      	b.n	800802e <HAL_RCC_OscConfig+0x376>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d10c      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x33c>
 8007fda:	4b6a      	ldr	r3, [pc, #424]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fde:	4a69      	ldr	r2, [pc, #420]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007fe0:	f023 0301 	bic.w	r3, r3, #1
 8007fe4:	6713      	str	r3, [r2, #112]	@ 0x70
 8007fe6:	4b67      	ldr	r3, [pc, #412]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fea:	4a66      	ldr	r2, [pc, #408]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007fec:	f023 0304 	bic.w	r3, r3, #4
 8007ff0:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ff2:	e01c      	b.n	800802e <HAL_RCC_OscConfig+0x376>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	2b05      	cmp	r3, #5
 8007ffa:	d10c      	bne.n	8008016 <HAL_RCC_OscConfig+0x35e>
 8007ffc:	4b61      	ldr	r3, [pc, #388]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8007ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008000:	4a60      	ldr	r2, [pc, #384]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008002:	f043 0304 	orr.w	r3, r3, #4
 8008006:	6713      	str	r3, [r2, #112]	@ 0x70
 8008008:	4b5e      	ldr	r3, [pc, #376]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 800800a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800800c:	4a5d      	ldr	r2, [pc, #372]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 800800e:	f043 0301 	orr.w	r3, r3, #1
 8008012:	6713      	str	r3, [r2, #112]	@ 0x70
 8008014:	e00b      	b.n	800802e <HAL_RCC_OscConfig+0x376>
 8008016:	4b5b      	ldr	r3, [pc, #364]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800801a:	4a5a      	ldr	r2, [pc, #360]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 800801c:	f023 0301 	bic.w	r3, r3, #1
 8008020:	6713      	str	r3, [r2, #112]	@ 0x70
 8008022:	4b58      	ldr	r3, [pc, #352]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008026:	4a57      	ldr	r2, [pc, #348]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008028:	f023 0304 	bic.w	r3, r3, #4
 800802c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d015      	beq.n	8008062 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008036:	f7fa ff9d 	bl	8002f74 <HAL_GetTick>
 800803a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800803c:	e00a      	b.n	8008054 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800803e:	f7fa ff99 	bl	8002f74 <HAL_GetTick>
 8008042:	4602      	mov	r2, r0
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	1ad3      	subs	r3, r2, r3
 8008048:	f241 3288 	movw	r2, #5000	@ 0x1388
 800804c:	4293      	cmp	r3, r2
 800804e:	d901      	bls.n	8008054 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e0ce      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008054:	4b4b      	ldr	r3, [pc, #300]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008056:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008058:	f003 0302 	and.w	r3, r3, #2
 800805c:	2b00      	cmp	r3, #0
 800805e:	d0ee      	beq.n	800803e <HAL_RCC_OscConfig+0x386>
 8008060:	e014      	b.n	800808c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008062:	f7fa ff87 	bl	8002f74 <HAL_GetTick>
 8008066:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008068:	e00a      	b.n	8008080 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800806a:	f7fa ff83 	bl	8002f74 <HAL_GetTick>
 800806e:	4602      	mov	r2, r0
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	1ad3      	subs	r3, r2, r3
 8008074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008078:	4293      	cmp	r3, r2
 800807a:	d901      	bls.n	8008080 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800807c:	2303      	movs	r3, #3
 800807e:	e0b8      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008080:	4b40      	ldr	r3, [pc, #256]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008084:	f003 0302 	and.w	r3, r3, #2
 8008088:	2b00      	cmp	r3, #0
 800808a:	d1ee      	bne.n	800806a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800808c:	7dfb      	ldrb	r3, [r7, #23]
 800808e:	2b01      	cmp	r3, #1
 8008090:	d105      	bne.n	800809e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008092:	4b3c      	ldr	r3, [pc, #240]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008096:	4a3b      	ldr	r2, [pc, #236]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008098:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800809c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	699b      	ldr	r3, [r3, #24]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f000 80a4 	beq.w	80081f0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80080a8:	4b36      	ldr	r3, [pc, #216]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	f003 030c 	and.w	r3, r3, #12
 80080b0:	2b08      	cmp	r3, #8
 80080b2:	d06b      	beq.n	800818c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	699b      	ldr	r3, [r3, #24]
 80080b8:	2b02      	cmp	r3, #2
 80080ba:	d149      	bne.n	8008150 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080bc:	4b31      	ldr	r3, [pc, #196]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a30      	ldr	r2, [pc, #192]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 80080c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80080c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080c8:	f7fa ff54 	bl	8002f74 <HAL_GetTick>
 80080cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080ce:	e008      	b.n	80080e2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080d0:	f7fa ff50 	bl	8002f74 <HAL_GetTick>
 80080d4:	4602      	mov	r2, r0
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d901      	bls.n	80080e2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e087      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080e2:	4b28      	ldr	r3, [pc, #160]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d1f0      	bne.n	80080d0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	69da      	ldr	r2, [r3, #28]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a1b      	ldr	r3, [r3, #32]
 80080f6:	431a      	orrs	r2, r3
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080fc:	019b      	lsls	r3, r3, #6
 80080fe:	431a      	orrs	r2, r3
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008104:	085b      	lsrs	r3, r3, #1
 8008106:	3b01      	subs	r3, #1
 8008108:	041b      	lsls	r3, r3, #16
 800810a:	431a      	orrs	r2, r3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008110:	061b      	lsls	r3, r3, #24
 8008112:	4313      	orrs	r3, r2
 8008114:	4a1b      	ldr	r2, [pc, #108]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008116:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800811a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800811c:	4b19      	ldr	r3, [pc, #100]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a18      	ldr	r2, [pc, #96]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008122:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008126:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008128:	f7fa ff24 	bl	8002f74 <HAL_GetTick>
 800812c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800812e:	e008      	b.n	8008142 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008130:	f7fa ff20 	bl	8002f74 <HAL_GetTick>
 8008134:	4602      	mov	r2, r0
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	1ad3      	subs	r3, r2, r3
 800813a:	2b02      	cmp	r3, #2
 800813c:	d901      	bls.n	8008142 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800813e:	2303      	movs	r3, #3
 8008140:	e057      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008142:	4b10      	ldr	r3, [pc, #64]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800814a:	2b00      	cmp	r3, #0
 800814c:	d0f0      	beq.n	8008130 <HAL_RCC_OscConfig+0x478>
 800814e:	e04f      	b.n	80081f0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008150:	4b0c      	ldr	r3, [pc, #48]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a0b      	ldr	r2, [pc, #44]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008156:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800815a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800815c:	f7fa ff0a 	bl	8002f74 <HAL_GetTick>
 8008160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008162:	e008      	b.n	8008176 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008164:	f7fa ff06 	bl	8002f74 <HAL_GetTick>
 8008168:	4602      	mov	r2, r0
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	2b02      	cmp	r3, #2
 8008170:	d901      	bls.n	8008176 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8008172:	2303      	movs	r3, #3
 8008174:	e03d      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008176:	4b03      	ldr	r3, [pc, #12]	@ (8008184 <HAL_RCC_OscConfig+0x4cc>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1f0      	bne.n	8008164 <HAL_RCC_OscConfig+0x4ac>
 8008182:	e035      	b.n	80081f0 <HAL_RCC_OscConfig+0x538>
 8008184:	40023800 	.word	0x40023800
 8008188:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800818c:	4b1b      	ldr	r3, [pc, #108]	@ (80081fc <HAL_RCC_OscConfig+0x544>)
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	2b01      	cmp	r3, #1
 8008198:	d028      	beq.n	80081ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d121      	bne.n	80081ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d11a      	bne.n	80081ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80081bc:	4013      	ands	r3, r2
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80081c2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d111      	bne.n	80081ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081d2:	085b      	lsrs	r3, r3, #1
 80081d4:	3b01      	subs	r3, #1
 80081d6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80081d8:	429a      	cmp	r2, r3
 80081da:	d107      	bne.n	80081ec <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d001      	beq.n	80081f0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	e000      	b.n	80081f2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3718      	adds	r7, #24
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
 80081fa:	bf00      	nop
 80081fc:	40023800 	.word	0x40023800

08008200 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800820a:	2300      	movs	r3, #0
 800820c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d101      	bne.n	8008218 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008214:	2301      	movs	r3, #1
 8008216:	e0d0      	b.n	80083ba <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008218:	4b6a      	ldr	r3, [pc, #424]	@ (80083c4 <HAL_RCC_ClockConfig+0x1c4>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f003 030f 	and.w	r3, r3, #15
 8008220:	683a      	ldr	r2, [r7, #0]
 8008222:	429a      	cmp	r2, r3
 8008224:	d910      	bls.n	8008248 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008226:	4b67      	ldr	r3, [pc, #412]	@ (80083c4 <HAL_RCC_ClockConfig+0x1c4>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f023 020f 	bic.w	r2, r3, #15
 800822e:	4965      	ldr	r1, [pc, #404]	@ (80083c4 <HAL_RCC_ClockConfig+0x1c4>)
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	4313      	orrs	r3, r2
 8008234:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008236:	4b63      	ldr	r3, [pc, #396]	@ (80083c4 <HAL_RCC_ClockConfig+0x1c4>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f003 030f 	and.w	r3, r3, #15
 800823e:	683a      	ldr	r2, [r7, #0]
 8008240:	429a      	cmp	r2, r3
 8008242:	d001      	beq.n	8008248 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	e0b8      	b.n	80083ba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f003 0302 	and.w	r3, r3, #2
 8008250:	2b00      	cmp	r3, #0
 8008252:	d020      	beq.n	8008296 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f003 0304 	and.w	r3, r3, #4
 800825c:	2b00      	cmp	r3, #0
 800825e:	d005      	beq.n	800826c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008260:	4b59      	ldr	r3, [pc, #356]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	4a58      	ldr	r2, [pc, #352]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 8008266:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800826a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 0308 	and.w	r3, r3, #8
 8008274:	2b00      	cmp	r3, #0
 8008276:	d005      	beq.n	8008284 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008278:	4b53      	ldr	r3, [pc, #332]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	4a52      	ldr	r2, [pc, #328]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 800827e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008282:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008284:	4b50      	ldr	r3, [pc, #320]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	494d      	ldr	r1, [pc, #308]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 8008292:	4313      	orrs	r3, r2
 8008294:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f003 0301 	and.w	r3, r3, #1
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d040      	beq.n	8008324 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d107      	bne.n	80082ba <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082aa:	4b47      	ldr	r3, [pc, #284]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d115      	bne.n	80082e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	e07f      	b.n	80083ba <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	2b02      	cmp	r3, #2
 80082c0:	d107      	bne.n	80082d2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082c2:	4b41      	ldr	r3, [pc, #260]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d109      	bne.n	80082e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082ce:	2301      	movs	r3, #1
 80082d0:	e073      	b.n	80083ba <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082d2:	4b3d      	ldr	r3, [pc, #244]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f003 0302 	and.w	r3, r3, #2
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d101      	bne.n	80082e2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e06b      	b.n	80083ba <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80082e2:	4b39      	ldr	r3, [pc, #228]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	f023 0203 	bic.w	r2, r3, #3
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	4936      	ldr	r1, [pc, #216]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 80082f0:	4313      	orrs	r3, r2
 80082f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082f4:	f7fa fe3e 	bl	8002f74 <HAL_GetTick>
 80082f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082fa:	e00a      	b.n	8008312 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082fc:	f7fa fe3a 	bl	8002f74 <HAL_GetTick>
 8008300:	4602      	mov	r2, r0
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	1ad3      	subs	r3, r2, r3
 8008306:	f241 3288 	movw	r2, #5000	@ 0x1388
 800830a:	4293      	cmp	r3, r2
 800830c:	d901      	bls.n	8008312 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800830e:	2303      	movs	r3, #3
 8008310:	e053      	b.n	80083ba <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008312:	4b2d      	ldr	r3, [pc, #180]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	f003 020c 	and.w	r2, r3, #12
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	429a      	cmp	r2, r3
 8008322:	d1eb      	bne.n	80082fc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008324:	4b27      	ldr	r3, [pc, #156]	@ (80083c4 <HAL_RCC_ClockConfig+0x1c4>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 030f 	and.w	r3, r3, #15
 800832c:	683a      	ldr	r2, [r7, #0]
 800832e:	429a      	cmp	r2, r3
 8008330:	d210      	bcs.n	8008354 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008332:	4b24      	ldr	r3, [pc, #144]	@ (80083c4 <HAL_RCC_ClockConfig+0x1c4>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f023 020f 	bic.w	r2, r3, #15
 800833a:	4922      	ldr	r1, [pc, #136]	@ (80083c4 <HAL_RCC_ClockConfig+0x1c4>)
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	4313      	orrs	r3, r2
 8008340:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008342:	4b20      	ldr	r3, [pc, #128]	@ (80083c4 <HAL_RCC_ClockConfig+0x1c4>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f003 030f 	and.w	r3, r3, #15
 800834a:	683a      	ldr	r2, [r7, #0]
 800834c:	429a      	cmp	r2, r3
 800834e:	d001      	beq.n	8008354 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008350:	2301      	movs	r3, #1
 8008352:	e032      	b.n	80083ba <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 0304 	and.w	r3, r3, #4
 800835c:	2b00      	cmp	r3, #0
 800835e:	d008      	beq.n	8008372 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008360:	4b19      	ldr	r3, [pc, #100]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	68db      	ldr	r3, [r3, #12]
 800836c:	4916      	ldr	r1, [pc, #88]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 800836e:	4313      	orrs	r3, r2
 8008370:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 0308 	and.w	r3, r3, #8
 800837a:	2b00      	cmp	r3, #0
 800837c:	d009      	beq.n	8008392 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800837e:	4b12      	ldr	r3, [pc, #72]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 8008380:	689b      	ldr	r3, [r3, #8]
 8008382:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	691b      	ldr	r3, [r3, #16]
 800838a:	00db      	lsls	r3, r3, #3
 800838c:	490e      	ldr	r1, [pc, #56]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 800838e:	4313      	orrs	r3, r2
 8008390:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008392:	f000 f821 	bl	80083d8 <HAL_RCC_GetSysClockFreq>
 8008396:	4602      	mov	r2, r0
 8008398:	4b0b      	ldr	r3, [pc, #44]	@ (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	091b      	lsrs	r3, r3, #4
 800839e:	f003 030f 	and.w	r3, r3, #15
 80083a2:	490a      	ldr	r1, [pc, #40]	@ (80083cc <HAL_RCC_ClockConfig+0x1cc>)
 80083a4:	5ccb      	ldrb	r3, [r1, r3]
 80083a6:	fa22 f303 	lsr.w	r3, r2, r3
 80083aa:	4a09      	ldr	r2, [pc, #36]	@ (80083d0 <HAL_RCC_ClockConfig+0x1d0>)
 80083ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80083ae:	4b09      	ldr	r3, [pc, #36]	@ (80083d4 <HAL_RCC_ClockConfig+0x1d4>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4618      	mov	r0, r3
 80083b4:	f7fa fc7a 	bl	8002cac <HAL_InitTick>

  return HAL_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3710      	adds	r7, #16
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	40023c00 	.word	0x40023c00
 80083c8:	40023800 	.word	0x40023800
 80083cc:	08014558 	.word	0x08014558
 80083d0:	20000000 	.word	0x20000000
 80083d4:	20000004 	.word	0x20000004

080083d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083dc:	b090      	sub	sp, #64	@ 0x40
 80083de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80083e0:	2300      	movs	r3, #0
 80083e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80083e4:	2300      	movs	r3, #0
 80083e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083e8:	2300      	movs	r3, #0
 80083ea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80083ec:	2300      	movs	r3, #0
 80083ee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80083f0:	4b59      	ldr	r3, [pc, #356]	@ (8008558 <HAL_RCC_GetSysClockFreq+0x180>)
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	f003 030c 	and.w	r3, r3, #12
 80083f8:	2b08      	cmp	r3, #8
 80083fa:	d00d      	beq.n	8008418 <HAL_RCC_GetSysClockFreq+0x40>
 80083fc:	2b08      	cmp	r3, #8
 80083fe:	f200 80a1 	bhi.w	8008544 <HAL_RCC_GetSysClockFreq+0x16c>
 8008402:	2b00      	cmp	r3, #0
 8008404:	d002      	beq.n	800840c <HAL_RCC_GetSysClockFreq+0x34>
 8008406:	2b04      	cmp	r3, #4
 8008408:	d003      	beq.n	8008412 <HAL_RCC_GetSysClockFreq+0x3a>
 800840a:	e09b      	b.n	8008544 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800840c:	4b53      	ldr	r3, [pc, #332]	@ (800855c <HAL_RCC_GetSysClockFreq+0x184>)
 800840e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008410:	e09b      	b.n	800854a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008412:	4b53      	ldr	r3, [pc, #332]	@ (8008560 <HAL_RCC_GetSysClockFreq+0x188>)
 8008414:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008416:	e098      	b.n	800854a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008418:	4b4f      	ldr	r3, [pc, #316]	@ (8008558 <HAL_RCC_GetSysClockFreq+0x180>)
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008420:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008422:	4b4d      	ldr	r3, [pc, #308]	@ (8008558 <HAL_RCC_GetSysClockFreq+0x180>)
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800842a:	2b00      	cmp	r3, #0
 800842c:	d028      	beq.n	8008480 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800842e:	4b4a      	ldr	r3, [pc, #296]	@ (8008558 <HAL_RCC_GetSysClockFreq+0x180>)
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	099b      	lsrs	r3, r3, #6
 8008434:	2200      	movs	r2, #0
 8008436:	623b      	str	r3, [r7, #32]
 8008438:	627a      	str	r2, [r7, #36]	@ 0x24
 800843a:	6a3b      	ldr	r3, [r7, #32]
 800843c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008440:	2100      	movs	r1, #0
 8008442:	4b47      	ldr	r3, [pc, #284]	@ (8008560 <HAL_RCC_GetSysClockFreq+0x188>)
 8008444:	fb03 f201 	mul.w	r2, r3, r1
 8008448:	2300      	movs	r3, #0
 800844a:	fb00 f303 	mul.w	r3, r0, r3
 800844e:	4413      	add	r3, r2
 8008450:	4a43      	ldr	r2, [pc, #268]	@ (8008560 <HAL_RCC_GetSysClockFreq+0x188>)
 8008452:	fba0 1202 	umull	r1, r2, r0, r2
 8008456:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008458:	460a      	mov	r2, r1
 800845a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800845c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800845e:	4413      	add	r3, r2
 8008460:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008464:	2200      	movs	r2, #0
 8008466:	61bb      	str	r3, [r7, #24]
 8008468:	61fa      	str	r2, [r7, #28]
 800846a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800846e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008472:	f7f7 fecd 	bl	8000210 <__aeabi_uldivmod>
 8008476:	4602      	mov	r2, r0
 8008478:	460b      	mov	r3, r1
 800847a:	4613      	mov	r3, r2
 800847c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800847e:	e053      	b.n	8008528 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008480:	4b35      	ldr	r3, [pc, #212]	@ (8008558 <HAL_RCC_GetSysClockFreq+0x180>)
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	099b      	lsrs	r3, r3, #6
 8008486:	2200      	movs	r2, #0
 8008488:	613b      	str	r3, [r7, #16]
 800848a:	617a      	str	r2, [r7, #20]
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008492:	f04f 0b00 	mov.w	fp, #0
 8008496:	4652      	mov	r2, sl
 8008498:	465b      	mov	r3, fp
 800849a:	f04f 0000 	mov.w	r0, #0
 800849e:	f04f 0100 	mov.w	r1, #0
 80084a2:	0159      	lsls	r1, r3, #5
 80084a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80084a8:	0150      	lsls	r0, r2, #5
 80084aa:	4602      	mov	r2, r0
 80084ac:	460b      	mov	r3, r1
 80084ae:	ebb2 080a 	subs.w	r8, r2, sl
 80084b2:	eb63 090b 	sbc.w	r9, r3, fp
 80084b6:	f04f 0200 	mov.w	r2, #0
 80084ba:	f04f 0300 	mov.w	r3, #0
 80084be:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80084c2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80084c6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80084ca:	ebb2 0408 	subs.w	r4, r2, r8
 80084ce:	eb63 0509 	sbc.w	r5, r3, r9
 80084d2:	f04f 0200 	mov.w	r2, #0
 80084d6:	f04f 0300 	mov.w	r3, #0
 80084da:	00eb      	lsls	r3, r5, #3
 80084dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80084e0:	00e2      	lsls	r2, r4, #3
 80084e2:	4614      	mov	r4, r2
 80084e4:	461d      	mov	r5, r3
 80084e6:	eb14 030a 	adds.w	r3, r4, sl
 80084ea:	603b      	str	r3, [r7, #0]
 80084ec:	eb45 030b 	adc.w	r3, r5, fp
 80084f0:	607b      	str	r3, [r7, #4]
 80084f2:	f04f 0200 	mov.w	r2, #0
 80084f6:	f04f 0300 	mov.w	r3, #0
 80084fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80084fe:	4629      	mov	r1, r5
 8008500:	028b      	lsls	r3, r1, #10
 8008502:	4621      	mov	r1, r4
 8008504:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008508:	4621      	mov	r1, r4
 800850a:	028a      	lsls	r2, r1, #10
 800850c:	4610      	mov	r0, r2
 800850e:	4619      	mov	r1, r3
 8008510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008512:	2200      	movs	r2, #0
 8008514:	60bb      	str	r3, [r7, #8]
 8008516:	60fa      	str	r2, [r7, #12]
 8008518:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800851c:	f7f7 fe78 	bl	8000210 <__aeabi_uldivmod>
 8008520:	4602      	mov	r2, r0
 8008522:	460b      	mov	r3, r1
 8008524:	4613      	mov	r3, r2
 8008526:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008528:	4b0b      	ldr	r3, [pc, #44]	@ (8008558 <HAL_RCC_GetSysClockFreq+0x180>)
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	0c1b      	lsrs	r3, r3, #16
 800852e:	f003 0303 	and.w	r3, r3, #3
 8008532:	3301      	adds	r3, #1
 8008534:	005b      	lsls	r3, r3, #1
 8008536:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008538:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800853a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008540:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008542:	e002      	b.n	800854a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008544:	4b05      	ldr	r3, [pc, #20]	@ (800855c <HAL_RCC_GetSysClockFreq+0x184>)
 8008546:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008548:	bf00      	nop
    }
  }
  return sysclockfreq;
 800854a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800854c:	4618      	mov	r0, r3
 800854e:	3740      	adds	r7, #64	@ 0x40
 8008550:	46bd      	mov	sp, r7
 8008552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008556:	bf00      	nop
 8008558:	40023800 	.word	0x40023800
 800855c:	00f42400 	.word	0x00f42400
 8008560:	017d7840 	.word	0x017d7840

08008564 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008564:	b480      	push	{r7}
 8008566:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008568:	4b03      	ldr	r3, [pc, #12]	@ (8008578 <HAL_RCC_GetHCLKFreq+0x14>)
 800856a:	681b      	ldr	r3, [r3, #0]
}
 800856c:	4618      	mov	r0, r3
 800856e:	46bd      	mov	sp, r7
 8008570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008574:	4770      	bx	lr
 8008576:	bf00      	nop
 8008578:	20000000 	.word	0x20000000

0800857c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008580:	f7ff fff0 	bl	8008564 <HAL_RCC_GetHCLKFreq>
 8008584:	4602      	mov	r2, r0
 8008586:	4b05      	ldr	r3, [pc, #20]	@ (800859c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	0a9b      	lsrs	r3, r3, #10
 800858c:	f003 0307 	and.w	r3, r3, #7
 8008590:	4903      	ldr	r1, [pc, #12]	@ (80085a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008592:	5ccb      	ldrb	r3, [r1, r3]
 8008594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008598:	4618      	mov	r0, r3
 800859a:	bd80      	pop	{r7, pc}
 800859c:	40023800 	.word	0x40023800
 80085a0:	08014568 	.word	0x08014568

080085a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80085a8:	f7ff ffdc 	bl	8008564 <HAL_RCC_GetHCLKFreq>
 80085ac:	4602      	mov	r2, r0
 80085ae:	4b05      	ldr	r3, [pc, #20]	@ (80085c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	0b5b      	lsrs	r3, r3, #13
 80085b4:	f003 0307 	and.w	r3, r3, #7
 80085b8:	4903      	ldr	r1, [pc, #12]	@ (80085c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80085ba:	5ccb      	ldrb	r3, [r1, r3]
 80085bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	bd80      	pop	{r7, pc}
 80085c4:	40023800 	.word	0x40023800
 80085c8:	08014568 	.word	0x08014568

080085cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	220f      	movs	r2, #15
 80085da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80085dc:	4b12      	ldr	r3, [pc, #72]	@ (8008628 <HAL_RCC_GetClockConfig+0x5c>)
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	f003 0203 	and.w	r2, r3, #3
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80085e8:	4b0f      	ldr	r3, [pc, #60]	@ (8008628 <HAL_RCC_GetClockConfig+0x5c>)
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80085f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008628 <HAL_RCC_GetClockConfig+0x5c>)
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008600:	4b09      	ldr	r3, [pc, #36]	@ (8008628 <HAL_RCC_GetClockConfig+0x5c>)
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	08db      	lsrs	r3, r3, #3
 8008606:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800860e:	4b07      	ldr	r3, [pc, #28]	@ (800862c <HAL_RCC_GetClockConfig+0x60>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 020f 	and.w	r2, r3, #15
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	601a      	str	r2, [r3, #0]
}
 800861a:	bf00      	nop
 800861c:	370c      	adds	r7, #12
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr
 8008626:	bf00      	nop
 8008628:	40023800 	.word	0x40023800
 800862c:	40023c00 	.word	0x40023c00

08008630 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b088      	sub	sp, #32
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008638:	2300      	movs	r3, #0
 800863a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800863c:	2300      	movs	r3, #0
 800863e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008640:	2300      	movs	r3, #0
 8008642:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008644:	2300      	movs	r3, #0
 8008646:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008648:	2300      	movs	r3, #0
 800864a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f003 0301 	and.w	r3, r3, #1
 8008654:	2b00      	cmp	r3, #0
 8008656:	d012      	beq.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008658:	4b69      	ldr	r3, [pc, #420]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	4a68      	ldr	r2, [pc, #416]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800865e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008662:	6093      	str	r3, [r2, #8]
 8008664:	4b66      	ldr	r3, [pc, #408]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008666:	689a      	ldr	r2, [r3, #8]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800866c:	4964      	ldr	r1, [pc, #400]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800866e:	4313      	orrs	r3, r2
 8008670:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008676:	2b00      	cmp	r3, #0
 8008678:	d101      	bne.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800867a:	2301      	movs	r3, #1
 800867c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008686:	2b00      	cmp	r3, #0
 8008688:	d017      	beq.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800868a:	4b5d      	ldr	r3, [pc, #372]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800868c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008690:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008698:	4959      	ldr	r1, [pc, #356]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800869a:	4313      	orrs	r3, r2
 800869c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086a8:	d101      	bne.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80086aa:	2301      	movs	r3, #1
 80086ac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d101      	bne.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80086b6:	2301      	movs	r3, #1
 80086b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d017      	beq.n	80086f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80086c6:	4b4e      	ldr	r3, [pc, #312]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086d4:	494a      	ldr	r1, [pc, #296]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086d6:	4313      	orrs	r3, r2
 80086d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086e4:	d101      	bne.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80086e6:	2301      	movs	r3, #1
 80086e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d101      	bne.n	80086f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80086f2:	2301      	movs	r3, #1
 80086f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008702:	2301      	movs	r3, #1
 8008704:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f003 0320 	and.w	r3, r3, #32
 800870e:	2b00      	cmp	r3, #0
 8008710:	f000 808b 	beq.w	800882a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008714:	4b3a      	ldr	r3, [pc, #232]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008718:	4a39      	ldr	r2, [pc, #228]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800871a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800871e:	6413      	str	r3, [r2, #64]	@ 0x40
 8008720:	4b37      	ldr	r3, [pc, #220]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008728:	60bb      	str	r3, [r7, #8]
 800872a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800872c:	4b35      	ldr	r3, [pc, #212]	@ (8008804 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a34      	ldr	r2, [pc, #208]	@ (8008804 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008732:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008736:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008738:	f7fa fc1c 	bl	8002f74 <HAL_GetTick>
 800873c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800873e:	e008      	b.n	8008752 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008740:	f7fa fc18 	bl	8002f74 <HAL_GetTick>
 8008744:	4602      	mov	r2, r0
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	1ad3      	subs	r3, r2, r3
 800874a:	2b64      	cmp	r3, #100	@ 0x64
 800874c:	d901      	bls.n	8008752 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800874e:	2303      	movs	r3, #3
 8008750:	e357      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008752:	4b2c      	ldr	r3, [pc, #176]	@ (8008804 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800875a:	2b00      	cmp	r3, #0
 800875c:	d0f0      	beq.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800875e:	4b28      	ldr	r3, [pc, #160]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008762:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008766:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d035      	beq.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008772:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008776:	693a      	ldr	r2, [r7, #16]
 8008778:	429a      	cmp	r2, r3
 800877a:	d02e      	beq.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800877c:	4b20      	ldr	r3, [pc, #128]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800877e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008780:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008784:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008786:	4b1e      	ldr	r3, [pc, #120]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800878a:	4a1d      	ldr	r2, [pc, #116]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800878c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008790:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008792:	4b1b      	ldr	r3, [pc, #108]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008796:	4a1a      	ldr	r2, [pc, #104]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008798:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800879c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800879e:	4a18      	ldr	r2, [pc, #96]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80087a4:	4b16      	ldr	r3, [pc, #88]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087a8:	f003 0301 	and.w	r3, r3, #1
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d114      	bne.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087b0:	f7fa fbe0 	bl	8002f74 <HAL_GetTick>
 80087b4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087b6:	e00a      	b.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80087b8:	f7fa fbdc 	bl	8002f74 <HAL_GetTick>
 80087bc:	4602      	mov	r2, r0
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	1ad3      	subs	r3, r2, r3
 80087c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d901      	bls.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80087ca:	2303      	movs	r3, #3
 80087cc:	e319      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087ce:	4b0c      	ldr	r3, [pc, #48]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087d2:	f003 0302 	and.w	r3, r3, #2
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d0ee      	beq.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80087e6:	d111      	bne.n	800880c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80087e8:	4b05      	ldr	r3, [pc, #20]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80087f4:	4b04      	ldr	r3, [pc, #16]	@ (8008808 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80087f6:	400b      	ands	r3, r1
 80087f8:	4901      	ldr	r1, [pc, #4]	@ (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087fa:	4313      	orrs	r3, r2
 80087fc:	608b      	str	r3, [r1, #8]
 80087fe:	e00b      	b.n	8008818 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008800:	40023800 	.word	0x40023800
 8008804:	40007000 	.word	0x40007000
 8008808:	0ffffcff 	.word	0x0ffffcff
 800880c:	4baa      	ldr	r3, [pc, #680]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	4aa9      	ldr	r2, [pc, #676]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008812:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008816:	6093      	str	r3, [r2, #8]
 8008818:	4ba7      	ldr	r3, [pc, #668]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800881a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008820:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008824:	49a4      	ldr	r1, [pc, #656]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008826:	4313      	orrs	r3, r2
 8008828:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 0310 	and.w	r3, r3, #16
 8008832:	2b00      	cmp	r3, #0
 8008834:	d010      	beq.n	8008858 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008836:	4ba0      	ldr	r3, [pc, #640]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008838:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800883c:	4a9e      	ldr	r2, [pc, #632]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800883e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008842:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008846:	4b9c      	ldr	r3, [pc, #624]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008848:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008850:	4999      	ldr	r1, [pc, #612]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008852:	4313      	orrs	r3, r2
 8008854:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008860:	2b00      	cmp	r3, #0
 8008862:	d00a      	beq.n	800887a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008864:	4b94      	ldr	r3, [pc, #592]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800886a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008872:	4991      	ldr	r1, [pc, #580]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008874:	4313      	orrs	r3, r2
 8008876:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d00a      	beq.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008886:	4b8c      	ldr	r3, [pc, #560]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800888c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008894:	4988      	ldr	r1, [pc, #544]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008896:	4313      	orrs	r3, r2
 8008898:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00a      	beq.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80088a8:	4b83      	ldr	r3, [pc, #524]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088b6:	4980      	ldr	r1, [pc, #512]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088b8:	4313      	orrs	r3, r2
 80088ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00a      	beq.n	80088e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80088ca:	4b7b      	ldr	r3, [pc, #492]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088d8:	4977      	ldr	r1, [pc, #476]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088da:	4313      	orrs	r3, r2
 80088dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d00a      	beq.n	8008902 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80088ec:	4b72      	ldr	r3, [pc, #456]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088f2:	f023 0203 	bic.w	r2, r3, #3
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088fa:	496f      	ldr	r1, [pc, #444]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088fc:	4313      	orrs	r3, r2
 80088fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800890a:	2b00      	cmp	r3, #0
 800890c:	d00a      	beq.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800890e:	4b6a      	ldr	r3, [pc, #424]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008914:	f023 020c 	bic.w	r2, r3, #12
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800891c:	4966      	ldr	r1, [pc, #408]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800891e:	4313      	orrs	r3, r2
 8008920:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800892c:	2b00      	cmp	r3, #0
 800892e:	d00a      	beq.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008930:	4b61      	ldr	r3, [pc, #388]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008936:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800893e:	495e      	ldr	r1, [pc, #376]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008940:	4313      	orrs	r3, r2
 8008942:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00a      	beq.n	8008968 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008952:	4b59      	ldr	r3, [pc, #356]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008958:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008960:	4955      	ldr	r1, [pc, #340]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008962:	4313      	orrs	r3, r2
 8008964:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008970:	2b00      	cmp	r3, #0
 8008972:	d00a      	beq.n	800898a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008974:	4b50      	ldr	r3, [pc, #320]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800897a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008982:	494d      	ldr	r1, [pc, #308]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008984:	4313      	orrs	r3, r2
 8008986:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008992:	2b00      	cmp	r3, #0
 8008994:	d00a      	beq.n	80089ac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008996:	4b48      	ldr	r3, [pc, #288]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800899c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089a4:	4944      	ldr	r1, [pc, #272]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089a6:	4313      	orrs	r3, r2
 80089a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d00a      	beq.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80089b8:	4b3f      	ldr	r3, [pc, #252]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089be:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089c6:	493c      	ldr	r1, [pc, #240]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089c8:	4313      	orrs	r3, r2
 80089ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d00a      	beq.n	80089f0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80089da:	4b37      	ldr	r3, [pc, #220]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089e8:	4933      	ldr	r1, [pc, #204]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089ea:	4313      	orrs	r3, r2
 80089ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d00a      	beq.n	8008a12 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80089fc:	4b2e      	ldr	r3, [pc, #184]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a02:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008a0a:	492b      	ldr	r1, [pc, #172]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d011      	beq.n	8008a42 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008a1e:	4b26      	ldr	r3, [pc, #152]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a24:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a2c:	4922      	ldr	r1, [pc, #136]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a3c:	d101      	bne.n	8008a42 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f003 0308 	and.w	r3, r3, #8
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00a      	beq.n	8008a74 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a5e:	4b16      	ldr	r3, [pc, #88]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a64:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a6c:	4912      	ldr	r1, [pc, #72]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d00b      	beq.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008a80:	4b0d      	ldr	r3, [pc, #52]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a86:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a90:	4909      	ldr	r1, [pc, #36]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a92:	4313      	orrs	r3, r2
 8008a94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008a98:	69fb      	ldr	r3, [r7, #28]
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d006      	beq.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f000 80d9 	beq.w	8008c5e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008aac:	4b02      	ldr	r3, [pc, #8]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a01      	ldr	r2, [pc, #4]	@ (8008ab8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ab2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ab6:	e001      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008ab8:	40023800 	.word	0x40023800
 8008abc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008abe:	f7fa fa59 	bl	8002f74 <HAL_GetTick>
 8008ac2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008ac4:	e008      	b.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008ac6:	f7fa fa55 	bl	8002f74 <HAL_GetTick>
 8008aca:	4602      	mov	r2, r0
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	1ad3      	subs	r3, r2, r3
 8008ad0:	2b64      	cmp	r3, #100	@ 0x64
 8008ad2:	d901      	bls.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008ad4:	2303      	movs	r3, #3
 8008ad6:	e194      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008ad8:	4b6c      	ldr	r3, [pc, #432]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d1f0      	bne.n	8008ac6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f003 0301 	and.w	r3, r3, #1
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d021      	beq.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d11d      	bne.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008af8:	4b64      	ldr	r3, [pc, #400]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008afa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008afe:	0c1b      	lsrs	r3, r3, #16
 8008b00:	f003 0303 	and.w	r3, r3, #3
 8008b04:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008b06:	4b61      	ldr	r3, [pc, #388]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b0c:	0e1b      	lsrs	r3, r3, #24
 8008b0e:	f003 030f 	and.w	r3, r3, #15
 8008b12:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	019a      	lsls	r2, r3, #6
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	041b      	lsls	r3, r3, #16
 8008b1e:	431a      	orrs	r2, r3
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	061b      	lsls	r3, r3, #24
 8008b24:	431a      	orrs	r2, r3
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	689b      	ldr	r3, [r3, #8]
 8008b2a:	071b      	lsls	r3, r3, #28
 8008b2c:	4957      	ldr	r1, [pc, #348]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b2e:	4313      	orrs	r3, r2
 8008b30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d004      	beq.n	8008b4a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b48:	d00a      	beq.n	8008b60 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d02e      	beq.n	8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b5e:	d129      	bne.n	8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008b60:	4b4a      	ldr	r3, [pc, #296]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b66:	0c1b      	lsrs	r3, r3, #16
 8008b68:	f003 0303 	and.w	r3, r3, #3
 8008b6c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008b6e:	4b47      	ldr	r3, [pc, #284]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b74:	0f1b      	lsrs	r3, r3, #28
 8008b76:	f003 0307 	and.w	r3, r3, #7
 8008b7a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	019a      	lsls	r2, r3, #6
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	041b      	lsls	r3, r3, #16
 8008b86:	431a      	orrs	r2, r3
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	68db      	ldr	r3, [r3, #12]
 8008b8c:	061b      	lsls	r3, r3, #24
 8008b8e:	431a      	orrs	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	071b      	lsls	r3, r3, #28
 8008b94:	493d      	ldr	r1, [pc, #244]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b96:	4313      	orrs	r3, r2
 8008b98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008b9c:	4b3b      	ldr	r3, [pc, #236]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ba2:	f023 021f 	bic.w	r2, r3, #31
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008baa:	3b01      	subs	r3, #1
 8008bac:	4937      	ldr	r1, [pc, #220]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d01d      	beq.n	8008bfc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008bc0:	4b32      	ldr	r3, [pc, #200]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bc6:	0e1b      	lsrs	r3, r3, #24
 8008bc8:	f003 030f 	and.w	r3, r3, #15
 8008bcc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008bce:	4b2f      	ldr	r3, [pc, #188]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bd4:	0f1b      	lsrs	r3, r3, #28
 8008bd6:	f003 0307 	and.w	r3, r3, #7
 8008bda:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	019a      	lsls	r2, r3, #6
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	691b      	ldr	r3, [r3, #16]
 8008be6:	041b      	lsls	r3, r3, #16
 8008be8:	431a      	orrs	r2, r3
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	061b      	lsls	r3, r3, #24
 8008bee:	431a      	orrs	r2, r3
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	071b      	lsls	r3, r3, #28
 8008bf4:	4925      	ldr	r1, [pc, #148]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d011      	beq.n	8008c2c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	019a      	lsls	r2, r3, #6
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	691b      	ldr	r3, [r3, #16]
 8008c12:	041b      	lsls	r3, r3, #16
 8008c14:	431a      	orrs	r2, r3
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	061b      	lsls	r3, r3, #24
 8008c1c:	431a      	orrs	r2, r3
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	071b      	lsls	r3, r3, #28
 8008c24:	4919      	ldr	r1, [pc, #100]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c26:	4313      	orrs	r3, r2
 8008c28:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008c2c:	4b17      	ldr	r3, [pc, #92]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a16      	ldr	r2, [pc, #88]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c32:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008c36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c38:	f7fa f99c 	bl	8002f74 <HAL_GetTick>
 8008c3c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008c3e:	e008      	b.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008c40:	f7fa f998 	bl	8002f74 <HAL_GetTick>
 8008c44:	4602      	mov	r2, r0
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	1ad3      	subs	r3, r2, r3
 8008c4a:	2b64      	cmp	r3, #100	@ 0x64
 8008c4c:	d901      	bls.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008c4e:	2303      	movs	r3, #3
 8008c50:	e0d7      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008c52:	4b0e      	ldr	r3, [pc, #56]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d0f0      	beq.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008c5e:	69bb      	ldr	r3, [r7, #24]
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	f040 80cd 	bne.w	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008c66:	4b09      	ldr	r3, [pc, #36]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a08      	ldr	r2, [pc, #32]	@ (8008c8c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c72:	f7fa f97f 	bl	8002f74 <HAL_GetTick>
 8008c76:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008c78:	e00a      	b.n	8008c90 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008c7a:	f7fa f97b 	bl	8002f74 <HAL_GetTick>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	1ad3      	subs	r3, r2, r3
 8008c84:	2b64      	cmp	r3, #100	@ 0x64
 8008c86:	d903      	bls.n	8008c90 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008c88:	2303      	movs	r3, #3
 8008c8a:	e0ba      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008c8c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008c90:	4b5e      	ldr	r3, [pc, #376]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c9c:	d0ed      	beq.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d003      	beq.n	8008cb2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d009      	beq.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d02e      	beq.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d12a      	bne.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008cc6:	4b51      	ldr	r3, [pc, #324]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ccc:	0c1b      	lsrs	r3, r3, #16
 8008cce:	f003 0303 	and.w	r3, r3, #3
 8008cd2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008cd4:	4b4d      	ldr	r3, [pc, #308]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cda:	0f1b      	lsrs	r3, r3, #28
 8008cdc:	f003 0307 	and.w	r3, r3, #7
 8008ce0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	695b      	ldr	r3, [r3, #20]
 8008ce6:	019a      	lsls	r2, r3, #6
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	041b      	lsls	r3, r3, #16
 8008cec:	431a      	orrs	r2, r3
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	699b      	ldr	r3, [r3, #24]
 8008cf2:	061b      	lsls	r3, r3, #24
 8008cf4:	431a      	orrs	r2, r3
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	071b      	lsls	r3, r3, #28
 8008cfa:	4944      	ldr	r1, [pc, #272]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008d02:	4b42      	ldr	r3, [pc, #264]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d08:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d10:	3b01      	subs	r3, #1
 8008d12:	021b      	lsls	r3, r3, #8
 8008d14:	493d      	ldr	r1, [pc, #244]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d16:	4313      	orrs	r3, r2
 8008d18:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d022      	beq.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d30:	d11d      	bne.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008d32:	4b36      	ldr	r3, [pc, #216]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d38:	0e1b      	lsrs	r3, r3, #24
 8008d3a:	f003 030f 	and.w	r3, r3, #15
 8008d3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008d40:	4b32      	ldr	r3, [pc, #200]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d46:	0f1b      	lsrs	r3, r3, #28
 8008d48:	f003 0307 	and.w	r3, r3, #7
 8008d4c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	695b      	ldr	r3, [r3, #20]
 8008d52:	019a      	lsls	r2, r3, #6
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6a1b      	ldr	r3, [r3, #32]
 8008d58:	041b      	lsls	r3, r3, #16
 8008d5a:	431a      	orrs	r2, r3
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	061b      	lsls	r3, r3, #24
 8008d60:	431a      	orrs	r2, r3
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	071b      	lsls	r3, r3, #28
 8008d66:	4929      	ldr	r1, [pc, #164]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f003 0308 	and.w	r3, r3, #8
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d028      	beq.n	8008dcc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008d7a:	4b24      	ldr	r3, [pc, #144]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d80:	0e1b      	lsrs	r3, r3, #24
 8008d82:	f003 030f 	and.w	r3, r3, #15
 8008d86:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008d88:	4b20      	ldr	r3, [pc, #128]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d8e:	0c1b      	lsrs	r3, r3, #16
 8008d90:	f003 0303 	and.w	r3, r3, #3
 8008d94:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	695b      	ldr	r3, [r3, #20]
 8008d9a:	019a      	lsls	r2, r3, #6
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	041b      	lsls	r3, r3, #16
 8008da0:	431a      	orrs	r2, r3
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	061b      	lsls	r3, r3, #24
 8008da6:	431a      	orrs	r2, r3
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	69db      	ldr	r3, [r3, #28]
 8008dac:	071b      	lsls	r3, r3, #28
 8008dae:	4917      	ldr	r1, [pc, #92]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008db0:	4313      	orrs	r3, r2
 8008db2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008db6:	4b15      	ldr	r3, [pc, #84]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008db8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008dbc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dc4:	4911      	ldr	r1, [pc, #68]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a0e      	ldr	r2, [pc, #56]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008dd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008dd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008dd8:	f7fa f8cc 	bl	8002f74 <HAL_GetTick>
 8008ddc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008dde:	e008      	b.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008de0:	f7fa f8c8 	bl	8002f74 <HAL_GetTick>
 8008de4:	4602      	mov	r2, r0
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	1ad3      	subs	r3, r2, r3
 8008dea:	2b64      	cmp	r3, #100	@ 0x64
 8008dec:	d901      	bls.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008dee:	2303      	movs	r3, #3
 8008df0:	e007      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008df2:	4b06      	ldr	r3, [pc, #24]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008dfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dfe:	d1ef      	bne.n	8008de0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008e00:	2300      	movs	r3, #0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3720      	adds	r7, #32
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	40023800 	.word	0x40023800

08008e10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b087      	sub	sp, #28
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8008e20:	2300      	movs	r3, #0
 8008e22:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8008e24:	2300      	movs	r3, #0
 8008e26:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008e2e:	f040 808d 	bne.w	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008e32:	4b93      	ldr	r3, [pc, #588]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e38:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008e40:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e48:	d07c      	beq.n	8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e50:	d87b      	bhi.n	8008f4a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d004      	beq.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e5e:	d039      	beq.n	8008ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008e60:	e073      	b.n	8008f4a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008e62:	4b87      	ldr	r3, [pc, #540]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d108      	bne.n	8008e80 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008e6e:	4b84      	ldr	r3, [pc, #528]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e76:	4a83      	ldr	r2, [pc, #524]	@ (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e7c:	613b      	str	r3, [r7, #16]
 8008e7e:	e007      	b.n	8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008e80:	4b7f      	ldr	r3, [pc, #508]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e88:	4a7f      	ldr	r2, [pc, #508]	@ (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e8e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008e90:	4b7b      	ldr	r3, [pc, #492]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e96:	0e1b      	lsrs	r3, r3, #24
 8008e98:	f003 030f 	and.w	r3, r3, #15
 8008e9c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008e9e:	4b78      	ldr	r3, [pc, #480]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ea4:	099b      	lsrs	r3, r3, #6
 8008ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eaa:	693a      	ldr	r2, [r7, #16]
 8008eac:	fb03 f202 	mul.w	r2, r3, r2
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eb6:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008eb8:	4b71      	ldr	r3, [pc, #452]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008eba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ebe:	0a1b      	lsrs	r3, r3, #8
 8008ec0:	f003 031f 	and.w	r3, r3, #31
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008ec8:	697a      	ldr	r2, [r7, #20]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ed0:	617b      	str	r3, [r7, #20]
        break;
 8008ed2:	e03b      	b.n	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008ed4:	4b6a      	ldr	r3, [pc, #424]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d108      	bne.n	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008ee0:	4b67      	ldr	r3, [pc, #412]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ee8:	4a66      	ldr	r2, [pc, #408]	@ (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eee:	613b      	str	r3, [r7, #16]
 8008ef0:	e007      	b.n	8008f02 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008ef2:	4b63      	ldr	r3, [pc, #396]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008efa:	4a63      	ldr	r2, [pc, #396]	@ (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f00:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8008f02:	4b5f      	ldr	r3, [pc, #380]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f08:	0e1b      	lsrs	r3, r3, #24
 8008f0a:	f003 030f 	and.w	r3, r3, #15
 8008f0e:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8008f10:	4b5b      	ldr	r3, [pc, #364]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f16:	099b      	lsrs	r3, r3, #6
 8008f18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f1c:	693a      	ldr	r2, [r7, #16]
 8008f1e:	fb03 f202 	mul.w	r2, r3, r2
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f28:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8008f2a:	4b55      	ldr	r3, [pc, #340]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f30:	f003 031f 	and.w	r3, r3, #31
 8008f34:	3301      	adds	r3, #1
 8008f36:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008f38:	697a      	ldr	r2, [r7, #20]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f40:	617b      	str	r3, [r7, #20]
        break;
 8008f42:	e003      	b.n	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008f44:	4b51      	ldr	r3, [pc, #324]	@ (800908c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008f46:	617b      	str	r3, [r7, #20]
        break;
 8008f48:	e000      	b.n	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 8008f4a:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f52:	f040 808d 	bne.w	8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008f56:	4b4a      	ldr	r3, [pc, #296]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f5c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008f64:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f6c:	d07c      	beq.n	8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f74:	d87b      	bhi.n	800906e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d004      	beq.n	8008f86 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f82:	d039      	beq.n	8008ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008f84:	e073      	b.n	800906e <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008f86:	4b3e      	ldr	r3, [pc, #248]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d108      	bne.n	8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008f92:	4b3b      	ldr	r3, [pc, #236]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f9a:	4a3a      	ldr	r2, [pc, #232]	@ (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fa0:	613b      	str	r3, [r7, #16]
 8008fa2:	e007      	b.n	8008fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008fa4:	4b36      	ldr	r3, [pc, #216]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008fac:	4a36      	ldr	r2, [pc, #216]	@ (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fb2:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008fb4:	4b32      	ldr	r3, [pc, #200]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fba:	0e1b      	lsrs	r3, r3, #24
 8008fbc:	f003 030f 	and.w	r3, r3, #15
 8008fc0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fc8:	099b      	lsrs	r3, r3, #6
 8008fca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fce:	693a      	ldr	r2, [r7, #16]
 8008fd0:	fb03 f202 	mul.w	r2, r3, r2
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fda:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008fdc:	4b28      	ldr	r3, [pc, #160]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fe2:	0a1b      	lsrs	r3, r3, #8
 8008fe4:	f003 031f 	and.w	r3, r3, #31
 8008fe8:	3301      	adds	r3, #1
 8008fea:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008fec:	697a      	ldr	r2, [r7, #20]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ff4:	617b      	str	r3, [r7, #20]
        break;
 8008ff6:	e03b      	b.n	8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008ff8:	4b21      	ldr	r3, [pc, #132]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009000:	2b00      	cmp	r3, #0
 8009002:	d108      	bne.n	8009016 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009004:	4b1e      	ldr	r3, [pc, #120]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800900c:	4a1d      	ldr	r2, [pc, #116]	@ (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800900e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009012:	613b      	str	r3, [r7, #16]
 8009014:	e007      	b.n	8009026 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8009016:	4b1a      	ldr	r3, [pc, #104]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009018:	685b      	ldr	r3, [r3, #4]
 800901a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800901e:	4a1a      	ldr	r2, [pc, #104]	@ (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8009020:	fbb2 f3f3 	udiv	r3, r2, r3
 8009024:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8009026:	4b16      	ldr	r3, [pc, #88]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009028:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800902c:	0e1b      	lsrs	r3, r3, #24
 800902e:	f003 030f 	and.w	r3, r3, #15
 8009032:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8009034:	4b12      	ldr	r3, [pc, #72]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009036:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800903a:	099b      	lsrs	r3, r3, #6
 800903c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009040:	693a      	ldr	r2, [r7, #16]
 8009042:	fb03 f202 	mul.w	r2, r3, r2
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	fbb2 f3f3 	udiv	r3, r2, r3
 800904c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800904e:	4b0c      	ldr	r3, [pc, #48]	@ (8009080 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009050:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009054:	f003 031f 	and.w	r3, r3, #31
 8009058:	3301      	adds	r3, #1
 800905a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800905c:	697a      	ldr	r2, [r7, #20]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	fbb2 f3f3 	udiv	r3, r2, r3
 8009064:	617b      	str	r3, [r7, #20]
        break;
 8009066:	e003      	b.n	8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8009068:	4b08      	ldr	r3, [pc, #32]	@ (800908c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800906a:	617b      	str	r3, [r7, #20]
        break;
 800906c:	e000      	b.n	8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800906e:	bf00      	nop
      }
    }
  }

  return frequency;
 8009070:	697b      	ldr	r3, [r7, #20]
}
 8009072:	4618      	mov	r0, r3
 8009074:	371c      	adds	r7, #28
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr
 800907e:	bf00      	nop
 8009080:	40023800 	.word	0x40023800
 8009084:	00f42400 	.word	0x00f42400
 8009088:	017d7840 	.word	0x017d7840
 800908c:	00bb8000 	.word	0x00bb8000

08009090 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d101      	bne.n	80090a2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800909e:	2301      	movs	r3, #1
 80090a0:	e071      	b.n	8009186 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	7f5b      	ldrb	r3, [r3, #29]
 80090a6:	b2db      	uxtb	r3, r3
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d105      	bne.n	80090b8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f7f9 f906 	bl	80022c4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2202      	movs	r2, #2
 80090bc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68db      	ldr	r3, [r3, #12]
 80090c4:	f003 0310 	and.w	r3, r3, #16
 80090c8:	2b10      	cmp	r3, #16
 80090ca:	d053      	beq.n	8009174 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	22ca      	movs	r2, #202	@ 0xca
 80090d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2253      	movs	r2, #83	@ 0x53
 80090da:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f000 fac7 	bl	8009670 <RTC_EnterInitMode>
 80090e2:	4603      	mov	r3, r0
 80090e4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80090e6:	7bfb      	ldrb	r3, [r7, #15]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d12a      	bne.n	8009142 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	6899      	ldr	r1, [r3, #8]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681a      	ldr	r2, [r3, #0]
 80090f6:	4b26      	ldr	r3, [pc, #152]	@ (8009190 <HAL_RTC_Init+0x100>)
 80090f8:	400b      	ands	r3, r1
 80090fa:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	6899      	ldr	r1, [r3, #8]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	685a      	ldr	r2, [r3, #4]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	691b      	ldr	r3, [r3, #16]
 800910a:	431a      	orrs	r2, r3
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	695b      	ldr	r3, [r3, #20]
 8009110:	431a      	orrs	r2, r3
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	430a      	orrs	r2, r1
 8009118:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	68d2      	ldr	r2, [r2, #12]
 8009122:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	6919      	ldr	r1, [r3, #16]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	041a      	lsls	r2, r3, #16
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	430a      	orrs	r2, r1
 8009136:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 fad0 	bl	80096de <RTC_ExitInitMode>
 800913e:	4603      	mov	r3, r0
 8009140:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009142:	7bfb      	ldrb	r3, [r7, #15]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d110      	bne.n	800916a <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f022 0208 	bic.w	r2, r2, #8
 8009156:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	699a      	ldr	r2, [r3, #24]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	430a      	orrs	r2, r1
 8009168:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	22ff      	movs	r2, #255	@ 0xff
 8009170:	625a      	str	r2, [r3, #36]	@ 0x24
 8009172:	e001      	b.n	8009178 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8009174:	2300      	movs	r3, #0
 8009176:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8009178:	7bfb      	ldrb	r3, [r7, #15]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d102      	bne.n	8009184 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2201      	movs	r2, #1
 8009182:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8009184:	7bfb      	ldrb	r3, [r7, #15]
}
 8009186:	4618      	mov	r0, r3
 8009188:	3710      	adds	r7, #16
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
 800918e:	bf00      	nop
 8009190:	ff8fffbf 	.word	0xff8fffbf

08009194 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009194:	b590      	push	{r4, r7, lr}
 8009196:	b087      	sub	sp, #28
 8009198:	af00      	add	r7, sp, #0
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80091a0:	2300      	movs	r3, #0
 80091a2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	7f1b      	ldrb	r3, [r3, #28]
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d101      	bne.n	80091b0 <HAL_RTC_SetTime+0x1c>
 80091ac:	2302      	movs	r3, #2
 80091ae:	e085      	b.n	80092bc <HAL_RTC_SetTime+0x128>
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2201      	movs	r2, #1
 80091b4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2202      	movs	r2, #2
 80091ba:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d126      	bne.n	8009210 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d102      	bne.n	80091d6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	2200      	movs	r2, #0
 80091d4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	781b      	ldrb	r3, [r3, #0]
 80091da:	4618      	mov	r0, r3
 80091dc:	f000 faa4 	bl	8009728 <RTC_ByteToBcd2>
 80091e0:	4603      	mov	r3, r0
 80091e2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	785b      	ldrb	r3, [r3, #1]
 80091e8:	4618      	mov	r0, r3
 80091ea:	f000 fa9d 	bl	8009728 <RTC_ByteToBcd2>
 80091ee:	4603      	mov	r3, r0
 80091f0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80091f2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	789b      	ldrb	r3, [r3, #2]
 80091f8:	4618      	mov	r0, r3
 80091fa:	f000 fa95 	bl	8009728 <RTC_ByteToBcd2>
 80091fe:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009200:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	78db      	ldrb	r3, [r3, #3]
 8009208:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800920a:	4313      	orrs	r3, r2
 800920c:	617b      	str	r3, [r7, #20]
 800920e:	e018      	b.n	8009242 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800921a:	2b00      	cmp	r3, #0
 800921c:	d102      	bne.n	8009224 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	2200      	movs	r2, #0
 8009222:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	785b      	ldrb	r3, [r3, #1]
 800922e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8009230:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8009232:	68ba      	ldr	r2, [r7, #8]
 8009234:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8009236:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	78db      	ldrb	r3, [r3, #3]
 800923c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800923e:	4313      	orrs	r3, r2
 8009240:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	22ca      	movs	r2, #202	@ 0xca
 8009248:	625a      	str	r2, [r3, #36]	@ 0x24
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	2253      	movs	r2, #83	@ 0x53
 8009250:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009252:	68f8      	ldr	r0, [r7, #12]
 8009254:	f000 fa0c 	bl	8009670 <RTC_EnterInitMode>
 8009258:	4603      	mov	r3, r0
 800925a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800925c:	7cfb      	ldrb	r3, [r7, #19]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d11e      	bne.n	80092a0 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	6979      	ldr	r1, [r7, #20]
 8009268:	4b16      	ldr	r3, [pc, #88]	@ (80092c4 <HAL_RTC_SetTime+0x130>)
 800926a:	400b      	ands	r3, r1
 800926c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	689a      	ldr	r2, [r3, #8]
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800927c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	6899      	ldr	r1, [r3, #8]
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	68da      	ldr	r2, [r3, #12]
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	691b      	ldr	r3, [r3, #16]
 800928c:	431a      	orrs	r2, r3
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	430a      	orrs	r2, r1
 8009294:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009296:	68f8      	ldr	r0, [r7, #12]
 8009298:	f000 fa21 	bl	80096de <RTC_ExitInitMode>
 800929c:	4603      	mov	r3, r0
 800929e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80092a0:	7cfb      	ldrb	r3, [r7, #19]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d102      	bne.n	80092ac <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2201      	movs	r2, #1
 80092aa:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	22ff      	movs	r2, #255	@ 0xff
 80092b2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	2200      	movs	r2, #0
 80092b8:	771a      	strb	r2, [r3, #28]

  return status;
 80092ba:	7cfb      	ldrb	r3, [r7, #19]
}
 80092bc:	4618      	mov	r0, r3
 80092be:	371c      	adds	r7, #28
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd90      	pop	{r4, r7, pc}
 80092c4:	007f7f7f 	.word	0x007f7f7f

080092c8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80092c8:	b590      	push	{r4, r7, lr}
 80092ca:	b087      	sub	sp, #28
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	60f8      	str	r0, [r7, #12]
 80092d0:	60b9      	str	r1, [r7, #8]
 80092d2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80092d4:	2300      	movs	r3, #0
 80092d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	7f1b      	ldrb	r3, [r3, #28]
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d101      	bne.n	80092e4 <HAL_RTC_SetDate+0x1c>
 80092e0:	2302      	movs	r3, #2
 80092e2:	e06f      	b.n	80093c4 <HAL_RTC_SetDate+0xfc>
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2201      	movs	r2, #1
 80092e8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	2202      	movs	r2, #2
 80092ee:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d10e      	bne.n	8009314 <HAL_RTC_SetDate+0x4c>
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	785b      	ldrb	r3, [r3, #1]
 80092fa:	f003 0310 	and.w	r3, r3, #16
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d008      	beq.n	8009314 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	785b      	ldrb	r3, [r3, #1]
 8009306:	f023 0310 	bic.w	r3, r3, #16
 800930a:	b2db      	uxtb	r3, r3
 800930c:	330a      	adds	r3, #10
 800930e:	b2da      	uxtb	r2, r3
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d11c      	bne.n	8009354 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	78db      	ldrb	r3, [r3, #3]
 800931e:	4618      	mov	r0, r3
 8009320:	f000 fa02 	bl	8009728 <RTC_ByteToBcd2>
 8009324:	4603      	mov	r3, r0
 8009326:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	785b      	ldrb	r3, [r3, #1]
 800932c:	4618      	mov	r0, r3
 800932e:	f000 f9fb 	bl	8009728 <RTC_ByteToBcd2>
 8009332:	4603      	mov	r3, r0
 8009334:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009336:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	789b      	ldrb	r3, [r3, #2]
 800933c:	4618      	mov	r0, r3
 800933e:	f000 f9f3 	bl	8009728 <RTC_ByteToBcd2>
 8009342:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009344:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800934e:	4313      	orrs	r3, r2
 8009350:	617b      	str	r3, [r7, #20]
 8009352:	e00e      	b.n	8009372 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	78db      	ldrb	r3, [r3, #3]
 8009358:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	785b      	ldrb	r3, [r3, #1]
 800935e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009360:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8009362:	68ba      	ldr	r2, [r7, #8]
 8009364:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009366:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	781b      	ldrb	r3, [r3, #0]
 800936c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800936e:	4313      	orrs	r3, r2
 8009370:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	22ca      	movs	r2, #202	@ 0xca
 8009378:	625a      	str	r2, [r3, #36]	@ 0x24
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	2253      	movs	r2, #83	@ 0x53
 8009380:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009382:	68f8      	ldr	r0, [r7, #12]
 8009384:	f000 f974 	bl	8009670 <RTC_EnterInitMode>
 8009388:	4603      	mov	r3, r0
 800938a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800938c:	7cfb      	ldrb	r3, [r7, #19]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d10a      	bne.n	80093a8 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	6979      	ldr	r1, [r7, #20]
 8009398:	4b0c      	ldr	r3, [pc, #48]	@ (80093cc <HAL_RTC_SetDate+0x104>)
 800939a:	400b      	ands	r3, r1
 800939c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	f000 f99d 	bl	80096de <RTC_ExitInitMode>
 80093a4:	4603      	mov	r3, r0
 80093a6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80093a8:	7cfb      	ldrb	r3, [r7, #19]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d102      	bne.n	80093b4 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2201      	movs	r2, #1
 80093b2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	22ff      	movs	r2, #255	@ 0xff
 80093ba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	2200      	movs	r2, #0
 80093c0:	771a      	strb	r2, [r3, #28]

  return status;
 80093c2:	7cfb      	ldrb	r3, [r7, #19]
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	371c      	adds	r7, #28
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd90      	pop	{r4, r7, pc}
 80093cc:	00ffff3f 	.word	0x00ffff3f

080093d0 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80093d0:	b590      	push	{r4, r7, lr}
 80093d2:	b089      	sub	sp, #36	@ 0x24
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	60f8      	str	r0, [r7, #12]
 80093d8:	60b9      	str	r1, [r7, #8]
 80093da:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80093dc:	2300      	movs	r3, #0
 80093de:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 80093e0:	2300      	movs	r3, #0
 80093e2:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 80093e4:	2300      	movs	r3, #0
 80093e6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	7f1b      	ldrb	r3, [r3, #28]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d101      	bne.n	80093f4 <HAL_RTC_SetAlarm+0x24>
 80093f0:	2302      	movs	r3, #2
 80093f2:	e113      	b.n	800961c <HAL_RTC_SetAlarm+0x24c>
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2201      	movs	r2, #1
 80093f8:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2202      	movs	r2, #2
 80093fe:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d137      	bne.n	8009476 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009410:	2b00      	cmp	r3, #0
 8009412:	d102      	bne.n	800941a <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	2200      	movs	r2, #0
 8009418:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	4618      	mov	r0, r3
 8009420:	f000 f982 	bl	8009728 <RTC_ByteToBcd2>
 8009424:	4603      	mov	r3, r0
 8009426:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	785b      	ldrb	r3, [r3, #1]
 800942c:	4618      	mov	r0, r3
 800942e:	f000 f97b 	bl	8009728 <RTC_ByteToBcd2>
 8009432:	4603      	mov	r3, r0
 8009434:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8009436:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	789b      	ldrb	r3, [r3, #2]
 800943c:	4618      	mov	r0, r3
 800943e:	f000 f973 	bl	8009728 <RTC_ByteToBcd2>
 8009442:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009444:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	78db      	ldrb	r3, [r3, #3]
 800944c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800944e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009458:	4618      	mov	r0, r3
 800945a:	f000 f965 	bl	8009728 <RTC_ByteToBcd2>
 800945e:	4603      	mov	r3, r0
 8009460:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8009462:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800946a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8009470:	4313      	orrs	r3, r2
 8009472:	61fb      	str	r3, [r7, #28]
 8009474:	e023      	b.n	80094be <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009480:	2b00      	cmp	r3, #0
 8009482:	d102      	bne.n	800948a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	2200      	movs	r2, #0
 8009488:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	781b      	ldrb	r3, [r3, #0]
 800948e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	785b      	ldrb	r3, [r3, #1]
 8009494:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8009496:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8009498:	68ba      	ldr	r2, [r7, #8]
 800949a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800949c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	78db      	ldrb	r3, [r3, #3]
 80094a2:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80094a4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80094ac:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80094ae:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80094b4:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80094ba:	4313      	orrs	r3, r2
 80094bc:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80094c6:	4313      	orrs	r3, r2
 80094c8:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	22ca      	movs	r2, #202	@ 0xca
 80094d0:	625a      	str	r2, [r3, #36]	@ 0x24
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	2253      	movs	r2, #83	@ 0x53
 80094d8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094e2:	d148      	bne.n	8009576 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	689a      	ldr	r2, [r3, #8]
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094f2:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	689a      	ldr	r2, [r3, #8]
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009502:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	68db      	ldr	r3, [r3, #12]
 800950a:	b2da      	uxtb	r2, r3
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8009514:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009516:	f7f9 fd2d 	bl	8002f74 <HAL_GetTick>
 800951a:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800951c:	e013      	b.n	8009546 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800951e:	f7f9 fd29 	bl	8002f74 <HAL_GetTick>
 8009522:	4602      	mov	r2, r0
 8009524:	69bb      	ldr	r3, [r7, #24]
 8009526:	1ad3      	subs	r3, r2, r3
 8009528:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800952c:	d90b      	bls.n	8009546 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	22ff      	movs	r2, #255	@ 0xff
 8009534:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2203      	movs	r2, #3
 800953a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2200      	movs	r2, #0
 8009540:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009542:	2303      	movs	r3, #3
 8009544:	e06a      	b.n	800961c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	f003 0301 	and.w	r3, r3, #1
 8009550:	2b00      	cmp	r3, #0
 8009552:	d0e4      	beq.n	800951e <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	69fa      	ldr	r2, [r7, #28]
 800955a:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	697a      	ldr	r2, [r7, #20]
 8009562:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	689a      	ldr	r2, [r3, #8]
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009572:	609a      	str	r2, [r3, #8]
 8009574:	e047      	b.n	8009606 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	689a      	ldr	r2, [r3, #8]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009584:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	689a      	ldr	r2, [r3, #8]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009594:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	b2da      	uxtb	r2, r3
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80095a6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80095a8:	f7f9 fce4 	bl	8002f74 <HAL_GetTick>
 80095ac:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80095ae:	e013      	b.n	80095d8 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80095b0:	f7f9 fce0 	bl	8002f74 <HAL_GetTick>
 80095b4:	4602      	mov	r2, r0
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	1ad3      	subs	r3, r2, r3
 80095ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095be:	d90b      	bls.n	80095d8 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	22ff      	movs	r2, #255	@ 0xff
 80095c6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2203      	movs	r2, #3
 80095cc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2200      	movs	r2, #0
 80095d2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	e021      	b.n	800961c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	68db      	ldr	r3, [r3, #12]
 80095de:	f003 0302 	and.w	r3, r3, #2
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d0e4      	beq.n	80095b0 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	69fa      	ldr	r2, [r7, #28]
 80095ec:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	697a      	ldr	r2, [r7, #20]
 80095f4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	689a      	ldr	r2, [r3, #8]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009604:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	22ff      	movs	r2, #255	@ 0xff
 800960c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2201      	movs	r2, #1
 8009612:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2200      	movs	r2, #0
 8009618:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	3724      	adds	r7, #36	@ 0x24
 8009620:	46bd      	mov	sp, r7
 8009622:	bd90      	pop	{r4, r7, pc}

08009624 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800962c:	2300      	movs	r3, #0
 800962e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a0d      	ldr	r2, [pc, #52]	@ (800966c <HAL_RTC_WaitForSynchro+0x48>)
 8009636:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009638:	f7f9 fc9c 	bl	8002f74 <HAL_GetTick>
 800963c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800963e:	e009      	b.n	8009654 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009640:	f7f9 fc98 	bl	8002f74 <HAL_GetTick>
 8009644:	4602      	mov	r2, r0
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	1ad3      	subs	r3, r2, r3
 800964a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800964e:	d901      	bls.n	8009654 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8009650:	2303      	movs	r3, #3
 8009652:	e007      	b.n	8009664 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	f003 0320 	and.w	r3, r3, #32
 800965e:	2b00      	cmp	r3, #0
 8009660:	d0ee      	beq.n	8009640 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8009662:	2300      	movs	r3, #0
}
 8009664:	4618      	mov	r0, r3
 8009666:	3710      	adds	r7, #16
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}
 800966c:	0001ff5f 	.word	0x0001ff5f

08009670 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b084      	sub	sp, #16
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009678:	2300      	movs	r3, #0
 800967a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800967c:	2300      	movs	r3, #0
 800967e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800968a:	2b00      	cmp	r3, #0
 800968c:	d122      	bne.n	80096d4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	68da      	ldr	r2, [r3, #12]
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800969c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800969e:	f7f9 fc69 	bl	8002f74 <HAL_GetTick>
 80096a2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80096a4:	e00c      	b.n	80096c0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80096a6:	f7f9 fc65 	bl	8002f74 <HAL_GetTick>
 80096aa:	4602      	mov	r2, r0
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	1ad3      	subs	r3, r2, r3
 80096b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80096b4:	d904      	bls.n	80096c0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2204      	movs	r2, #4
 80096ba:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80096bc:	2301      	movs	r3, #1
 80096be:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	68db      	ldr	r3, [r3, #12]
 80096c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d102      	bne.n	80096d4 <RTC_EnterInitMode+0x64>
 80096ce:	7bfb      	ldrb	r3, [r7, #15]
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d1e8      	bne.n	80096a6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80096d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3710      	adds	r7, #16
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}

080096de <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80096de:	b580      	push	{r7, lr}
 80096e0:	b084      	sub	sp, #16
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096e6:	2300      	movs	r3, #0
 80096e8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	68da      	ldr	r2, [r3, #12]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80096f8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	f003 0320 	and.w	r3, r3, #32
 8009704:	2b00      	cmp	r3, #0
 8009706:	d10a      	bne.n	800971e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7ff ff8b 	bl	8009624 <HAL_RTC_WaitForSynchro>
 800970e:	4603      	mov	r3, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	d004      	beq.n	800971e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2204      	movs	r2, #4
 8009718:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800971a:	2301      	movs	r3, #1
 800971c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800971e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8009728:	b480      	push	{r7}
 800972a:	b085      	sub	sp, #20
 800972c:	af00      	add	r7, sp, #0
 800972e:	4603      	mov	r3, r0
 8009730:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009732:	2300      	movs	r3, #0
 8009734:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8009736:	e005      	b.n	8009744 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	3301      	adds	r3, #1
 800973c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800973e:	79fb      	ldrb	r3, [r7, #7]
 8009740:	3b0a      	subs	r3, #10
 8009742:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8009744:	79fb      	ldrb	r3, [r7, #7]
 8009746:	2b09      	cmp	r3, #9
 8009748:	d8f6      	bhi.n	8009738 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	b2db      	uxtb	r3, r3
 800974e:	011b      	lsls	r3, r3, #4
 8009750:	b2da      	uxtb	r2, r3
 8009752:	79fb      	ldrb	r3, [r7, #7]
 8009754:	4313      	orrs	r3, r2
 8009756:	b2db      	uxtb	r3, r3
}
 8009758:	4618      	mov	r0, r3
 800975a:	3714      	adds	r7, #20
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009764:	b480      	push	{r7}
 8009766:	b087      	sub	sp, #28
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8009770:	2300      	movs	r3, #0
 8009772:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	7f1b      	ldrb	r3, [r3, #28]
 8009778:	2b01      	cmp	r3, #1
 800977a:	d101      	bne.n	8009780 <HAL_RTCEx_SetTimeStamp+0x1c>
 800977c:	2302      	movs	r3, #2
 800977e:	e050      	b.n	8009822 <HAL_RTCEx_SetTimeStamp+0xbe>
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2201      	movs	r2, #1
 8009784:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2202      	movs	r2, #2
 800978a:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f022 0206 	bic.w	r2, r2, #6
 800979a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	687a      	ldr	r2, [r7, #4]
 80097a8:	430a      	orrs	r2, r1
 80097aa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	689a      	ldr	r2, [r3, #8]
 80097b2:	4b1f      	ldr	r3, [pc, #124]	@ (8009830 <HAL_RTCEx_SetTimeStamp+0xcc>)
 80097b4:	4013      	ands	r3, r2
 80097b6:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 80097b8:	697a      	ldr	r2, [r7, #20]
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	4313      	orrs	r3, r2
 80097be:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	22ca      	movs	r2, #202	@ 0xca
 80097c6:	625a      	str	r2, [r3, #36]	@ 0x24
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	2253      	movs	r2, #83	@ 0x53
 80097ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	697a      	ldr	r2, [r7, #20]
 80097d6:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	68db      	ldr	r3, [r3, #12]
 80097de:	b2da      	uxtb	r2, r3
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 80097e8:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	68db      	ldr	r3, [r3, #12]
 80097f0:	b2da      	uxtb	r2, r3
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 80097fa:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	689a      	ldr	r2, [r3, #8]
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800980a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	22ff      	movs	r2, #255	@ 0xff
 8009812:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2201      	movs	r2, #1
 8009818:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2200      	movs	r2, #0
 800981e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009820:	2300      	movs	r3, #0
}
 8009822:	4618      	mov	r0, r3
 8009824:	371c      	adds	r7, #28
 8009826:	46bd      	mov	sp, r7
 8009828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982c:	4770      	bx	lr
 800982e:	bf00      	nop
 8009830:	fffff7f7 	.word	0xfffff7f7

08009834 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b086      	sub	sp, #24
 8009838:	af00      	add	r7, sp, #0
 800983a:	60f8      	str	r0, [r7, #12]
 800983c:	60b9      	str	r1, [r7, #8]
 800983e:	607a      	str	r2, [r7, #4]
 8009840:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009842:	2300      	movs	r3, #0
 8009844:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	2b02      	cmp	r3, #2
 800984a:	d904      	bls.n	8009856 <HAL_SAI_InitProtocol+0x22>
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	3b03      	subs	r3, #3
 8009850:	2b01      	cmp	r3, #1
 8009852:	d812      	bhi.n	800987a <HAL_SAI_InitProtocol+0x46>
 8009854:	e008      	b.n	8009868 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	68b9      	ldr	r1, [r7, #8]
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f000 f99b 	bl	8009b98 <SAI_InitI2S>
 8009862:	4603      	mov	r3, r0
 8009864:	75fb      	strb	r3, [r7, #23]
      break;
 8009866:	e00b      	b.n	8009880 <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	68b9      	ldr	r1, [r7, #8]
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f000 fa40 	bl	8009cf4 <SAI_InitPCM>
 8009874:	4603      	mov	r3, r0
 8009876:	75fb      	strb	r3, [r7, #23]
      break;
 8009878:	e002      	b.n	8009880 <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	75fb      	strb	r3, [r7, #23]
      break;
 800987e:	bf00      	nop
  }

  if (status == HAL_OK)
 8009880:	7dfb      	ldrb	r3, [r7, #23]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d104      	bne.n	8009890 <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f000 f808 	bl	800989c <HAL_SAI_Init>
 800988c:	4603      	mov	r3, r0
 800988e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009890:	7dfb      	ldrb	r3, [r7, #23]
}
 8009892:	4618      	mov	r0, r3
 8009894:	3718      	adds	r7, #24
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
	...

0800989c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b088      	sub	sp, #32
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80098a4:	2300      	movs	r3, #0
 80098a6:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 80098a8:	2300      	movs	r3, #0
 80098aa:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80098ac:	2300      	movs	r3, #0
 80098ae:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d101      	bne.n	80098ba <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e156      	b.n	8009b68 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d106      	bne.n	80098d4 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f7f9 f90c 	bl	8002aec <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2202      	movs	r2, #2
 80098d8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f000 fa89 	bl	8009df4 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	68db      	ldr	r3, [r3, #12]
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d00c      	beq.n	8009904 <HAL_SAI_Init+0x68>
 80098ea:	2b02      	cmp	r3, #2
 80098ec:	d80d      	bhi.n	800990a <HAL_SAI_Init+0x6e>
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d002      	beq.n	80098f8 <HAL_SAI_Init+0x5c>
 80098f2:	2b01      	cmp	r3, #1
 80098f4:	d003      	beq.n	80098fe <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 80098f6:	e008      	b.n	800990a <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 80098f8:	2300      	movs	r3, #0
 80098fa:	61fb      	str	r3, [r7, #28]
      break;
 80098fc:	e006      	b.n	800990c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80098fe:	2310      	movs	r3, #16
 8009900:	61fb      	str	r3, [r7, #28]
      break;
 8009902:	e003      	b.n	800990c <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009904:	2320      	movs	r3, #32
 8009906:	61fb      	str	r3, [r7, #28]
      break;
 8009908:	e000      	b.n	800990c <HAL_SAI_Init+0x70>
      break;
 800990a:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	2b03      	cmp	r3, #3
 8009912:	d81e      	bhi.n	8009952 <HAL_SAI_Init+0xb6>
 8009914:	a201      	add	r2, pc, #4	@ (adr r2, 800991c <HAL_SAI_Init+0x80>)
 8009916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800991a:	bf00      	nop
 800991c:	0800992d 	.word	0x0800992d
 8009920:	08009933 	.word	0x08009933
 8009924:	0800993b 	.word	0x0800993b
 8009928:	08009943 	.word	0x08009943
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800992c:	2300      	movs	r3, #0
 800992e:	617b      	str	r3, [r7, #20]
    }
    break;
 8009930:	e010      	b.n	8009954 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009932:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009936:	617b      	str	r3, [r7, #20]
    }
    break;
 8009938:	e00c      	b.n	8009954 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800993a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800993e:	617b      	str	r3, [r7, #20]
    }
    break;
 8009940:	e008      	b.n	8009954 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009942:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009946:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8009948:	69fb      	ldr	r3, [r7, #28]
 800994a:	f043 0301 	orr.w	r3, r3, #1
 800994e:	61fb      	str	r3, [r7, #28]
    }
    break;
 8009950:	e000      	b.n	8009954 <HAL_SAI_Init+0xb8>
    default:
      break;
 8009952:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a85      	ldr	r2, [pc, #532]	@ (8009b70 <HAL_SAI_Init+0x2d4>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d004      	beq.n	8009968 <HAL_SAI_Init+0xcc>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a84      	ldr	r2, [pc, #528]	@ (8009b74 <HAL_SAI_Init+0x2d8>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d103      	bne.n	8009970 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8009968:	4a83      	ldr	r2, [pc, #524]	@ (8009b78 <HAL_SAI_Init+0x2dc>)
 800996a:	69fb      	ldr	r3, [r7, #28]
 800996c:	6013      	str	r3, [r2, #0]
 800996e:	e002      	b.n	8009976 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8009970:	4a82      	ldr	r2, [pc, #520]	@ (8009b7c <HAL_SAI_Init+0x2e0>)
 8009972:	69fb      	ldr	r3, [r7, #28]
 8009974:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	69db      	ldr	r3, [r3, #28]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d04c      	beq.n	8009a18 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800997e:	2300      	movs	r3, #0
 8009980:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a7a      	ldr	r2, [pc, #488]	@ (8009b70 <HAL_SAI_Init+0x2d4>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d004      	beq.n	8009996 <HAL_SAI_Init+0xfa>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4a78      	ldr	r2, [pc, #480]	@ (8009b74 <HAL_SAI_Init+0x2d8>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d104      	bne.n	80099a0 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8009996:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800999a:	f7ff fa39 	bl	8008e10 <HAL_RCCEx_GetPeriphCLKFreq>
 800999e:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a76      	ldr	r2, [pc, #472]	@ (8009b80 <HAL_SAI_Init+0x2e4>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d004      	beq.n	80099b4 <HAL_SAI_Init+0x118>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a75      	ldr	r2, [pc, #468]	@ (8009b84 <HAL_SAI_Init+0x2e8>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d104      	bne.n	80099be <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80099b4:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80099b8:	f7ff fa2a 	bl	8008e10 <HAL_RCCEx_GetPeriphCLKFreq>
 80099bc:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 80099be:	693a      	ldr	r2, [r7, #16]
 80099c0:	4613      	mov	r3, r2
 80099c2:	009b      	lsls	r3, r3, #2
 80099c4:	4413      	add	r3, r2
 80099c6:	005b      	lsls	r3, r3, #1
 80099c8:	461a      	mov	r2, r3
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	69db      	ldr	r3, [r3, #28]
 80099ce:	025b      	lsls	r3, r3, #9
 80099d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80099d4:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	4a6b      	ldr	r2, [pc, #428]	@ (8009b88 <HAL_SAI_Init+0x2ec>)
 80099da:	fba2 2303 	umull	r2, r3, r2, r3
 80099de:	08da      	lsrs	r2, r3, #3
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 80099e4:	68f9      	ldr	r1, [r7, #12]
 80099e6:	4b68      	ldr	r3, [pc, #416]	@ (8009b88 <HAL_SAI_Init+0x2ec>)
 80099e8:	fba3 2301 	umull	r2, r3, r3, r1
 80099ec:	08da      	lsrs	r2, r3, #3
 80099ee:	4613      	mov	r3, r2
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	4413      	add	r3, r2
 80099f4:	005b      	lsls	r3, r3, #1
 80099f6:	1aca      	subs	r2, r1, r3
 80099f8:	2a08      	cmp	r2, #8
 80099fa:	d904      	bls.n	8009a06 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6a1b      	ldr	r3, [r3, #32]
 8009a00:	1c5a      	adds	r2, r3, #1
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a0a:	2b04      	cmp	r3, #4
 8009a0c:	d104      	bne.n	8009a18 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6a1b      	ldr	r3, [r3, #32]
 8009a12:	085a      	lsrs	r2, r3, #1
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	685b      	ldr	r3, [r3, #4]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d003      	beq.n	8009a28 <HAL_SAI_Init+0x18c>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	2b02      	cmp	r3, #2
 8009a26:	d109      	bne.n	8009a3c <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	d101      	bne.n	8009a34 <HAL_SAI_Init+0x198>
 8009a30:	2300      	movs	r3, #0
 8009a32:	e001      	b.n	8009a38 <HAL_SAI_Init+0x19c>
 8009a34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009a38:	61bb      	str	r3, [r7, #24]
 8009a3a:	e008      	b.n	8009a4e <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	d102      	bne.n	8009a4a <HAL_SAI_Init+0x1ae>
 8009a44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009a48:	e000      	b.n	8009a4c <HAL_SAI_Init+0x1b0>
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	6819      	ldr	r1, [r3, #0]
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681a      	ldr	r2, [r3, #0]
 8009a58:	4b4c      	ldr	r3, [pc, #304]	@ (8009b8c <HAL_SAI_Init+0x2f0>)
 8009a5a:	400b      	ands	r3, r1
 8009a5c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	6819      	ldr	r1, [r3, #0]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	685a      	ldr	r2, [r3, #4]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a6c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009a72:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a78:	431a      	orrs	r2, r3
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 8009a86:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	691b      	ldr	r3, [r3, #16]
 8009a8c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009a92:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6a1b      	ldr	r3, [r3, #32]
 8009a98:	051b      	lsls	r3, r3, #20
 8009a9a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	430a      	orrs	r2, r1
 8009aa2:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	6859      	ldr	r1, [r3, #4]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681a      	ldr	r2, [r3, #0]
 8009aae:	4b38      	ldr	r3, [pc, #224]	@ (8009b90 <HAL_SAI_Init+0x2f4>)
 8009ab0:	400b      	ands	r3, r1
 8009ab2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	6859      	ldr	r1, [r3, #4]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	699a      	ldr	r2, [r3, #24]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac2:	431a      	orrs	r2, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ac8:	431a      	orrs	r2, r3
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	430a      	orrs	r2, r1
 8009ad0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	6899      	ldr	r1, [r3, #8]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681a      	ldr	r2, [r3, #0]
 8009adc:	4b2d      	ldr	r3, [pc, #180]	@ (8009b94 <HAL_SAI_Init+0x2f8>)
 8009ade:	400b      	ands	r3, r1
 8009ae0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	6899      	ldr	r1, [r3, #8]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aec:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009af2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8009af8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8009afe:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b04:	3b01      	subs	r3, #1
 8009b06:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009b08:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	430a      	orrs	r2, r1
 8009b10:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	68d9      	ldr	r1, [r3, #12]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009b20:	400b      	ands	r3, r1
 8009b22:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	68d9      	ldr	r1, [r3, #12]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b32:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b38:	041b      	lsls	r3, r3, #16
 8009b3a:	431a      	orrs	r2, r3
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b40:	3b01      	subs	r3, #1
 8009b42:	021b      	lsls	r3, r3, #8
 8009b44:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	430a      	orrs	r2, r1
 8009b4c:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2200      	movs	r2, #0
 8009b52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2201      	movs	r2, #1
 8009b5a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2200      	movs	r2, #0
 8009b62:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8009b66:	2300      	movs	r3, #0
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3720      	adds	r7, #32
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}
 8009b70:	40015804 	.word	0x40015804
 8009b74:	40015824 	.word	0x40015824
 8009b78:	40015800 	.word	0x40015800
 8009b7c:	40015c00 	.word	0x40015c00
 8009b80:	40015c04 	.word	0x40015c04
 8009b84:	40015c24 	.word	0x40015c24
 8009b88:	cccccccd 	.word	0xcccccccd
 8009b8c:	ff05c010 	.word	0xff05c010
 8009b90:	ffff1ff0 	.word	0xffff1ff0
 8009b94:	fff88000 	.word	0xfff88000

08009b98 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b085      	sub	sp, #20
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	60b9      	str	r1, [r7, #8]
 8009ba2:	607a      	str	r2, [r7, #4]
 8009ba4:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	685b      	ldr	r3, [r3, #4]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d003      	beq.n	8009bc2 <SAI_InitI2S+0x2a>
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	685b      	ldr	r3, [r3, #4]
 8009bbe:	2b02      	cmp	r3, #2
 8009bc0:	d103      	bne.n	8009bca <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009bc8:	e002      	b.n	8009bd0 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	2201      	movs	r2, #1
 8009bce:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009bd6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009bde:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	2200      	movs	r2, #0
 8009be4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	683a      	ldr	r2, [r7, #0]
 8009bea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	f003 0301 	and.w	r3, r3, #1
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d001      	beq.n	8009bfa <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	e076      	b.n	8009ce8 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d107      	bne.n	8009c10 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	2200      	movs	r2, #0
 8009c04:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009c0c:	651a      	str	r2, [r3, #80]	@ 0x50
 8009c0e:	e006      	b.n	8009c1e <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009c16:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2b03      	cmp	r3, #3
 8009c22:	d84f      	bhi.n	8009cc4 <SAI_InitI2S+0x12c>
 8009c24:	a201      	add	r2, pc, #4	@ (adr r2, 8009c2c <SAI_InitI2S+0x94>)
 8009c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c2a:	bf00      	nop
 8009c2c:	08009c3d 	.word	0x08009c3d
 8009c30:	08009c5f 	.word	0x08009c5f
 8009c34:	08009c81 	.word	0x08009c81
 8009c38:	08009ca3 	.word	0x08009ca3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2280      	movs	r2, #128	@ 0x80
 8009c40:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	085b      	lsrs	r3, r3, #1
 8009c46:	015a      	lsls	r2, r3, #5
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	085b      	lsrs	r3, r3, #1
 8009c50:	011a      	lsls	r2, r3, #4
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	2240      	movs	r2, #64	@ 0x40
 8009c5a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009c5c:	e034      	b.n	8009cc8 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	2280      	movs	r2, #128	@ 0x80
 8009c62:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	085b      	lsrs	r3, r3, #1
 8009c68:	019a      	lsls	r2, r3, #6
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	085b      	lsrs	r3, r3, #1
 8009c72:	015a      	lsls	r2, r3, #5
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2280      	movs	r2, #128	@ 0x80
 8009c7c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009c7e:	e023      	b.n	8009cc8 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	22c0      	movs	r2, #192	@ 0xc0
 8009c84:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	085b      	lsrs	r3, r3, #1
 8009c8a:	019a      	lsls	r2, r3, #6
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	085b      	lsrs	r3, r3, #1
 8009c94:	015a      	lsls	r2, r3, #5
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2280      	movs	r2, #128	@ 0x80
 8009c9e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009ca0:	e012      	b.n	8009cc8 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	22e0      	movs	r2, #224	@ 0xe0
 8009ca6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	085b      	lsrs	r3, r3, #1
 8009cac:	019a      	lsls	r2, r3, #6
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	085b      	lsrs	r3, r3, #1
 8009cb6:	015a      	lsls	r2, r3, #5
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2280      	movs	r2, #128	@ 0x80
 8009cc0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009cc2:	e001      	b.n	8009cc8 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e00f      	b.n	8009ce8 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	2b02      	cmp	r3, #2
 8009ccc:	d10b      	bne.n	8009ce6 <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d102      	bne.n	8009cda <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2210      	movs	r2, #16
 8009cd8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2b02      	cmp	r3, #2
 8009cde:	d102      	bne.n	8009ce6 <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2208      	movs	r2, #8
 8009ce4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3714      	adds	r7, #20
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b085      	sub	sp, #20
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	60f8      	str	r0, [r7, #12]
 8009cfc:	60b9      	str	r1, [r7, #8]
 8009cfe:	607a      	str	r2, [r7, #4]
 8009d00:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2200      	movs	r2, #0
 8009d06:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	685b      	ldr	r3, [r3, #4]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d003      	beq.n	8009d1e <SAI_InitPCM+0x2a>
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	2b02      	cmp	r3, #2
 8009d1c:	d103      	bne.n	8009d26 <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2201      	movs	r2, #1
 8009d22:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009d24:	e002      	b.n	8009d2c <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009d38:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009d40:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2200      	movs	r2, #0
 8009d46:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	683a      	ldr	r2, [r7, #0]
 8009d4c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009d54:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	2b04      	cmp	r3, #4
 8009d5a:	d103      	bne.n	8009d64 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	645a      	str	r2, [r3, #68]	@ 0x44
 8009d62:	e002      	b.n	8009d6a <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	220d      	movs	r2, #13
 8009d68:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2b03      	cmp	r3, #3
 8009d6e:	d837      	bhi.n	8009de0 <SAI_InitPCM+0xec>
 8009d70:	a201      	add	r2, pc, #4	@ (adr r2, 8009d78 <SAI_InitPCM+0x84>)
 8009d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d76:	bf00      	nop
 8009d78:	08009d89 	.word	0x08009d89
 8009d7c:	08009d9f 	.word	0x08009d9f
 8009d80:	08009db5 	.word	0x08009db5
 8009d84:	08009dcb 	.word	0x08009dcb
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2280      	movs	r2, #128	@ 0x80
 8009d8c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	011a      	lsls	r2, r3, #4
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2240      	movs	r2, #64	@ 0x40
 8009d9a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009d9c:	e022      	b.n	8009de4 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2280      	movs	r2, #128	@ 0x80
 8009da2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	015a      	lsls	r2, r3, #5
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	2280      	movs	r2, #128	@ 0x80
 8009db0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009db2:	e017      	b.n	8009de4 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	22c0      	movs	r2, #192	@ 0xc0
 8009db8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	015a      	lsls	r2, r3, #5
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2280      	movs	r2, #128	@ 0x80
 8009dc6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009dc8:	e00c      	b.n	8009de4 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	22e0      	movs	r2, #224	@ 0xe0
 8009dce:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	015a      	lsls	r2, r3, #5
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2280      	movs	r2, #128	@ 0x80
 8009ddc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8009dde:	e001      	b.n	8009de4 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 8009de0:	2301      	movs	r3, #1
 8009de2:	e000      	b.n	8009de6 <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 8009de4:	2300      	movs	r3, #0
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3714      	adds	r7, #20
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop

08009df4 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8009dfc:	4b17      	ldr	r3, [pc, #92]	@ (8009e5c <SAI_Disable+0x68>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a17      	ldr	r2, [pc, #92]	@ (8009e60 <SAI_Disable+0x6c>)
 8009e02:	fba2 2303 	umull	r2, r3, r2, r3
 8009e06:	0b1b      	lsrs	r3, r3, #12
 8009e08:	009b      	lsls	r3, r3, #2
 8009e0a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	681a      	ldr	r2, [r3, #0]
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009e1e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	1e5a      	subs	r2, r3, #1
 8009e24:	60fa      	str	r2, [r7, #12]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d10a      	bne.n	8009e40 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e30:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8009e3a:	2303      	movs	r3, #3
 8009e3c:	72fb      	strb	r3, [r7, #11]
      break;
 8009e3e:	e006      	b.n	8009e4e <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d1e8      	bne.n	8009e20 <SAI_Disable+0x2c>

  return status;
 8009e4e:	7afb      	ldrb	r3, [r7, #11]
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3714      	adds	r7, #20
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr
 8009e5c:	20000000 	.word	0x20000000
 8009e60:	95cbec1b 	.word	0x95cbec1b

08009e64 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b082      	sub	sp, #8
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d101      	bne.n	8009e76 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8009e72:	2301      	movs	r3, #1
 8009e74:	e022      	b.n	8009ebc <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009e7c:	b2db      	uxtb	r3, r3
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d105      	bne.n	8009e8e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f7f8 fa49 	bl	8002320 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2203      	movs	r2, #3
 8009e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 f814 	bl	8009ec4 <HAL_SD_InitCard>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d001      	beq.n	8009ea6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	e00a      	b.n	8009ebc <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009eba:	2300      	movs	r3, #0
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3708      	adds	r7, #8
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009ec4:	b5b0      	push	{r4, r5, r7, lr}
 8009ec6:	b08e      	sub	sp, #56	@ 0x38
 8009ec8:	af04      	add	r7, sp, #16
 8009eca:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8009edc:	2300      	movs	r3, #0
 8009ede:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8009ee0:	2376      	movs	r3, #118	@ 0x76
 8009ee2:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681d      	ldr	r5, [r3, #0]
 8009ee8:	466c      	mov	r4, sp
 8009eea:	f107 0318 	add.w	r3, r7, #24
 8009eee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009ef2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009ef6:	f107 030c 	add.w	r3, r7, #12
 8009efa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009efc:	4628      	mov	r0, r5
 8009efe:	f002 ffc3 	bl	800ce88 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	685a      	ldr	r2, [r3, #4]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009f10:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4618      	mov	r0, r3
 8009f18:	f002 ffef 	bl	800cefa <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	685a      	ldr	r2, [r3, #4]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009f2a:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8009f2c:	2002      	movs	r0, #2
 8009f2e:	f7f9 f82d 	bl	8002f8c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f000 fe10 	bl	800ab58 <SD_PowerON>
 8009f38:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d00b      	beq.n	8009f58 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2201      	movs	r2, #1
 8009f44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4e:	431a      	orrs	r2, r3
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	e02e      	b.n	8009fb6 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 fd2f 	bl	800a9bc <SD_InitCard>
 8009f5e:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d00b      	beq.n	8009f7e <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2201      	movs	r2, #1
 8009f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f74:	431a      	orrs	r2, r3
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	e01b      	b.n	8009fb6 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009f86:	4618      	mov	r0, r3
 8009f88:	f003 f84a 	bl	800d020 <SDMMC_CmdBlockLength>
 8009f8c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d00f      	beq.n	8009fb4 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a09      	ldr	r2, [pc, #36]	@ (8009fc0 <HAL_SD_InitCard+0xfc>)
 8009f9a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa2:	431a      	orrs	r2, r3
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2201      	movs	r2, #1
 8009fac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e000      	b.n	8009fb6 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3728      	adds	r7, #40	@ 0x28
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	004005ff 	.word	0x004005ff

08009fc4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b08c      	sub	sp, #48	@ 0x30
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	60f8      	str	r0, [r7, #12]
 8009fcc:	60b9      	str	r1, [r7, #8]
 8009fce:	607a      	str	r2, [r7, #4]
 8009fd0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d107      	bne.n	8009fec <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fe0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009fe8:	2301      	movs	r3, #1
 8009fea:	e0c3      	b.n	800a174 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009ff2:	b2db      	uxtb	r3, r3
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	f040 80bc 	bne.w	800a172 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a000:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	441a      	add	r2, r3
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d907      	bls.n	800a01e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a012:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800a01a:	2301      	movs	r3, #1
 800a01c:	e0aa      	b.n	800a174 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2203      	movs	r2, #3
 800a022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	2200      	movs	r2, #0
 800a02c:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800a03c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a042:	4a4e      	ldr	r2, [pc, #312]	@ (800a17c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800a044:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a04a:	4a4d      	ldr	r2, [pc, #308]	@ (800a180 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800a04c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a052:	2200      	movs	r2, #0
 800a054:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a05a:	2200      	movs	r2, #0
 800a05c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a06e:	689a      	ldr	r2, [r3, #8]
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	430a      	orrs	r2, r1
 800a078:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	3380      	adds	r3, #128	@ 0x80
 800a084:	4619      	mov	r1, r3
 800a086:	68ba      	ldr	r2, [r7, #8]
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	025b      	lsls	r3, r3, #9
 800a08c:	089b      	lsrs	r3, r3, #2
 800a08e:	f7f9 fdad 	bl	8003bec <HAL_DMA_Start_IT>
 800a092:	4603      	mov	r3, r0
 800a094:	2b00      	cmp	r3, #0
 800a096:	d017      	beq.n	800a0c8 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800a0a6:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4a35      	ldr	r2, [pc, #212]	@ (800a184 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a0ae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0b4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2201      	movs	r2, #1
 800a0c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	e055      	b.n	800a174 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f042 0208 	orr.w	r2, r2, #8
 800a0d6:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d002      	beq.n	800a0e6 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800a0e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0e2:	025b      	lsls	r3, r3, #9
 800a0e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a0e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a0ea:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	025b      	lsls	r3, r3, #9
 800a0f0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a0f2:	2390      	movs	r3, #144	@ 0x90
 800a0f4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a0f6:	2302      	movs	r3, #2
 800a0f8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800a0fe:	2301      	movs	r3, #1
 800a100:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f107 0210 	add.w	r2, r7, #16
 800a10a:	4611      	mov	r1, r2
 800a10c:	4618      	mov	r0, r3
 800a10e:	f002 ff5b 	bl	800cfc8 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	2b01      	cmp	r3, #1
 800a116:	d90a      	bls.n	800a12e <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2282      	movs	r2, #130	@ 0x82
 800a11c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a124:	4618      	mov	r0, r3
 800a126:	f002 ffbf 	bl	800d0a8 <SDMMC_CmdReadMultiBlock>
 800a12a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a12c:	e009      	b.n	800a142 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2281      	movs	r2, #129	@ 0x81
 800a132:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a13a:	4618      	mov	r0, r3
 800a13c:	f002 ff92 	bl	800d064 <SDMMC_CmdReadSingleBlock>
 800a140:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800a142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a144:	2b00      	cmp	r3, #0
 800a146:	d012      	beq.n	800a16e <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4a0d      	ldr	r2, [pc, #52]	@ (800a184 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800a14e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a156:	431a      	orrs	r2, r3
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2201      	movs	r2, #1
 800a160:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2200      	movs	r2, #0
 800a168:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	e002      	b.n	800a174 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800a16e:	2300      	movs	r3, #0
 800a170:	e000      	b.n	800a174 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800a172:	2302      	movs	r3, #2
  }
}
 800a174:	4618      	mov	r0, r3
 800a176:	3730      	adds	r7, #48	@ 0x30
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}
 800a17c:	0800a8a7 	.word	0x0800a8a7
 800a180:	0800a919 	.word	0x0800a919
 800a184:	004005ff 	.word	0x004005ff

0800a188 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b08c      	sub	sp, #48	@ 0x30
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	60b9      	str	r1, [r7, #8]
 800a192:	607a      	str	r2, [r7, #4]
 800a194:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d107      	bne.n	800a1b0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1a4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e0c6      	b.n	800a33e <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	f040 80bf 	bne.w	800a33c <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a1c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	441a      	add	r2, r3
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	d907      	bls.n	800a1e2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1d6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e0ad      	b.n	800a33e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2203      	movs	r2, #3
 800a1e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f042 021a 	orr.w	r2, r2, #26
 800a200:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a206:	4a50      	ldr	r2, [pc, #320]	@ (800a348 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800a208:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a20e:	4a4f      	ldr	r2, [pc, #316]	@ (800a34c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800a210:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a216:	2200      	movs	r2, #0
 800a218:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a21e:	2b01      	cmp	r3, #1
 800a220:	d002      	beq.n	800a228 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800a222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a224:	025b      	lsls	r3, r3, #9
 800a226:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	2b01      	cmp	r3, #1
 800a22c:	d90a      	bls.n	800a244 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	22a0      	movs	r2, #160	@ 0xa0
 800a232:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a23a:	4618      	mov	r0, r3
 800a23c:	f002 ff78 	bl	800d130 <SDMMC_CmdWriteMultiBlock>
 800a240:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800a242:	e009      	b.n	800a258 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2290      	movs	r2, #144	@ 0x90
 800a248:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a250:	4618      	mov	r0, r3
 800a252:	f002 ff4b 	bl	800d0ec <SDMMC_CmdWriteSingleBlock>
 800a256:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800a258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d012      	beq.n	800a284 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a3b      	ldr	r2, [pc, #236]	@ (800a350 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a264:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a26a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a26c:	431a      	orrs	r2, r3
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	2201      	movs	r2, #1
 800a276:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2200      	movs	r2, #0
 800a27e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	e05c      	b.n	800a33e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f042 0208 	orr.w	r2, r2, #8
 800a292:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a298:	2240      	movs	r2, #64	@ 0x40
 800a29a:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ac:	689a      	ldr	r2, [r3, #8]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	430a      	orrs	r2, r1
 800a2b6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a2bc:	68b9      	ldr	r1, [r7, #8]
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	3380      	adds	r3, #128	@ 0x80
 800a2c4:	461a      	mov	r2, r3
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	025b      	lsls	r3, r3, #9
 800a2ca:	089b      	lsrs	r3, r3, #2
 800a2cc:	f7f9 fc8e 	bl	8003bec <HAL_DMA_Start_IT>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d01a      	beq.n	800a30c <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f022 021a 	bic.w	r2, r2, #26
 800a2e4:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4a19      	ldr	r2, [pc, #100]	@ (800a350 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800a2ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2f2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2200      	movs	r2, #0
 800a306:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800a308:	2301      	movs	r3, #1
 800a30a:	e018      	b.n	800a33e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a30c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a310:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	025b      	lsls	r3, r3, #9
 800a316:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a318:	2390      	movs	r3, #144	@ 0x90
 800a31a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800a31c:	2300      	movs	r3, #0
 800a31e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a320:	2300      	movs	r3, #0
 800a322:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800a324:	2301      	movs	r3, #1
 800a326:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f107 0210 	add.w	r2, r7, #16
 800a330:	4611      	mov	r1, r2
 800a332:	4618      	mov	r0, r3
 800a334:	f002 fe48 	bl	800cfc8 <SDMMC_ConfigData>

      return HAL_OK;
 800a338:	2300      	movs	r3, #0
 800a33a:	e000      	b.n	800a33e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800a33c:	2302      	movs	r3, #2
  }
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3730      	adds	r7, #48	@ 0x30
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	0800a87d 	.word	0x0800a87d
 800a34c:	0800a919 	.word	0x0800a919
 800a350:	004005ff 	.word	0x004005ff

0800a354 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a354:	b480      	push	{r7}
 800a356:	b083      	sub	sp, #12
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a35c:	bf00      	nop
 800a35e:	370c      	adds	r7, #12
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr

0800a368 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a368:	b480      	push	{r7}
 800a36a:	b083      	sub	sp, #12
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
 800a370:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a376:	0f9b      	lsrs	r3, r3, #30
 800a378:	b2da      	uxtb	r2, r3
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a382:	0e9b      	lsrs	r3, r3, #26
 800a384:	b2db      	uxtb	r3, r3
 800a386:	f003 030f 	and.w	r3, r3, #15
 800a38a:	b2da      	uxtb	r2, r3
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a394:	0e1b      	lsrs	r3, r3, #24
 800a396:	b2db      	uxtb	r3, r3
 800a398:	f003 0303 	and.w	r3, r3, #3
 800a39c:	b2da      	uxtb	r2, r3
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3a6:	0c1b      	lsrs	r3, r3, #16
 800a3a8:	b2da      	uxtb	r2, r3
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3b2:	0a1b      	lsrs	r3, r3, #8
 800a3b4:	b2da      	uxtb	r2, r3
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3be:	b2da      	uxtb	r2, r3
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a3c8:	0d1b      	lsrs	r3, r3, #20
 800a3ca:	b29a      	uxth	r2, r3
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a3d4:	0c1b      	lsrs	r3, r3, #16
 800a3d6:	b2db      	uxtb	r3, r3
 800a3d8:	f003 030f 	and.w	r3, r3, #15
 800a3dc:	b2da      	uxtb	r2, r3
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a3e6:	0bdb      	lsrs	r3, r3, #15
 800a3e8:	b2db      	uxtb	r3, r3
 800a3ea:	f003 0301 	and.w	r3, r3, #1
 800a3ee:	b2da      	uxtb	r2, r3
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a3f8:	0b9b      	lsrs	r3, r3, #14
 800a3fa:	b2db      	uxtb	r3, r3
 800a3fc:	f003 0301 	and.w	r3, r3, #1
 800a400:	b2da      	uxtb	r2, r3
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a40a:	0b5b      	lsrs	r3, r3, #13
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	f003 0301 	and.w	r3, r3, #1
 800a412:	b2da      	uxtb	r2, r3
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a41c:	0b1b      	lsrs	r3, r3, #12
 800a41e:	b2db      	uxtb	r3, r3
 800a420:	f003 0301 	and.w	r3, r3, #1
 800a424:	b2da      	uxtb	r2, r3
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	2200      	movs	r2, #0
 800a42e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a434:	2b00      	cmp	r3, #0
 800a436:	d163      	bne.n	800a500 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a43c:	009a      	lsls	r2, r3, #2
 800a43e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a442:	4013      	ands	r3, r2
 800a444:	687a      	ldr	r2, [r7, #4]
 800a446:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800a448:	0f92      	lsrs	r2, r2, #30
 800a44a:	431a      	orrs	r2, r3
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a454:	0edb      	lsrs	r3, r3, #27
 800a456:	b2db      	uxtb	r3, r3
 800a458:	f003 0307 	and.w	r3, r3, #7
 800a45c:	b2da      	uxtb	r2, r3
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a466:	0e1b      	lsrs	r3, r3, #24
 800a468:	b2db      	uxtb	r3, r3
 800a46a:	f003 0307 	and.w	r3, r3, #7
 800a46e:	b2da      	uxtb	r2, r3
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a478:	0d5b      	lsrs	r3, r3, #21
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	f003 0307 	and.w	r3, r3, #7
 800a480:	b2da      	uxtb	r2, r3
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a48a:	0c9b      	lsrs	r3, r3, #18
 800a48c:	b2db      	uxtb	r3, r3
 800a48e:	f003 0307 	and.w	r3, r3, #7
 800a492:	b2da      	uxtb	r2, r3
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a49c:	0bdb      	lsrs	r3, r3, #15
 800a49e:	b2db      	uxtb	r3, r3
 800a4a0:	f003 0307 	and.w	r3, r3, #7
 800a4a4:	b2da      	uxtb	r2, r3
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	691b      	ldr	r3, [r3, #16]
 800a4ae:	1c5a      	adds	r2, r3, #1
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	7e1b      	ldrb	r3, [r3, #24]
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	f003 0307 	and.w	r3, r3, #7
 800a4be:	3302      	adds	r3, #2
 800a4c0:	2201      	movs	r2, #1
 800a4c2:	fa02 f303 	lsl.w	r3, r2, r3
 800a4c6:	687a      	ldr	r2, [r7, #4]
 800a4c8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800a4ca:	fb03 f202 	mul.w	r2, r3, r2
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	7a1b      	ldrb	r3, [r3, #8]
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	f003 030f 	and.w	r3, r3, #15
 800a4dc:	2201      	movs	r2, #1
 800a4de:	409a      	lsls	r2, r3
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4e8:	687a      	ldr	r2, [r7, #4]
 800a4ea:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800a4ec:	0a52      	lsrs	r2, r2, #9
 800a4ee:	fb03 f202 	mul.w	r2, r3, r2
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a4fc:	661a      	str	r2, [r3, #96]	@ 0x60
 800a4fe:	e031      	b.n	800a564 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a504:	2b01      	cmp	r3, #1
 800a506:	d11d      	bne.n	800a544 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a50c:	041b      	lsls	r3, r3, #16
 800a50e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a516:	0c1b      	lsrs	r3, r3, #16
 800a518:	431a      	orrs	r2, r3
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	691b      	ldr	r3, [r3, #16]
 800a522:	3301      	adds	r3, #1
 800a524:	029a      	lsls	r2, r3, #10
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a538:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	661a      	str	r2, [r3, #96]	@ 0x60
 800a542:	e00f      	b.n	800a564 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	4a58      	ldr	r2, [pc, #352]	@ (800a6ac <HAL_SD_GetCardCSD+0x344>)
 800a54a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a550:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800a560:	2301      	movs	r3, #1
 800a562:	e09d      	b.n	800a6a0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a568:	0b9b      	lsrs	r3, r3, #14
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	f003 0301 	and.w	r3, r3, #1
 800a570:	b2da      	uxtb	r2, r3
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a57a:	09db      	lsrs	r3, r3, #7
 800a57c:	b2db      	uxtb	r3, r3
 800a57e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a582:	b2da      	uxtb	r2, r3
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a592:	b2da      	uxtb	r2, r3
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a59c:	0fdb      	lsrs	r3, r3, #31
 800a59e:	b2da      	uxtb	r2, r3
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5a8:	0f5b      	lsrs	r3, r3, #29
 800a5aa:	b2db      	uxtb	r3, r3
 800a5ac:	f003 0303 	and.w	r3, r3, #3
 800a5b0:	b2da      	uxtb	r2, r3
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5ba:	0e9b      	lsrs	r3, r3, #26
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	f003 0307 	and.w	r3, r3, #7
 800a5c2:	b2da      	uxtb	r2, r3
 800a5c4:	683b      	ldr	r3, [r7, #0]
 800a5c6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5cc:	0d9b      	lsrs	r3, r3, #22
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	f003 030f 	and.w	r3, r3, #15
 800a5d4:	b2da      	uxtb	r2, r3
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5de:	0d5b      	lsrs	r3, r3, #21
 800a5e0:	b2db      	uxtb	r3, r3
 800a5e2:	f003 0301 	and.w	r3, r3, #1
 800a5e6:	b2da      	uxtb	r2, r3
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5fa:	0c1b      	lsrs	r3, r3, #16
 800a5fc:	b2db      	uxtb	r3, r3
 800a5fe:	f003 0301 	and.w	r3, r3, #1
 800a602:	b2da      	uxtb	r2, r3
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a60e:	0bdb      	lsrs	r3, r3, #15
 800a610:	b2db      	uxtb	r3, r3
 800a612:	f003 0301 	and.w	r3, r3, #1
 800a616:	b2da      	uxtb	r2, r3
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a622:	0b9b      	lsrs	r3, r3, #14
 800a624:	b2db      	uxtb	r3, r3
 800a626:	f003 0301 	and.w	r3, r3, #1
 800a62a:	b2da      	uxtb	r2, r3
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a636:	0b5b      	lsrs	r3, r3, #13
 800a638:	b2db      	uxtb	r3, r3
 800a63a:	f003 0301 	and.w	r3, r3, #1
 800a63e:	b2da      	uxtb	r2, r3
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a64a:	0b1b      	lsrs	r3, r3, #12
 800a64c:	b2db      	uxtb	r3, r3
 800a64e:	f003 0301 	and.w	r3, r3, #1
 800a652:	b2da      	uxtb	r2, r3
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a65e:	0a9b      	lsrs	r3, r3, #10
 800a660:	b2db      	uxtb	r3, r3
 800a662:	f003 0303 	and.w	r3, r3, #3
 800a666:	b2da      	uxtb	r2, r3
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a672:	0a1b      	lsrs	r3, r3, #8
 800a674:	b2db      	uxtb	r3, r3
 800a676:	f003 0303 	and.w	r3, r3, #3
 800a67a:	b2da      	uxtb	r2, r3
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a686:	085b      	lsrs	r3, r3, #1
 800a688:	b2db      	uxtb	r3, r3
 800a68a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a68e:	b2da      	uxtb	r2, r3
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	2201      	movs	r2, #1
 800a69a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800a69e:	2300      	movs	r3, #0
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr
 800a6ac:	004005ff 	.word	0x004005ff

0800a6b0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b083      	sub	sp, #12
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a6fa:	2300      	movs	r3, #0
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	370c      	adds	r7, #12
 800a700:	46bd      	mov	sp, r7
 800a702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a706:	4770      	bx	lr

0800a708 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a708:	b5b0      	push	{r4, r5, r7, lr}
 800a70a:	b08e      	sub	sp, #56	@ 0x38
 800a70c:	af04      	add	r7, sp, #16
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a712:	2300      	movs	r3, #0
 800a714:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2203      	movs	r2, #3
 800a71c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a724:	2b03      	cmp	r3, #3
 800a726:	d02e      	beq.n	800a786 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a72e:	d106      	bne.n	800a73e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a734:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	639a      	str	r2, [r3, #56]	@ 0x38
 800a73c:	e029      	b.n	800a792 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a744:	d10a      	bne.n	800a75c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 fabc 	bl	800acc4 <SD_WideBus_Enable>
 800a74c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a752:	6a3b      	ldr	r3, [r7, #32]
 800a754:	431a      	orrs	r2, r3
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	639a      	str	r2, [r3, #56]	@ 0x38
 800a75a:	e01a      	b.n	800a792 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d10a      	bne.n	800a778 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 faf9 	bl	800ad5a <SD_WideBus_Disable>
 800a768:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a76e:	6a3b      	ldr	r3, [r7, #32]
 800a770:	431a      	orrs	r2, r3
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	639a      	str	r2, [r3, #56]	@ 0x38
 800a776:	e00c      	b.n	800a792 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a77c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	639a      	str	r2, [r3, #56]	@ 0x38
 800a784:	e005      	b.n	800a792 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a78a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a796:	2b00      	cmp	r3, #0
 800a798:	d00b      	beq.n	800a7b2 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	4a26      	ldr	r2, [pc, #152]	@ (800a838 <HAL_SD_ConfigWideBusOperation+0x130>)
 800a7a0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a7b0:	e01f      	b.n	800a7f2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	689b      	ldr	r3, [r3, #8]
 800a7bc:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	68db      	ldr	r3, [r3, #12]
 800a7c2:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	695b      	ldr	r3, [r3, #20]
 800a7cc:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	699b      	ldr	r3, [r3, #24]
 800a7d2:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681d      	ldr	r5, [r3, #0]
 800a7d8:	466c      	mov	r4, sp
 800a7da:	f107 0314 	add.w	r3, r7, #20
 800a7de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a7e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a7e6:	f107 0308 	add.w	r3, r7, #8
 800a7ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a7ec:	4628      	mov	r0, r5
 800a7ee:	f002 fb4b 	bl	800ce88 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f002 fc10 	bl	800d020 <SDMMC_CmdBlockLength>
 800a800:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a802:	6a3b      	ldr	r3, [r7, #32]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d00c      	beq.n	800a822 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	4a0a      	ldr	r2, [pc, #40]	@ (800a838 <HAL_SD_ConfigWideBusOperation+0x130>)
 800a80e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a814:	6a3b      	ldr	r3, [r7, #32]
 800a816:	431a      	orrs	r2, r3
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800a81c:	2301      	movs	r3, #1
 800a81e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2201      	movs	r2, #1
 800a826:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800a82a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3728      	adds	r7, #40	@ 0x28
 800a832:	46bd      	mov	sp, r7
 800a834:	bdb0      	pop	{r4, r5, r7, pc}
 800a836:	bf00      	nop
 800a838:	004005ff 	.word	0x004005ff

0800a83c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b086      	sub	sp, #24
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800a844:	2300      	movs	r3, #0
 800a846:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800a848:	f107 030c 	add.w	r3, r7, #12
 800a84c:	4619      	mov	r1, r3
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 fa10 	bl	800ac74 <SD_SendStatus>
 800a854:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d005      	beq.n	800a868 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a860:	697b      	ldr	r3, [r7, #20]
 800a862:	431a      	orrs	r2, r3
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	0a5b      	lsrs	r3, r3, #9
 800a86c:	f003 030f 	and.w	r3, r3, #15
 800a870:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800a872:	693b      	ldr	r3, [r7, #16]
}
 800a874:	4618      	mov	r0, r3
 800a876:	3718      	adds	r7, #24
 800a878:	46bd      	mov	sp, r7
 800a87a:	bd80      	pop	{r7, pc}

0800a87c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b085      	sub	sp, #20
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a888:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a898:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800a89a:	bf00      	nop
 800a89c:	3714      	adds	r7, #20
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr

0800a8a6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a8a6:	b580      	push	{r7, lr}
 800a8a8:	b084      	sub	sp, #16
 800a8aa:	af00      	add	r7, sp, #0
 800a8ac:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8b2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8b8:	2b82      	cmp	r3, #130	@ 0x82
 800a8ba:	d111      	bne.n	800a8e0 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f002 fc57 	bl	800d174 <SDMMC_CmdStopTransfer>
 800a8c6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d008      	beq.n	800a8e0 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	431a      	orrs	r2, r3
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800a8da:	68f8      	ldr	r0, [r7, #12]
 800a8dc:	f7ff fd3a 	bl	800a354 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f022 0208 	bic.w	r2, r2, #8
 800a8ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a8f8:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	2200      	movs	r2, #0
 800a906:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800a908:	68f8      	ldr	r0, [r7, #12]
 800a90a:	f004 fa0b 	bl	800ed24 <HAL_SD_RxCpltCallback>
#endif
}
 800a90e:	bf00      	nop
 800a910:	3710      	adds	r7, #16
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}
	...

0800a918 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b086      	sub	sp, #24
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a924:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f7f9 fb4a 	bl	8003fc0 <HAL_DMA_GetError>
 800a92c:	4603      	mov	r3, r0
 800a92e:	2b02      	cmp	r3, #2
 800a930:	d03e      	beq.n	800a9b0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800a932:	697b      	ldr	r3, [r7, #20]
 800a934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a938:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a93e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a940:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	2b01      	cmp	r3, #1
 800a946:	d002      	beq.n	800a94e <SD_DMAError+0x36>
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d12d      	bne.n	800a9aa <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	4a19      	ldr	r2, [pc, #100]	@ (800a9b8 <SD_DMAError+0xa0>)
 800a954:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800a964:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a96a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800a972:	6978      	ldr	r0, [r7, #20]
 800a974:	f7ff ff62 	bl	800a83c <HAL_SD_GetCardState>
 800a978:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	2b06      	cmp	r3, #6
 800a97e:	d002      	beq.n	800a986 <SD_DMAError+0x6e>
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	2b05      	cmp	r3, #5
 800a984:	d10a      	bne.n	800a99c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	4618      	mov	r0, r3
 800a98c:	f002 fbf2 	bl	800d174 <SDMMC_CmdStopTransfer>
 800a990:	4602      	mov	r2, r0
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a996:	431a      	orrs	r2, r3
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	2201      	movs	r2, #1
 800a9a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800a9aa:	6978      	ldr	r0, [r7, #20]
 800a9ac:	f7ff fcd2 	bl	800a354 <HAL_SD_ErrorCallback>
#endif
  }
}
 800a9b0:	bf00      	nop
 800a9b2:	3718      	adds	r7, #24
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}
 800a9b8:	004005ff 	.word	0x004005ff

0800a9bc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a9bc:	b5b0      	push	{r4, r5, r7, lr}
 800a9be:	b094      	sub	sp, #80	@ 0x50
 800a9c0:	af04      	add	r7, sp, #16
 800a9c2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f002 faa2 	bl	800cf16 <SDMMC_GetPowerState>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d102      	bne.n	800a9de <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a9d8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800a9dc:	e0b8      	b.n	800ab50 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9e2:	2b03      	cmp	r3, #3
 800a9e4:	d02f      	beq.n	800aa46 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f002 fccd 	bl	800d38a <SDMMC_CmdSendCID>
 800a9f0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a9f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d001      	beq.n	800a9fc <SD_InitCard+0x40>
    {
      return errorstate;
 800a9f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9fa:	e0a9      	b.n	800ab50 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	2100      	movs	r1, #0
 800aa02:	4618      	mov	r0, r3
 800aa04:	f002 facd 	bl	800cfa2 <SDMMC_GetResponse>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	2104      	movs	r1, #4
 800aa14:	4618      	mov	r0, r3
 800aa16:	f002 fac4 	bl	800cfa2 <SDMMC_GetResponse>
 800aa1a:	4602      	mov	r2, r0
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	2108      	movs	r1, #8
 800aa26:	4618      	mov	r0, r3
 800aa28:	f002 fabb 	bl	800cfa2 <SDMMC_GetResponse>
 800aa2c:	4602      	mov	r2, r0
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	210c      	movs	r1, #12
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f002 fab2 	bl	800cfa2 <SDMMC_GetResponse>
 800aa3e:	4602      	mov	r2, r0
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa4a:	2b03      	cmp	r3, #3
 800aa4c:	d00d      	beq.n	800aa6a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f107 020e 	add.w	r2, r7, #14
 800aa56:	4611      	mov	r1, r2
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f002 fcd3 	bl	800d404 <SDMMC_CmdSetRelAdd>
 800aa5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800aa60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d001      	beq.n	800aa6a <SD_InitCard+0xae>
    {
      return errorstate;
 800aa66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa68:	e072      	b.n	800ab50 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa6e:	2b03      	cmp	r3, #3
 800aa70:	d036      	beq.n	800aae0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800aa72:	89fb      	ldrh	r3, [r7, #14]
 800aa74:	461a      	mov	r2, r3
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681a      	ldr	r2, [r3, #0]
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa82:	041b      	lsls	r3, r3, #16
 800aa84:	4619      	mov	r1, r3
 800aa86:	4610      	mov	r0, r2
 800aa88:	f002 fc9d 	bl	800d3c6 <SDMMC_CmdSendCSD>
 800aa8c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800aa8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d001      	beq.n	800aa98 <SD_InitCard+0xdc>
    {
      return errorstate;
 800aa94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa96:	e05b      	b.n	800ab50 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	2100      	movs	r1, #0
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	f002 fa7f 	bl	800cfa2 <SDMMC_GetResponse>
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	2104      	movs	r1, #4
 800aab0:	4618      	mov	r0, r3
 800aab2:	f002 fa76 	bl	800cfa2 <SDMMC_GetResponse>
 800aab6:	4602      	mov	r2, r0
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	2108      	movs	r1, #8
 800aac2:	4618      	mov	r0, r3
 800aac4:	f002 fa6d 	bl	800cfa2 <SDMMC_GetResponse>
 800aac8:	4602      	mov	r2, r0
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	210c      	movs	r1, #12
 800aad4:	4618      	mov	r0, r3
 800aad6:	f002 fa64 	bl	800cfa2 <SDMMC_GetResponse>
 800aada:	4602      	mov	r2, r0
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	2104      	movs	r1, #4
 800aae6:	4618      	mov	r0, r3
 800aae8:	f002 fa5b 	bl	800cfa2 <SDMMC_GetResponse>
 800aaec:	4603      	mov	r3, r0
 800aaee:	0d1a      	lsrs	r2, r3, #20
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800aaf4:	f107 0310 	add.w	r3, r7, #16
 800aaf8:	4619      	mov	r1, r3
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f7ff fc34 	bl	800a368 <HAL_SD_GetCardCSD>
 800ab00:	4603      	mov	r3, r0
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d002      	beq.n	800ab0c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ab06:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ab0a:	e021      	b.n	800ab50 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6819      	ldr	r1, [r3, #0]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab14:	041b      	lsls	r3, r3, #16
 800ab16:	2200      	movs	r2, #0
 800ab18:	461c      	mov	r4, r3
 800ab1a:	4615      	mov	r5, r2
 800ab1c:	4622      	mov	r2, r4
 800ab1e:	462b      	mov	r3, r5
 800ab20:	4608      	mov	r0, r1
 800ab22:	f002 fb49 	bl	800d1b8 <SDMMC_CmdSelDesel>
 800ab26:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d001      	beq.n	800ab32 <SD_InitCard+0x176>
  {
    return errorstate;
 800ab2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab30:	e00e      	b.n	800ab50 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681d      	ldr	r5, [r3, #0]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	466c      	mov	r4, sp
 800ab3a:	f103 0210 	add.w	r2, r3, #16
 800ab3e:	ca07      	ldmia	r2, {r0, r1, r2}
 800ab40:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ab44:	3304      	adds	r3, #4
 800ab46:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ab48:	4628      	mov	r0, r5
 800ab4a:	f002 f99d 	bl	800ce88 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800ab4e:	2300      	movs	r3, #0
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3740      	adds	r7, #64	@ 0x40
 800ab54:	46bd      	mov	sp, r7
 800ab56:	bdb0      	pop	{r4, r5, r7, pc}

0800ab58 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b086      	sub	sp, #24
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ab60:	2300      	movs	r3, #0
 800ab62:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800ab64:	2300      	movs	r3, #0
 800ab66:	617b      	str	r3, [r7, #20]
 800ab68:	2300      	movs	r3, #0
 800ab6a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4618      	mov	r0, r3
 800ab72:	f002 fb44 	bl	800d1fe <SDMMC_CmdGoIdleState>
 800ab76:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d001      	beq.n	800ab82 <SD_PowerON+0x2a>
  {
    return errorstate;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	e072      	b.n	800ac68 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4618      	mov	r0, r3
 800ab88:	f002 fb57 	bl	800d23a <SDMMC_CmdOperCond>
 800ab8c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d00d      	beq.n	800abb0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2200      	movs	r2, #0
 800ab98:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	4618      	mov	r0, r3
 800aba0:	f002 fb2d 	bl	800d1fe <SDMMC_CmdGoIdleState>
 800aba4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d004      	beq.n	800abb6 <SD_PowerON+0x5e>
    {
      return errorstate;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	e05b      	b.n	800ac68 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2201      	movs	r2, #1
 800abb4:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d137      	bne.n	800ac2e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	2100      	movs	r1, #0
 800abc4:	4618      	mov	r0, r3
 800abc6:	f002 fb57 	bl	800d278 <SDMMC_CmdAppCommand>
 800abca:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d02d      	beq.n	800ac2e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800abd2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800abd6:	e047      	b.n	800ac68 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	2100      	movs	r1, #0
 800abde:	4618      	mov	r0, r3
 800abe0:	f002 fb4a 	bl	800d278 <SDMMC_CmdAppCommand>
 800abe4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d001      	beq.n	800abf0 <SD_PowerON+0x98>
    {
      return errorstate;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	e03b      	b.n	800ac68 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	491e      	ldr	r1, [pc, #120]	@ (800ac70 <SD_PowerON+0x118>)
 800abf6:	4618      	mov	r0, r3
 800abf8:	f002 fb60 	bl	800d2bc <SDMMC_CmdAppOperCommand>
 800abfc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d002      	beq.n	800ac0a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ac04:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ac08:	e02e      	b.n	800ac68 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	2100      	movs	r1, #0
 800ac10:	4618      	mov	r0, r3
 800ac12:	f002 f9c6 	bl	800cfa2 <SDMMC_GetResponse>
 800ac16:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	0fdb      	lsrs	r3, r3, #31
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d101      	bne.n	800ac24 <SD_PowerON+0xcc>
 800ac20:	2301      	movs	r3, #1
 800ac22:	e000      	b.n	800ac26 <SD_PowerON+0xce>
 800ac24:	2300      	movs	r3, #0
 800ac26:	613b      	str	r3, [r7, #16]

    count++;
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	3301      	adds	r3, #1
 800ac2c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ac2e:	68bb      	ldr	r3, [r7, #8]
 800ac30:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d802      	bhi.n	800ac3e <SD_PowerON+0xe6>
 800ac38:	693b      	ldr	r3, [r7, #16]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d0cc      	beq.n	800abd8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d902      	bls.n	800ac4e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800ac48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ac4c:	e00c      	b.n	800ac68 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800ac4e:	697b      	ldr	r3, [r7, #20]
 800ac50:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d003      	beq.n	800ac60 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2201      	movs	r2, #1
 800ac5c:	645a      	str	r2, [r3, #68]	@ 0x44
 800ac5e:	e002      	b.n	800ac66 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2200      	movs	r2, #0
 800ac64:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800ac66:	2300      	movs	r3, #0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3718      	adds	r7, #24
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}
 800ac70:	c1100000 	.word	0xc1100000

0800ac74 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b084      	sub	sp, #16
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
 800ac7c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d102      	bne.n	800ac8a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800ac84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ac88:	e018      	b.n	800acbc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681a      	ldr	r2, [r3, #0]
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac92:	041b      	lsls	r3, r3, #16
 800ac94:	4619      	mov	r1, r3
 800ac96:	4610      	mov	r0, r2
 800ac98:	f002 fbd5 	bl	800d446 <SDMMC_CmdSendStatus>
 800ac9c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d001      	beq.n	800aca8 <SD_SendStatus+0x34>
  {
    return errorstate;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	e009      	b.n	800acbc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	2100      	movs	r1, #0
 800acae:	4618      	mov	r0, r3
 800acb0:	f002 f977 	bl	800cfa2 <SDMMC_GetResponse>
 800acb4:	4602      	mov	r2, r0
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800acba:	2300      	movs	r3, #0
}
 800acbc:	4618      	mov	r0, r3
 800acbe:	3710      	adds	r7, #16
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}

0800acc4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b086      	sub	sp, #24
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800accc:	2300      	movs	r3, #0
 800acce:	60fb      	str	r3, [r7, #12]
 800acd0:	2300      	movs	r3, #0
 800acd2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	2100      	movs	r1, #0
 800acda:	4618      	mov	r0, r3
 800acdc:	f002 f961 	bl	800cfa2 <SDMMC_GetResponse>
 800ace0:	4603      	mov	r3, r0
 800ace2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ace6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acea:	d102      	bne.n	800acf2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800acec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800acf0:	e02f      	b.n	800ad52 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800acf2:	f107 030c 	add.w	r3, r7, #12
 800acf6:	4619      	mov	r1, r3
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f000 f879 	bl	800adf0 <SD_FindSCR>
 800acfe:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ad00:	697b      	ldr	r3, [r7, #20]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d001      	beq.n	800ad0a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800ad06:	697b      	ldr	r3, [r7, #20]
 800ad08:	e023      	b.n	800ad52 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d01c      	beq.n	800ad4e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681a      	ldr	r2, [r3, #0]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad1c:	041b      	lsls	r3, r3, #16
 800ad1e:	4619      	mov	r1, r3
 800ad20:	4610      	mov	r0, r2
 800ad22:	f002 faa9 	bl	800d278 <SDMMC_CmdAppCommand>
 800ad26:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d001      	beq.n	800ad32 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	e00f      	b.n	800ad52 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	2102      	movs	r1, #2
 800ad38:	4618      	mov	r0, r3
 800ad3a:	f002 fae3 	bl	800d304 <SDMMC_CmdBusWidth>
 800ad3e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d001      	beq.n	800ad4a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	e003      	b.n	800ad52 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	e001      	b.n	800ad52 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ad4e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3718      	adds	r7, #24
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}

0800ad5a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800ad5a:	b580      	push	{r7, lr}
 800ad5c:	b086      	sub	sp, #24
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ad62:	2300      	movs	r3, #0
 800ad64:	60fb      	str	r3, [r7, #12]
 800ad66:	2300      	movs	r3, #0
 800ad68:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	2100      	movs	r1, #0
 800ad70:	4618      	mov	r0, r3
 800ad72:	f002 f916 	bl	800cfa2 <SDMMC_GetResponse>
 800ad76:	4603      	mov	r3, r0
 800ad78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad80:	d102      	bne.n	800ad88 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ad82:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ad86:	e02f      	b.n	800ade8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ad88:	f107 030c 	add.w	r3, r7, #12
 800ad8c:	4619      	mov	r1, r3
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 f82e 	bl	800adf0 <SD_FindSCR>
 800ad94:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d001      	beq.n	800ada0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	e023      	b.n	800ade8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ada0:	693b      	ldr	r3, [r7, #16]
 800ada2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d01c      	beq.n	800ade4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681a      	ldr	r2, [r3, #0]
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adb2:	041b      	lsls	r3, r3, #16
 800adb4:	4619      	mov	r1, r3
 800adb6:	4610      	mov	r0, r2
 800adb8:	f002 fa5e 	bl	800d278 <SDMMC_CmdAppCommand>
 800adbc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d001      	beq.n	800adc8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	e00f      	b.n	800ade8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	2100      	movs	r1, #0
 800adce:	4618      	mov	r0, r3
 800add0:	f002 fa98 	bl	800d304 <SDMMC_CmdBusWidth>
 800add4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800add6:	697b      	ldr	r3, [r7, #20]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d001      	beq.n	800ade0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	e003      	b.n	800ade8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ade0:	2300      	movs	r3, #0
 800ade2:	e001      	b.n	800ade8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ade4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800ade8:	4618      	mov	r0, r3
 800adea:	3718      	adds	r7, #24
 800adec:	46bd      	mov	sp, r7
 800adee:	bd80      	pop	{r7, pc}

0800adf0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800adf0:	b590      	push	{r4, r7, lr}
 800adf2:	b08f      	sub	sp, #60	@ 0x3c
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
 800adf8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800adfa:	f7f8 f8bb 	bl	8002f74 <HAL_GetTick>
 800adfe:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800ae00:	2300      	movs	r3, #0
 800ae02:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800ae04:	2300      	movs	r3, #0
 800ae06:	60bb      	str	r3, [r7, #8]
 800ae08:	2300      	movs	r3, #0
 800ae0a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	2108      	movs	r1, #8
 800ae16:	4618      	mov	r0, r3
 800ae18:	f002 f902 	bl	800d020 <SDMMC_CmdBlockLength>
 800ae1c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ae1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d001      	beq.n	800ae28 <SD_FindSCR+0x38>
  {
    return errorstate;
 800ae24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae26:	e0b2      	b.n	800af8e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681a      	ldr	r2, [r3, #0]
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae30:	041b      	lsls	r3, r3, #16
 800ae32:	4619      	mov	r1, r3
 800ae34:	4610      	mov	r0, r2
 800ae36:	f002 fa1f 	bl	800d278 <SDMMC_CmdAppCommand>
 800ae3a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ae3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d001      	beq.n	800ae46 <SD_FindSCR+0x56>
  {
    return errorstate;
 800ae42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae44:	e0a3      	b.n	800af8e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ae46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ae4a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800ae4c:	2308      	movs	r3, #8
 800ae4e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800ae50:	2330      	movs	r3, #48	@ 0x30
 800ae52:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800ae54:	2302      	movs	r3, #2
 800ae56:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800ae58:	2300      	movs	r3, #0
 800ae5a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f107 0210 	add.w	r2, r7, #16
 800ae68:	4611      	mov	r1, r2
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f002 f8ac 	bl	800cfc8 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4618      	mov	r0, r3
 800ae76:	f002 fa67 	bl	800d348 <SDMMC_CmdSendSCR>
 800ae7a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ae7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d02a      	beq.n	800aed8 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800ae82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae84:	e083      	b.n	800af8e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d00f      	beq.n	800aeb4 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6819      	ldr	r1, [r3, #0]
 800ae98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae9a:	009b      	lsls	r3, r3, #2
 800ae9c:	f107 0208 	add.w	r2, r7, #8
 800aea0:	18d4      	adds	r4, r2, r3
 800aea2:	4608      	mov	r0, r1
 800aea4:	f002 f81c 	bl	800cee0 <SDMMC_ReadFIFO>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	6023      	str	r3, [r4, #0]
      index++;
 800aeac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeae:	3301      	adds	r3, #1
 800aeb0:	637b      	str	r3, [r7, #52]	@ 0x34
 800aeb2:	e006      	b.n	800aec2 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aeba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d012      	beq.n	800aee8 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800aec2:	f7f8 f857 	bl	8002f74 <HAL_GetTick>
 800aec6:	4602      	mov	r2, r0
 800aec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeca:	1ad3      	subs	r3, r2, r3
 800aecc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aed0:	d102      	bne.n	800aed8 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800aed2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aed6:	e05a      	b.n	800af8e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aede:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d0cf      	beq.n	800ae86 <SD_FindSCR+0x96>
 800aee6:	e000      	b.n	800aeea <SD_FindSCR+0xfa>
      break;
 800aee8:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aef0:	f003 0308 	and.w	r3, r3, #8
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d005      	beq.n	800af04 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	2208      	movs	r2, #8
 800aefe:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800af00:	2308      	movs	r3, #8
 800af02:	e044      	b.n	800af8e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af0a:	f003 0302 	and.w	r3, r3, #2
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d005      	beq.n	800af1e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	2202      	movs	r2, #2
 800af18:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800af1a:	2302      	movs	r3, #2
 800af1c:	e037      	b.n	800af8e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af24:	f003 0320 	and.w	r3, r3, #32
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d005      	beq.n	800af38 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	2220      	movs	r2, #32
 800af32:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800af34:	2320      	movs	r3, #32
 800af36:	e02a      	b.n	800af8e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	f240 523a 	movw	r2, #1338	@ 0x53a
 800af40:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	061a      	lsls	r2, r3, #24
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	021b      	lsls	r3, r3, #8
 800af4a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800af4e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	0a1b      	lsrs	r3, r3, #8
 800af54:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800af58:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	0e1b      	lsrs	r3, r3, #24
 800af5e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800af60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af62:	601a      	str	r2, [r3, #0]
    scr++;
 800af64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af66:	3304      	adds	r3, #4
 800af68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	061a      	lsls	r2, r3, #24
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	021b      	lsls	r3, r3, #8
 800af72:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800af76:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	0a1b      	lsrs	r3, r3, #8
 800af7c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800af80:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	0e1b      	lsrs	r3, r3, #24
 800af86:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800af88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af8a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800af8c:	2300      	movs	r3, #0
}
 800af8e:	4618      	mov	r0, r3
 800af90:	373c      	adds	r7, #60	@ 0x3c
 800af92:	46bd      	mov	sp, r7
 800af94:	bd90      	pop	{r4, r7, pc}

0800af96 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b082      	sub	sp, #8
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
 800af9e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d101      	bne.n	800afaa <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800afa6:	2301      	movs	r3, #1
 800afa8:	e025      	b.n	800aff6 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800afb0:	b2db      	uxtb	r3, r3
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d106      	bne.n	800afc4 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2200      	movs	r2, #0
 800afba:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f7f7 fd8a 	bl	8002ad8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2202      	movs	r2, #2
 800afc8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681a      	ldr	r2, [r3, #0]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	3304      	adds	r3, #4
 800afd4:	4619      	mov	r1, r3
 800afd6:	4610      	mov	r0, r2
 800afd8:	f001 fe90 	bl	800ccfc <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6818      	ldr	r0, [r3, #0]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	461a      	mov	r2, r3
 800afe6:	6839      	ldr	r1, [r7, #0]
 800afe8:	f001 fee4 	bl	800cdb4 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2201      	movs	r2, #1
 800aff0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800aff4:	2300      	movs	r3, #0
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3708      	adds	r7, #8
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}
	...

0800b000 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b084      	sub	sp, #16
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d101      	bne.n	800b012 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	e04c      	b.n	800b0ac <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b018:	b2db      	uxtb	r3, r3
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d106      	bne.n	800b02c <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2200      	movs	r2, #0
 800b022:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f7f7 f9dc 	bl	80023e4 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2202      	movs	r2, #2
 800b030:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	681a      	ldr	r2, [r3, #0]
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	f022 0203 	bic.w	r2, r2, #3
 800b042:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800b04c:	68fa      	ldr	r2, [r7, #12]
 800b04e:	4b19      	ldr	r3, [pc, #100]	@ (800b0b4 <HAL_SPDIFRX_Init+0xb4>)
 800b050:	4013      	ands	r3, r2
 800b052:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800b05c:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800b062:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800b068:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800b06e:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800b074:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800b07a:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800b080:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800b086:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800b08c:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800b08e:	68fa      	ldr	r2, [r7, #12]
 800b090:	4313      	orrs	r3, r2
 800b092:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	68fa      	ldr	r2, [r7, #12]
 800b09a:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2200      	movs	r2, #0
 800b0a0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800b0aa:	2300      	movs	r3, #0
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3710      	adds	r7, #16
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}
 800b0b4:	fff88407 	.word	0xfff88407

0800b0b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d101      	bne.n	800b0ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	e09d      	b.n	800b206 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d108      	bne.n	800b0e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	685b      	ldr	r3, [r3, #4]
 800b0d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b0da:	d009      	beq.n	800b0f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	61da      	str	r2, [r3, #28]
 800b0e2:	e005      	b.n	800b0f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d106      	bne.n	800b110 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2200      	movs	r2, #0
 800b106:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f7f7 f9ce 	bl	80024ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	2202      	movs	r2, #2
 800b114:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	681a      	ldr	r2, [r3, #0]
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b126:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	68db      	ldr	r3, [r3, #12]
 800b12c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b130:	d902      	bls.n	800b138 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b132:	2300      	movs	r3, #0
 800b134:	60fb      	str	r3, [r7, #12]
 800b136:	e002      	b.n	800b13e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b138:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b13c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	68db      	ldr	r3, [r3, #12]
 800b142:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b146:	d007      	beq.n	800b158 <HAL_SPI_Init+0xa0>
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	68db      	ldr	r3, [r3, #12]
 800b14c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b150:	d002      	beq.n	800b158 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2200      	movs	r2, #0
 800b156:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	685b      	ldr	r3, [r3, #4]
 800b15c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	689b      	ldr	r3, [r3, #8]
 800b164:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b168:	431a      	orrs	r2, r3
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	691b      	ldr	r3, [r3, #16]
 800b16e:	f003 0302 	and.w	r3, r3, #2
 800b172:	431a      	orrs	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	695b      	ldr	r3, [r3, #20]
 800b178:	f003 0301 	and.w	r3, r3, #1
 800b17c:	431a      	orrs	r2, r3
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	699b      	ldr	r3, [r3, #24]
 800b182:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b186:	431a      	orrs	r2, r3
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	69db      	ldr	r3, [r3, #28]
 800b18c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b190:	431a      	orrs	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6a1b      	ldr	r3, [r3, #32]
 800b196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b19a:	ea42 0103 	orr.w	r1, r2, r3
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1a2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	430a      	orrs	r2, r1
 800b1ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	699b      	ldr	r3, [r3, #24]
 800b1b2:	0c1b      	lsrs	r3, r3, #16
 800b1b4:	f003 0204 	and.w	r2, r3, #4
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1bc:	f003 0310 	and.w	r3, r3, #16
 800b1c0:	431a      	orrs	r2, r3
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1c6:	f003 0308 	and.w	r3, r3, #8
 800b1ca:	431a      	orrs	r2, r3
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	68db      	ldr	r3, [r3, #12]
 800b1d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b1d4:	ea42 0103 	orr.w	r1, r2, r3
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	430a      	orrs	r2, r1
 800b1e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	69da      	ldr	r2, [r3, #28]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b1f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2201      	movs	r2, #1
 800b200:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b204:	2300      	movs	r3, #0
}
 800b206:	4618      	mov	r0, r3
 800b208:	3710      	adds	r7, #16
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}

0800b20e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b20e:	b580      	push	{r7, lr}
 800b210:	b082      	sub	sp, #8
 800b212:	af00      	add	r7, sp, #0
 800b214:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d101      	bne.n	800b220 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b21c:	2301      	movs	r3, #1
 800b21e:	e049      	b.n	800b2b4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b226:	b2db      	uxtb	r3, r3
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d106      	bne.n	800b23a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2200      	movs	r2, #0
 800b230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f7f7 f99b 	bl	8002570 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2202      	movs	r2, #2
 800b23e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681a      	ldr	r2, [r3, #0]
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	3304      	adds	r3, #4
 800b24a:	4619      	mov	r1, r3
 800b24c:	4610      	mov	r0, r2
 800b24e:	f000 fc11 	bl	800ba74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2201      	movs	r2, #1
 800b256:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2201      	movs	r2, #1
 800b25e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2201      	movs	r2, #1
 800b266:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2201      	movs	r2, #1
 800b26e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2201      	movs	r2, #1
 800b276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2201      	movs	r2, #1
 800b27e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2201      	movs	r2, #1
 800b286:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2201      	movs	r2, #1
 800b28e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2201      	movs	r2, #1
 800b296:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2201      	movs	r2, #1
 800b29e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2201      	movs	r2, #1
 800b2a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	2201      	movs	r2, #1
 800b2ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b2b2:	2300      	movs	r3, #0
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3708      	adds	r7, #8
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b085      	sub	sp, #20
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b2ca:	b2db      	uxtb	r3, r3
 800b2cc:	2b01      	cmp	r3, #1
 800b2ce:	d001      	beq.n	800b2d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	e054      	b.n	800b37e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2202      	movs	r2, #2
 800b2d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	68da      	ldr	r2, [r3, #12]
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	f042 0201 	orr.w	r2, r2, #1
 800b2ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4a26      	ldr	r2, [pc, #152]	@ (800b38c <HAL_TIM_Base_Start_IT+0xd0>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d022      	beq.n	800b33c <HAL_TIM_Base_Start_IT+0x80>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2fe:	d01d      	beq.n	800b33c <HAL_TIM_Base_Start_IT+0x80>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a22      	ldr	r2, [pc, #136]	@ (800b390 <HAL_TIM_Base_Start_IT+0xd4>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d018      	beq.n	800b33c <HAL_TIM_Base_Start_IT+0x80>
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	4a21      	ldr	r2, [pc, #132]	@ (800b394 <HAL_TIM_Base_Start_IT+0xd8>)
 800b310:	4293      	cmp	r3, r2
 800b312:	d013      	beq.n	800b33c <HAL_TIM_Base_Start_IT+0x80>
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	4a1f      	ldr	r2, [pc, #124]	@ (800b398 <HAL_TIM_Base_Start_IT+0xdc>)
 800b31a:	4293      	cmp	r3, r2
 800b31c:	d00e      	beq.n	800b33c <HAL_TIM_Base_Start_IT+0x80>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	4a1e      	ldr	r2, [pc, #120]	@ (800b39c <HAL_TIM_Base_Start_IT+0xe0>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d009      	beq.n	800b33c <HAL_TIM_Base_Start_IT+0x80>
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	4a1c      	ldr	r2, [pc, #112]	@ (800b3a0 <HAL_TIM_Base_Start_IT+0xe4>)
 800b32e:	4293      	cmp	r3, r2
 800b330:	d004      	beq.n	800b33c <HAL_TIM_Base_Start_IT+0x80>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	4a1b      	ldr	r2, [pc, #108]	@ (800b3a4 <HAL_TIM_Base_Start_IT+0xe8>)
 800b338:	4293      	cmp	r3, r2
 800b33a:	d115      	bne.n	800b368 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	689a      	ldr	r2, [r3, #8]
 800b342:	4b19      	ldr	r3, [pc, #100]	@ (800b3a8 <HAL_TIM_Base_Start_IT+0xec>)
 800b344:	4013      	ands	r3, r2
 800b346:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	2b06      	cmp	r3, #6
 800b34c:	d015      	beq.n	800b37a <HAL_TIM_Base_Start_IT+0xbe>
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b354:	d011      	beq.n	800b37a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	681a      	ldr	r2, [r3, #0]
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f042 0201 	orr.w	r2, r2, #1
 800b364:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b366:	e008      	b.n	800b37a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	681a      	ldr	r2, [r3, #0]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f042 0201 	orr.w	r2, r2, #1
 800b376:	601a      	str	r2, [r3, #0]
 800b378:	e000      	b.n	800b37c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b37a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b37c:	2300      	movs	r3, #0
}
 800b37e:	4618      	mov	r0, r3
 800b380:	3714      	adds	r7, #20
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr
 800b38a:	bf00      	nop
 800b38c:	40010000 	.word	0x40010000
 800b390:	40000400 	.word	0x40000400
 800b394:	40000800 	.word	0x40000800
 800b398:	40000c00 	.word	0x40000c00
 800b39c:	40010400 	.word	0x40010400
 800b3a0:	40014000 	.word	0x40014000
 800b3a4:	40001800 	.word	0x40001800
 800b3a8:	00010007 	.word	0x00010007

0800b3ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b082      	sub	sp, #8
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d101      	bne.n	800b3be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	e049      	b.n	800b452 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3c4:	b2db      	uxtb	r3, r3
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d106      	bne.n	800b3d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f7f7 f93a 	bl	800264c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2202      	movs	r2, #2
 800b3dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681a      	ldr	r2, [r3, #0]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	3304      	adds	r3, #4
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	4610      	mov	r0, r2
 800b3ec:	f000 fb42 	bl	800ba74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2201      	movs	r2, #1
 800b404:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2201      	movs	r2, #1
 800b40c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2201      	movs	r2, #1
 800b414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2201      	movs	r2, #1
 800b41c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2201      	movs	r2, #1
 800b424:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2201      	movs	r2, #1
 800b42c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2201      	movs	r2, #1
 800b434:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2201      	movs	r2, #1
 800b43c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2201      	movs	r2, #1
 800b444:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2201      	movs	r2, #1
 800b44c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b450:	2300      	movs	r3, #0
}
 800b452:	4618      	mov	r0, r3
 800b454:	3708      	adds	r7, #8
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}

0800b45a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b45a:	b580      	push	{r7, lr}
 800b45c:	b084      	sub	sp, #16
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	68db      	ldr	r3, [r3, #12]
 800b468:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	691b      	ldr	r3, [r3, #16]
 800b470:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	f003 0302 	and.w	r3, r3, #2
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d020      	beq.n	800b4be <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f003 0302 	and.w	r3, r3, #2
 800b482:	2b00      	cmp	r3, #0
 800b484:	d01b      	beq.n	800b4be <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f06f 0202 	mvn.w	r2, #2
 800b48e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2201      	movs	r2, #1
 800b494:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	699b      	ldr	r3, [r3, #24]
 800b49c:	f003 0303 	and.w	r3, r3, #3
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d003      	beq.n	800b4ac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f000 fac7 	bl	800ba38 <HAL_TIM_IC_CaptureCallback>
 800b4aa:	e005      	b.n	800b4b8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f000 fab9 	bl	800ba24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 faca 	bl	800ba4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	f003 0304 	and.w	r3, r3, #4
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d020      	beq.n	800b50a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	f003 0304 	and.w	r3, r3, #4
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d01b      	beq.n	800b50a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f06f 0204 	mvn.w	r2, #4
 800b4da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2202      	movs	r2, #2
 800b4e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	699b      	ldr	r3, [r3, #24]
 800b4e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d003      	beq.n	800b4f8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f000 faa1 	bl	800ba38 <HAL_TIM_IC_CaptureCallback>
 800b4f6:	e005      	b.n	800b504 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b4f8:	6878      	ldr	r0, [r7, #4]
 800b4fa:	f000 fa93 	bl	800ba24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b4fe:	6878      	ldr	r0, [r7, #4]
 800b500:	f000 faa4 	bl	800ba4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2200      	movs	r2, #0
 800b508:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	f003 0308 	and.w	r3, r3, #8
 800b510:	2b00      	cmp	r3, #0
 800b512:	d020      	beq.n	800b556 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	f003 0308 	and.w	r3, r3, #8
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d01b      	beq.n	800b556 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	f06f 0208 	mvn.w	r2, #8
 800b526:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2204      	movs	r2, #4
 800b52c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	69db      	ldr	r3, [r3, #28]
 800b534:	f003 0303 	and.w	r3, r3, #3
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d003      	beq.n	800b544 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f000 fa7b 	bl	800ba38 <HAL_TIM_IC_CaptureCallback>
 800b542:	e005      	b.n	800b550 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f000 fa6d 	bl	800ba24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b54a:	6878      	ldr	r0, [r7, #4]
 800b54c:	f000 fa7e 	bl	800ba4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2200      	movs	r2, #0
 800b554:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	f003 0310 	and.w	r3, r3, #16
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d020      	beq.n	800b5a2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	f003 0310 	and.w	r3, r3, #16
 800b566:	2b00      	cmp	r3, #0
 800b568:	d01b      	beq.n	800b5a2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f06f 0210 	mvn.w	r2, #16
 800b572:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2208      	movs	r2, #8
 800b578:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	69db      	ldr	r3, [r3, #28]
 800b580:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b584:	2b00      	cmp	r3, #0
 800b586:	d003      	beq.n	800b590 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	f000 fa55 	bl	800ba38 <HAL_TIM_IC_CaptureCallback>
 800b58e:	e005      	b.n	800b59c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f000 fa47 	bl	800ba24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 fa58 	bl	800ba4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	f003 0301 	and.w	r3, r3, #1
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d00c      	beq.n	800b5c6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	f003 0301 	and.w	r3, r3, #1
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d007      	beq.n	800b5c6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	f06f 0201 	mvn.w	r2, #1
 800b5be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f7f6 fa49 	bl	8001a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d104      	bne.n	800b5da <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d00c      	beq.n	800b5f4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d007      	beq.n	800b5f4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b5ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f000 fef4 	bl	800c3dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d00c      	beq.n	800b618 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b604:	2b00      	cmp	r3, #0
 800b606:	d007      	beq.n	800b618 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b612:	6878      	ldr	r0, [r7, #4]
 800b614:	f000 feec 	bl	800c3f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d00c      	beq.n	800b63c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d007      	beq.n	800b63c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f000 fa12 	bl	800ba60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	f003 0320 	and.w	r3, r3, #32
 800b642:	2b00      	cmp	r3, #0
 800b644:	d00c      	beq.n	800b660 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	f003 0320 	and.w	r3, r3, #32
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d007      	beq.n	800b660 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f06f 0220 	mvn.w	r2, #32
 800b658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	f000 feb4 	bl	800c3c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b660:	bf00      	nop
 800b662:	3710      	adds	r7, #16
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}

0800b668 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b086      	sub	sp, #24
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b674:	2300      	movs	r3, #0
 800b676:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b67e:	2b01      	cmp	r3, #1
 800b680:	d101      	bne.n	800b686 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b682:	2302      	movs	r3, #2
 800b684:	e0ff      	b.n	800b886 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	2201      	movs	r2, #1
 800b68a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2b14      	cmp	r3, #20
 800b692:	f200 80f0 	bhi.w	800b876 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b696:	a201      	add	r2, pc, #4	@ (adr r2, 800b69c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b69c:	0800b6f1 	.word	0x0800b6f1
 800b6a0:	0800b877 	.word	0x0800b877
 800b6a4:	0800b877 	.word	0x0800b877
 800b6a8:	0800b877 	.word	0x0800b877
 800b6ac:	0800b731 	.word	0x0800b731
 800b6b0:	0800b877 	.word	0x0800b877
 800b6b4:	0800b877 	.word	0x0800b877
 800b6b8:	0800b877 	.word	0x0800b877
 800b6bc:	0800b773 	.word	0x0800b773
 800b6c0:	0800b877 	.word	0x0800b877
 800b6c4:	0800b877 	.word	0x0800b877
 800b6c8:	0800b877 	.word	0x0800b877
 800b6cc:	0800b7b3 	.word	0x0800b7b3
 800b6d0:	0800b877 	.word	0x0800b877
 800b6d4:	0800b877 	.word	0x0800b877
 800b6d8:	0800b877 	.word	0x0800b877
 800b6dc:	0800b7f5 	.word	0x0800b7f5
 800b6e0:	0800b877 	.word	0x0800b877
 800b6e4:	0800b877 	.word	0x0800b877
 800b6e8:	0800b877 	.word	0x0800b877
 800b6ec:	0800b835 	.word	0x0800b835
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	68b9      	ldr	r1, [r7, #8]
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f000 fa62 	bl	800bbc0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	699a      	ldr	r2, [r3, #24]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f042 0208 	orr.w	r2, r2, #8
 800b70a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	699a      	ldr	r2, [r3, #24]
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	f022 0204 	bic.w	r2, r2, #4
 800b71a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	6999      	ldr	r1, [r3, #24]
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	691a      	ldr	r2, [r3, #16]
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	430a      	orrs	r2, r1
 800b72c:	619a      	str	r2, [r3, #24]
      break;
 800b72e:	e0a5      	b.n	800b87c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	68b9      	ldr	r1, [r7, #8]
 800b736:	4618      	mov	r0, r3
 800b738:	f000 fab4 	bl	800bca4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	699a      	ldr	r2, [r3, #24]
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b74a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	699a      	ldr	r2, [r3, #24]
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b75a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	6999      	ldr	r1, [r3, #24]
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	691b      	ldr	r3, [r3, #16]
 800b766:	021a      	lsls	r2, r3, #8
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	430a      	orrs	r2, r1
 800b76e:	619a      	str	r2, [r3, #24]
      break;
 800b770:	e084      	b.n	800b87c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	68b9      	ldr	r1, [r7, #8]
 800b778:	4618      	mov	r0, r3
 800b77a:	f000 fb0b 	bl	800bd94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	69da      	ldr	r2, [r3, #28]
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f042 0208 	orr.w	r2, r2, #8
 800b78c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	69da      	ldr	r2, [r3, #28]
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f022 0204 	bic.w	r2, r2, #4
 800b79c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	69d9      	ldr	r1, [r3, #28]
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	691a      	ldr	r2, [r3, #16]
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	430a      	orrs	r2, r1
 800b7ae:	61da      	str	r2, [r3, #28]
      break;
 800b7b0:	e064      	b.n	800b87c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	68b9      	ldr	r1, [r7, #8]
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f000 fb61 	bl	800be80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	69da      	ldr	r2, [r3, #28]
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b7cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	69da      	ldr	r2, [r3, #28]
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b7dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	69d9      	ldr	r1, [r3, #28]
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	691b      	ldr	r3, [r3, #16]
 800b7e8:	021a      	lsls	r2, r3, #8
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	430a      	orrs	r2, r1
 800b7f0:	61da      	str	r2, [r3, #28]
      break;
 800b7f2:	e043      	b.n	800b87c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	68b9      	ldr	r1, [r7, #8]
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f000 fb98 	bl	800bf30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	f042 0208 	orr.w	r2, r2, #8
 800b80e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f022 0204 	bic.w	r2, r2, #4
 800b81e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b826:	68bb      	ldr	r3, [r7, #8]
 800b828:	691a      	ldr	r2, [r3, #16]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	430a      	orrs	r2, r1
 800b830:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b832:	e023      	b.n	800b87c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	68b9      	ldr	r1, [r7, #8]
 800b83a:	4618      	mov	r0, r3
 800b83c:	f000 fbca 	bl	800bfd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b84e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b85e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	691b      	ldr	r3, [r3, #16]
 800b86a:	021a      	lsls	r2, r3, #8
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	430a      	orrs	r2, r1
 800b872:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b874:	e002      	b.n	800b87c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b876:	2301      	movs	r3, #1
 800b878:	75fb      	strb	r3, [r7, #23]
      break;
 800b87a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	2200      	movs	r2, #0
 800b880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b884:	7dfb      	ldrb	r3, [r7, #23]
}
 800b886:	4618      	mov	r0, r3
 800b888:	3718      	adds	r7, #24
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}
 800b88e:	bf00      	nop

0800b890 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
 800b898:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b89a:	2300      	movs	r3, #0
 800b89c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d101      	bne.n	800b8ac <HAL_TIM_ConfigClockSource+0x1c>
 800b8a8:	2302      	movs	r3, #2
 800b8aa:	e0b4      	b.n	800ba16 <HAL_TIM_ConfigClockSource+0x186>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2202      	movs	r2, #2
 800b8b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	689b      	ldr	r3, [r3, #8]
 800b8c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b8c4:	68ba      	ldr	r2, [r7, #8]
 800b8c6:	4b56      	ldr	r3, [pc, #344]	@ (800ba20 <HAL_TIM_ConfigClockSource+0x190>)
 800b8c8:	4013      	ands	r3, r2
 800b8ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b8d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	68ba      	ldr	r2, [r7, #8]
 800b8da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b8e4:	d03e      	beq.n	800b964 <HAL_TIM_ConfigClockSource+0xd4>
 800b8e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b8ea:	f200 8087 	bhi.w	800b9fc <HAL_TIM_ConfigClockSource+0x16c>
 800b8ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8f2:	f000 8086 	beq.w	800ba02 <HAL_TIM_ConfigClockSource+0x172>
 800b8f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8fa:	d87f      	bhi.n	800b9fc <HAL_TIM_ConfigClockSource+0x16c>
 800b8fc:	2b70      	cmp	r3, #112	@ 0x70
 800b8fe:	d01a      	beq.n	800b936 <HAL_TIM_ConfigClockSource+0xa6>
 800b900:	2b70      	cmp	r3, #112	@ 0x70
 800b902:	d87b      	bhi.n	800b9fc <HAL_TIM_ConfigClockSource+0x16c>
 800b904:	2b60      	cmp	r3, #96	@ 0x60
 800b906:	d050      	beq.n	800b9aa <HAL_TIM_ConfigClockSource+0x11a>
 800b908:	2b60      	cmp	r3, #96	@ 0x60
 800b90a:	d877      	bhi.n	800b9fc <HAL_TIM_ConfigClockSource+0x16c>
 800b90c:	2b50      	cmp	r3, #80	@ 0x50
 800b90e:	d03c      	beq.n	800b98a <HAL_TIM_ConfigClockSource+0xfa>
 800b910:	2b50      	cmp	r3, #80	@ 0x50
 800b912:	d873      	bhi.n	800b9fc <HAL_TIM_ConfigClockSource+0x16c>
 800b914:	2b40      	cmp	r3, #64	@ 0x40
 800b916:	d058      	beq.n	800b9ca <HAL_TIM_ConfigClockSource+0x13a>
 800b918:	2b40      	cmp	r3, #64	@ 0x40
 800b91a:	d86f      	bhi.n	800b9fc <HAL_TIM_ConfigClockSource+0x16c>
 800b91c:	2b30      	cmp	r3, #48	@ 0x30
 800b91e:	d064      	beq.n	800b9ea <HAL_TIM_ConfigClockSource+0x15a>
 800b920:	2b30      	cmp	r3, #48	@ 0x30
 800b922:	d86b      	bhi.n	800b9fc <HAL_TIM_ConfigClockSource+0x16c>
 800b924:	2b20      	cmp	r3, #32
 800b926:	d060      	beq.n	800b9ea <HAL_TIM_ConfigClockSource+0x15a>
 800b928:	2b20      	cmp	r3, #32
 800b92a:	d867      	bhi.n	800b9fc <HAL_TIM_ConfigClockSource+0x16c>
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d05c      	beq.n	800b9ea <HAL_TIM_ConfigClockSource+0x15a>
 800b930:	2b10      	cmp	r3, #16
 800b932:	d05a      	beq.n	800b9ea <HAL_TIM_ConfigClockSource+0x15a>
 800b934:	e062      	b.n	800b9fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b946:	f000 fc13 	bl	800c170 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	689b      	ldr	r3, [r3, #8]
 800b950:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b958:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	68ba      	ldr	r2, [r7, #8]
 800b960:	609a      	str	r2, [r3, #8]
      break;
 800b962:	e04f      	b.n	800ba04 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b974:	f000 fbfc 	bl	800c170 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	689a      	ldr	r2, [r3, #8]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b986:	609a      	str	r2, [r3, #8]
      break;
 800b988:	e03c      	b.n	800ba04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b996:	461a      	mov	r2, r3
 800b998:	f000 fb70 	bl	800c07c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	2150      	movs	r1, #80	@ 0x50
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f000 fbc9 	bl	800c13a <TIM_ITRx_SetConfig>
      break;
 800b9a8:	e02c      	b.n	800ba04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b9b6:	461a      	mov	r2, r3
 800b9b8:	f000 fb8f 	bl	800c0da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	2160      	movs	r1, #96	@ 0x60
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f000 fbb9 	bl	800c13a <TIM_ITRx_SetConfig>
      break;
 800b9c8:	e01c      	b.n	800ba04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	f000 fb50 	bl	800c07c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	2140      	movs	r1, #64	@ 0x40
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f000 fba9 	bl	800c13a <TIM_ITRx_SetConfig>
      break;
 800b9e8:	e00c      	b.n	800ba04 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681a      	ldr	r2, [r3, #0]
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	4610      	mov	r0, r2
 800b9f6:	f000 fba0 	bl	800c13a <TIM_ITRx_SetConfig>
      break;
 800b9fa:	e003      	b.n	800ba04 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b9fc:	2301      	movs	r3, #1
 800b9fe:	73fb      	strb	r3, [r7, #15]
      break;
 800ba00:	e000      	b.n	800ba04 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800ba02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2201      	movs	r2, #1
 800ba08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2200      	movs	r2, #0
 800ba10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ba14:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	fffeff88 	.word	0xfffeff88

0800ba24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ba24:	b480      	push	{r7}
 800ba26:	b083      	sub	sp, #12
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ba2c:	bf00      	nop
 800ba2e:	370c      	adds	r7, #12
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr

0800ba38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b083      	sub	sp, #12
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ba40:	bf00      	nop
 800ba42:	370c      	adds	r7, #12
 800ba44:	46bd      	mov	sp, r7
 800ba46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4a:	4770      	bx	lr

0800ba4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b083      	sub	sp, #12
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ba54:	bf00      	nop
 800ba56:	370c      	adds	r7, #12
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5e:	4770      	bx	lr

0800ba60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ba60:	b480      	push	{r7}
 800ba62:	b083      	sub	sp, #12
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ba68:	bf00      	nop
 800ba6a:	370c      	adds	r7, #12
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba72:	4770      	bx	lr

0800ba74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b085      	sub	sp, #20
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
 800ba7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	4a43      	ldr	r2, [pc, #268]	@ (800bb94 <TIM_Base_SetConfig+0x120>)
 800ba88:	4293      	cmp	r3, r2
 800ba8a:	d013      	beq.n	800bab4 <TIM_Base_SetConfig+0x40>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba92:	d00f      	beq.n	800bab4 <TIM_Base_SetConfig+0x40>
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	4a40      	ldr	r2, [pc, #256]	@ (800bb98 <TIM_Base_SetConfig+0x124>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d00b      	beq.n	800bab4 <TIM_Base_SetConfig+0x40>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	4a3f      	ldr	r2, [pc, #252]	@ (800bb9c <TIM_Base_SetConfig+0x128>)
 800baa0:	4293      	cmp	r3, r2
 800baa2:	d007      	beq.n	800bab4 <TIM_Base_SetConfig+0x40>
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	4a3e      	ldr	r2, [pc, #248]	@ (800bba0 <TIM_Base_SetConfig+0x12c>)
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d003      	beq.n	800bab4 <TIM_Base_SetConfig+0x40>
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	4a3d      	ldr	r2, [pc, #244]	@ (800bba4 <TIM_Base_SetConfig+0x130>)
 800bab0:	4293      	cmp	r3, r2
 800bab2:	d108      	bne.n	800bac6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800baba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800babc:	683b      	ldr	r3, [r7, #0]
 800babe:	685b      	ldr	r3, [r3, #4]
 800bac0:	68fa      	ldr	r2, [r7, #12]
 800bac2:	4313      	orrs	r3, r2
 800bac4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	4a32      	ldr	r2, [pc, #200]	@ (800bb94 <TIM_Base_SetConfig+0x120>)
 800baca:	4293      	cmp	r3, r2
 800bacc:	d02b      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bad4:	d027      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	4a2f      	ldr	r2, [pc, #188]	@ (800bb98 <TIM_Base_SetConfig+0x124>)
 800bada:	4293      	cmp	r3, r2
 800badc:	d023      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	4a2e      	ldr	r2, [pc, #184]	@ (800bb9c <TIM_Base_SetConfig+0x128>)
 800bae2:	4293      	cmp	r3, r2
 800bae4:	d01f      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	4a2d      	ldr	r2, [pc, #180]	@ (800bba0 <TIM_Base_SetConfig+0x12c>)
 800baea:	4293      	cmp	r3, r2
 800baec:	d01b      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	4a2c      	ldr	r2, [pc, #176]	@ (800bba4 <TIM_Base_SetConfig+0x130>)
 800baf2:	4293      	cmp	r3, r2
 800baf4:	d017      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	4a2b      	ldr	r2, [pc, #172]	@ (800bba8 <TIM_Base_SetConfig+0x134>)
 800bafa:	4293      	cmp	r3, r2
 800bafc:	d013      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	4a2a      	ldr	r2, [pc, #168]	@ (800bbac <TIM_Base_SetConfig+0x138>)
 800bb02:	4293      	cmp	r3, r2
 800bb04:	d00f      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	4a29      	ldr	r2, [pc, #164]	@ (800bbb0 <TIM_Base_SetConfig+0x13c>)
 800bb0a:	4293      	cmp	r3, r2
 800bb0c:	d00b      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	4a28      	ldr	r2, [pc, #160]	@ (800bbb4 <TIM_Base_SetConfig+0x140>)
 800bb12:	4293      	cmp	r3, r2
 800bb14:	d007      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	4a27      	ldr	r2, [pc, #156]	@ (800bbb8 <TIM_Base_SetConfig+0x144>)
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	d003      	beq.n	800bb26 <TIM_Base_SetConfig+0xb2>
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	4a26      	ldr	r2, [pc, #152]	@ (800bbbc <TIM_Base_SetConfig+0x148>)
 800bb22:	4293      	cmp	r3, r2
 800bb24:	d108      	bne.n	800bb38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	68db      	ldr	r3, [r3, #12]
 800bb32:	68fa      	ldr	r2, [r7, #12]
 800bb34:	4313      	orrs	r3, r2
 800bb36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	695b      	ldr	r3, [r3, #20]
 800bb42:	4313      	orrs	r3, r2
 800bb44:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bb46:	683b      	ldr	r3, [r7, #0]
 800bb48:	689a      	ldr	r2, [r3, #8]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	681a      	ldr	r2, [r3, #0]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	4a0e      	ldr	r2, [pc, #56]	@ (800bb94 <TIM_Base_SetConfig+0x120>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d003      	beq.n	800bb66 <TIM_Base_SetConfig+0xf2>
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	4a10      	ldr	r2, [pc, #64]	@ (800bba4 <TIM_Base_SetConfig+0x130>)
 800bb62:	4293      	cmp	r3, r2
 800bb64:	d103      	bne.n	800bb6e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	691a      	ldr	r2, [r3, #16]
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	f043 0204 	orr.w	r2, r3, #4
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	68fa      	ldr	r2, [r7, #12]
 800bb84:	601a      	str	r2, [r3, #0]
}
 800bb86:	bf00      	nop
 800bb88:	3714      	adds	r7, #20
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb90:	4770      	bx	lr
 800bb92:	bf00      	nop
 800bb94:	40010000 	.word	0x40010000
 800bb98:	40000400 	.word	0x40000400
 800bb9c:	40000800 	.word	0x40000800
 800bba0:	40000c00 	.word	0x40000c00
 800bba4:	40010400 	.word	0x40010400
 800bba8:	40014000 	.word	0x40014000
 800bbac:	40014400 	.word	0x40014400
 800bbb0:	40014800 	.word	0x40014800
 800bbb4:	40001800 	.word	0x40001800
 800bbb8:	40001c00 	.word	0x40001c00
 800bbbc:	40002000 	.word	0x40002000

0800bbc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bbc0:	b480      	push	{r7}
 800bbc2:	b087      	sub	sp, #28
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
 800bbc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	6a1b      	ldr	r3, [r3, #32]
 800bbce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	6a1b      	ldr	r3, [r3, #32]
 800bbd4:	f023 0201 	bic.w	r2, r3, #1
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	699b      	ldr	r3, [r3, #24]
 800bbe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bbe8:	68fa      	ldr	r2, [r7, #12]
 800bbea:	4b2b      	ldr	r3, [pc, #172]	@ (800bc98 <TIM_OC1_SetConfig+0xd8>)
 800bbec:	4013      	ands	r3, r2
 800bbee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f023 0303 	bic.w	r3, r3, #3
 800bbf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bbf8:	683b      	ldr	r3, [r7, #0]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	68fa      	ldr	r2, [r7, #12]
 800bbfe:	4313      	orrs	r3, r2
 800bc00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bc02:	697b      	ldr	r3, [r7, #20]
 800bc04:	f023 0302 	bic.w	r3, r3, #2
 800bc08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	689b      	ldr	r3, [r3, #8]
 800bc0e:	697a      	ldr	r2, [r7, #20]
 800bc10:	4313      	orrs	r3, r2
 800bc12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	4a21      	ldr	r2, [pc, #132]	@ (800bc9c <TIM_OC1_SetConfig+0xdc>)
 800bc18:	4293      	cmp	r3, r2
 800bc1a:	d003      	beq.n	800bc24 <TIM_OC1_SetConfig+0x64>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	4a20      	ldr	r2, [pc, #128]	@ (800bca0 <TIM_OC1_SetConfig+0xe0>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d10c      	bne.n	800bc3e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bc24:	697b      	ldr	r3, [r7, #20]
 800bc26:	f023 0308 	bic.w	r3, r3, #8
 800bc2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	697a      	ldr	r2, [r7, #20]
 800bc32:	4313      	orrs	r3, r2
 800bc34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bc36:	697b      	ldr	r3, [r7, #20]
 800bc38:	f023 0304 	bic.w	r3, r3, #4
 800bc3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	4a16      	ldr	r2, [pc, #88]	@ (800bc9c <TIM_OC1_SetConfig+0xdc>)
 800bc42:	4293      	cmp	r3, r2
 800bc44:	d003      	beq.n	800bc4e <TIM_OC1_SetConfig+0x8e>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	4a15      	ldr	r2, [pc, #84]	@ (800bca0 <TIM_OC1_SetConfig+0xe0>)
 800bc4a:	4293      	cmp	r3, r2
 800bc4c:	d111      	bne.n	800bc72 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bc5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	695b      	ldr	r3, [r3, #20]
 800bc62:	693a      	ldr	r2, [r7, #16]
 800bc64:	4313      	orrs	r3, r2
 800bc66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	699b      	ldr	r3, [r3, #24]
 800bc6c:	693a      	ldr	r2, [r7, #16]
 800bc6e:	4313      	orrs	r3, r2
 800bc70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	693a      	ldr	r2, [r7, #16]
 800bc76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	68fa      	ldr	r2, [r7, #12]
 800bc7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	685a      	ldr	r2, [r3, #4]
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	697a      	ldr	r2, [r7, #20]
 800bc8a:	621a      	str	r2, [r3, #32]
}
 800bc8c:	bf00      	nop
 800bc8e:	371c      	adds	r7, #28
 800bc90:	46bd      	mov	sp, r7
 800bc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc96:	4770      	bx	lr
 800bc98:	fffeff8f 	.word	0xfffeff8f
 800bc9c:	40010000 	.word	0x40010000
 800bca0:	40010400 	.word	0x40010400

0800bca4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b087      	sub	sp, #28
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
 800bcac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6a1b      	ldr	r3, [r3, #32]
 800bcb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	6a1b      	ldr	r3, [r3, #32]
 800bcb8:	f023 0210 	bic.w	r2, r3, #16
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	685b      	ldr	r3, [r3, #4]
 800bcc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	699b      	ldr	r3, [r3, #24]
 800bcca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bccc:	68fa      	ldr	r2, [r7, #12]
 800bcce:	4b2e      	ldr	r3, [pc, #184]	@ (800bd88 <TIM_OC2_SetConfig+0xe4>)
 800bcd0:	4013      	ands	r3, r2
 800bcd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bcda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	021b      	lsls	r3, r3, #8
 800bce2:	68fa      	ldr	r2, [r7, #12]
 800bce4:	4313      	orrs	r3, r2
 800bce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bce8:	697b      	ldr	r3, [r7, #20]
 800bcea:	f023 0320 	bic.w	r3, r3, #32
 800bcee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	689b      	ldr	r3, [r3, #8]
 800bcf4:	011b      	lsls	r3, r3, #4
 800bcf6:	697a      	ldr	r2, [r7, #20]
 800bcf8:	4313      	orrs	r3, r2
 800bcfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	4a23      	ldr	r2, [pc, #140]	@ (800bd8c <TIM_OC2_SetConfig+0xe8>)
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d003      	beq.n	800bd0c <TIM_OC2_SetConfig+0x68>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	4a22      	ldr	r2, [pc, #136]	@ (800bd90 <TIM_OC2_SetConfig+0xec>)
 800bd08:	4293      	cmp	r3, r2
 800bd0a:	d10d      	bne.n	800bd28 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bd12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	68db      	ldr	r3, [r3, #12]
 800bd18:	011b      	lsls	r3, r3, #4
 800bd1a:	697a      	ldr	r2, [r7, #20]
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bd20:	697b      	ldr	r3, [r7, #20]
 800bd22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	4a18      	ldr	r2, [pc, #96]	@ (800bd8c <TIM_OC2_SetConfig+0xe8>)
 800bd2c:	4293      	cmp	r3, r2
 800bd2e:	d003      	beq.n	800bd38 <TIM_OC2_SetConfig+0x94>
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	4a17      	ldr	r2, [pc, #92]	@ (800bd90 <TIM_OC2_SetConfig+0xec>)
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d113      	bne.n	800bd60 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bd3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bd40:	693b      	ldr	r3, [r7, #16]
 800bd42:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bd46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	695b      	ldr	r3, [r3, #20]
 800bd4c:	009b      	lsls	r3, r3, #2
 800bd4e:	693a      	ldr	r2, [r7, #16]
 800bd50:	4313      	orrs	r3, r2
 800bd52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	699b      	ldr	r3, [r3, #24]
 800bd58:	009b      	lsls	r3, r3, #2
 800bd5a:	693a      	ldr	r2, [r7, #16]
 800bd5c:	4313      	orrs	r3, r2
 800bd5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	693a      	ldr	r2, [r7, #16]
 800bd64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	68fa      	ldr	r2, [r7, #12]
 800bd6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	685a      	ldr	r2, [r3, #4]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	697a      	ldr	r2, [r7, #20]
 800bd78:	621a      	str	r2, [r3, #32]
}
 800bd7a:	bf00      	nop
 800bd7c:	371c      	adds	r7, #28
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd84:	4770      	bx	lr
 800bd86:	bf00      	nop
 800bd88:	feff8fff 	.word	0xfeff8fff
 800bd8c:	40010000 	.word	0x40010000
 800bd90:	40010400 	.word	0x40010400

0800bd94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bd94:	b480      	push	{r7}
 800bd96:	b087      	sub	sp, #28
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
 800bd9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6a1b      	ldr	r3, [r3, #32]
 800bda2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	6a1b      	ldr	r3, [r3, #32]
 800bda8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	685b      	ldr	r3, [r3, #4]
 800bdb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	69db      	ldr	r3, [r3, #28]
 800bdba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bdbc:	68fa      	ldr	r2, [r7, #12]
 800bdbe:	4b2d      	ldr	r3, [pc, #180]	@ (800be74 <TIM_OC3_SetConfig+0xe0>)
 800bdc0:	4013      	ands	r3, r2
 800bdc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	f023 0303 	bic.w	r3, r3, #3
 800bdca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	68fa      	ldr	r2, [r7, #12]
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bdd6:	697b      	ldr	r3, [r7, #20]
 800bdd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bddc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	689b      	ldr	r3, [r3, #8]
 800bde2:	021b      	lsls	r3, r3, #8
 800bde4:	697a      	ldr	r2, [r7, #20]
 800bde6:	4313      	orrs	r3, r2
 800bde8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	4a22      	ldr	r2, [pc, #136]	@ (800be78 <TIM_OC3_SetConfig+0xe4>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d003      	beq.n	800bdfa <TIM_OC3_SetConfig+0x66>
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	4a21      	ldr	r2, [pc, #132]	@ (800be7c <TIM_OC3_SetConfig+0xe8>)
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d10d      	bne.n	800be16 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bdfa:	697b      	ldr	r3, [r7, #20]
 800bdfc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800be00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	68db      	ldr	r3, [r3, #12]
 800be06:	021b      	lsls	r3, r3, #8
 800be08:	697a      	ldr	r2, [r7, #20]
 800be0a:	4313      	orrs	r3, r2
 800be0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800be14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	4a17      	ldr	r2, [pc, #92]	@ (800be78 <TIM_OC3_SetConfig+0xe4>)
 800be1a:	4293      	cmp	r3, r2
 800be1c:	d003      	beq.n	800be26 <TIM_OC3_SetConfig+0x92>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	4a16      	ldr	r2, [pc, #88]	@ (800be7c <TIM_OC3_SetConfig+0xe8>)
 800be22:	4293      	cmp	r3, r2
 800be24:	d113      	bne.n	800be4e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800be26:	693b      	ldr	r3, [r7, #16]
 800be28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800be2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800be2e:	693b      	ldr	r3, [r7, #16]
 800be30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800be34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	695b      	ldr	r3, [r3, #20]
 800be3a:	011b      	lsls	r3, r3, #4
 800be3c:	693a      	ldr	r2, [r7, #16]
 800be3e:	4313      	orrs	r3, r2
 800be40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	699b      	ldr	r3, [r3, #24]
 800be46:	011b      	lsls	r3, r3, #4
 800be48:	693a      	ldr	r2, [r7, #16]
 800be4a:	4313      	orrs	r3, r2
 800be4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	693a      	ldr	r2, [r7, #16]
 800be52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	68fa      	ldr	r2, [r7, #12]
 800be58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	685a      	ldr	r2, [r3, #4]
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	697a      	ldr	r2, [r7, #20]
 800be66:	621a      	str	r2, [r3, #32]
}
 800be68:	bf00      	nop
 800be6a:	371c      	adds	r7, #28
 800be6c:	46bd      	mov	sp, r7
 800be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be72:	4770      	bx	lr
 800be74:	fffeff8f 	.word	0xfffeff8f
 800be78:	40010000 	.word	0x40010000
 800be7c:	40010400 	.word	0x40010400

0800be80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800be80:	b480      	push	{r7}
 800be82:	b087      	sub	sp, #28
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
 800be88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a1b      	ldr	r3, [r3, #32]
 800be8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	6a1b      	ldr	r3, [r3, #32]
 800be94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	69db      	ldr	r3, [r3, #28]
 800bea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bea8:	68fa      	ldr	r2, [r7, #12]
 800beaa:	4b1e      	ldr	r3, [pc, #120]	@ (800bf24 <TIM_OC4_SetConfig+0xa4>)
 800beac:	4013      	ands	r3, r2
 800beae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800beb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	021b      	lsls	r3, r3, #8
 800bebe:	68fa      	ldr	r2, [r7, #12]
 800bec0:	4313      	orrs	r3, r2
 800bec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bec4:	693b      	ldr	r3, [r7, #16]
 800bec6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800beca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	689b      	ldr	r3, [r3, #8]
 800bed0:	031b      	lsls	r3, r3, #12
 800bed2:	693a      	ldr	r2, [r7, #16]
 800bed4:	4313      	orrs	r3, r2
 800bed6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	4a13      	ldr	r2, [pc, #76]	@ (800bf28 <TIM_OC4_SetConfig+0xa8>)
 800bedc:	4293      	cmp	r3, r2
 800bede:	d003      	beq.n	800bee8 <TIM_OC4_SetConfig+0x68>
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	4a12      	ldr	r2, [pc, #72]	@ (800bf2c <TIM_OC4_SetConfig+0xac>)
 800bee4:	4293      	cmp	r3, r2
 800bee6:	d109      	bne.n	800befc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bee8:	697b      	ldr	r3, [r7, #20]
 800beea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800beee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	695b      	ldr	r3, [r3, #20]
 800bef4:	019b      	lsls	r3, r3, #6
 800bef6:	697a      	ldr	r2, [r7, #20]
 800bef8:	4313      	orrs	r3, r2
 800befa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	697a      	ldr	r2, [r7, #20]
 800bf00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	68fa      	ldr	r2, [r7, #12]
 800bf06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	685a      	ldr	r2, [r3, #4]
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	693a      	ldr	r2, [r7, #16]
 800bf14:	621a      	str	r2, [r3, #32]
}
 800bf16:	bf00      	nop
 800bf18:	371c      	adds	r7, #28
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf20:	4770      	bx	lr
 800bf22:	bf00      	nop
 800bf24:	feff8fff 	.word	0xfeff8fff
 800bf28:	40010000 	.word	0x40010000
 800bf2c:	40010400 	.word	0x40010400

0800bf30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b087      	sub	sp, #28
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
 800bf38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6a1b      	ldr	r3, [r3, #32]
 800bf3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	6a1b      	ldr	r3, [r3, #32]
 800bf44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	685b      	ldr	r3, [r3, #4]
 800bf50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bf58:	68fa      	ldr	r2, [r7, #12]
 800bf5a:	4b1b      	ldr	r3, [pc, #108]	@ (800bfc8 <TIM_OC5_SetConfig+0x98>)
 800bf5c:	4013      	ands	r3, r2
 800bf5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	4313      	orrs	r3, r2
 800bf68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bf70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	689b      	ldr	r3, [r3, #8]
 800bf76:	041b      	lsls	r3, r3, #16
 800bf78:	693a      	ldr	r2, [r7, #16]
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	4a12      	ldr	r2, [pc, #72]	@ (800bfcc <TIM_OC5_SetConfig+0x9c>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d003      	beq.n	800bf8e <TIM_OC5_SetConfig+0x5e>
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	4a11      	ldr	r2, [pc, #68]	@ (800bfd0 <TIM_OC5_SetConfig+0xa0>)
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d109      	bne.n	800bfa2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf94:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	695b      	ldr	r3, [r3, #20]
 800bf9a:	021b      	lsls	r3, r3, #8
 800bf9c:	697a      	ldr	r2, [r7, #20]
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	697a      	ldr	r2, [r7, #20]
 800bfa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	68fa      	ldr	r2, [r7, #12]
 800bfac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	685a      	ldr	r2, [r3, #4]
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	693a      	ldr	r2, [r7, #16]
 800bfba:	621a      	str	r2, [r3, #32]
}
 800bfbc:	bf00      	nop
 800bfbe:	371c      	adds	r7, #28
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc6:	4770      	bx	lr
 800bfc8:	fffeff8f 	.word	0xfffeff8f
 800bfcc:	40010000 	.word	0x40010000
 800bfd0:	40010400 	.word	0x40010400

0800bfd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b087      	sub	sp, #28
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
 800bfdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6a1b      	ldr	r3, [r3, #32]
 800bfe2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6a1b      	ldr	r3, [r3, #32]
 800bfe8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bffc:	68fa      	ldr	r2, [r7, #12]
 800bffe:	4b1c      	ldr	r3, [pc, #112]	@ (800c070 <TIM_OC6_SetConfig+0x9c>)
 800c000:	4013      	ands	r3, r2
 800c002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	021b      	lsls	r3, r3, #8
 800c00a:	68fa      	ldr	r2, [r7, #12]
 800c00c:	4313      	orrs	r3, r2
 800c00e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c010:	693b      	ldr	r3, [r7, #16]
 800c012:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c016:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	689b      	ldr	r3, [r3, #8]
 800c01c:	051b      	lsls	r3, r3, #20
 800c01e:	693a      	ldr	r2, [r7, #16]
 800c020:	4313      	orrs	r3, r2
 800c022:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	4a13      	ldr	r2, [pc, #76]	@ (800c074 <TIM_OC6_SetConfig+0xa0>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	d003      	beq.n	800c034 <TIM_OC6_SetConfig+0x60>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	4a12      	ldr	r2, [pc, #72]	@ (800c078 <TIM_OC6_SetConfig+0xa4>)
 800c030:	4293      	cmp	r3, r2
 800c032:	d109      	bne.n	800c048 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c034:	697b      	ldr	r3, [r7, #20]
 800c036:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c03a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	695b      	ldr	r3, [r3, #20]
 800c040:	029b      	lsls	r3, r3, #10
 800c042:	697a      	ldr	r2, [r7, #20]
 800c044:	4313      	orrs	r3, r2
 800c046:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	697a      	ldr	r2, [r7, #20]
 800c04c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	68fa      	ldr	r2, [r7, #12]
 800c052:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	685a      	ldr	r2, [r3, #4]
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	693a      	ldr	r2, [r7, #16]
 800c060:	621a      	str	r2, [r3, #32]
}
 800c062:	bf00      	nop
 800c064:	371c      	adds	r7, #28
 800c066:	46bd      	mov	sp, r7
 800c068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06c:	4770      	bx	lr
 800c06e:	bf00      	nop
 800c070:	feff8fff 	.word	0xfeff8fff
 800c074:	40010000 	.word	0x40010000
 800c078:	40010400 	.word	0x40010400

0800c07c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b087      	sub	sp, #28
 800c080:	af00      	add	r7, sp, #0
 800c082:	60f8      	str	r0, [r7, #12]
 800c084:	60b9      	str	r1, [r7, #8]
 800c086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	6a1b      	ldr	r3, [r3, #32]
 800c08c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	6a1b      	ldr	r3, [r3, #32]
 800c092:	f023 0201 	bic.w	r2, r3, #1
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	699b      	ldr	r3, [r3, #24]
 800c09e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c0a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	011b      	lsls	r3, r3, #4
 800c0ac:	693a      	ldr	r2, [r7, #16]
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	f023 030a 	bic.w	r3, r3, #10
 800c0b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c0ba:	697a      	ldr	r2, [r7, #20]
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	4313      	orrs	r3, r2
 800c0c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	693a      	ldr	r2, [r7, #16]
 800c0c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	697a      	ldr	r2, [r7, #20]
 800c0cc:	621a      	str	r2, [r3, #32]
}
 800c0ce:	bf00      	nop
 800c0d0:	371c      	adds	r7, #28
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d8:	4770      	bx	lr

0800c0da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c0da:	b480      	push	{r7}
 800c0dc:	b087      	sub	sp, #28
 800c0de:	af00      	add	r7, sp, #0
 800c0e0:	60f8      	str	r0, [r7, #12]
 800c0e2:	60b9      	str	r1, [r7, #8]
 800c0e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	6a1b      	ldr	r3, [r3, #32]
 800c0ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	6a1b      	ldr	r3, [r3, #32]
 800c0f0:	f023 0210 	bic.w	r2, r3, #16
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	699b      	ldr	r3, [r3, #24]
 800c0fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c104:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	031b      	lsls	r3, r3, #12
 800c10a:	693a      	ldr	r2, [r7, #16]
 800c10c:	4313      	orrs	r3, r2
 800c10e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c110:	697b      	ldr	r3, [r7, #20]
 800c112:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c116:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	011b      	lsls	r3, r3, #4
 800c11c:	697a      	ldr	r2, [r7, #20]
 800c11e:	4313      	orrs	r3, r2
 800c120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	693a      	ldr	r2, [r7, #16]
 800c126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	697a      	ldr	r2, [r7, #20]
 800c12c:	621a      	str	r2, [r3, #32]
}
 800c12e:	bf00      	nop
 800c130:	371c      	adds	r7, #28
 800c132:	46bd      	mov	sp, r7
 800c134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c138:	4770      	bx	lr

0800c13a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c13a:	b480      	push	{r7}
 800c13c:	b085      	sub	sp, #20
 800c13e:	af00      	add	r7, sp, #0
 800c140:	6078      	str	r0, [r7, #4]
 800c142:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	689b      	ldr	r3, [r3, #8]
 800c148:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c150:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c152:	683a      	ldr	r2, [r7, #0]
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	4313      	orrs	r3, r2
 800c158:	f043 0307 	orr.w	r3, r3, #7
 800c15c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	68fa      	ldr	r2, [r7, #12]
 800c162:	609a      	str	r2, [r3, #8]
}
 800c164:	bf00      	nop
 800c166:	3714      	adds	r7, #20
 800c168:	46bd      	mov	sp, r7
 800c16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16e:	4770      	bx	lr

0800c170 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c170:	b480      	push	{r7}
 800c172:	b087      	sub	sp, #28
 800c174:	af00      	add	r7, sp, #0
 800c176:	60f8      	str	r0, [r7, #12]
 800c178:	60b9      	str	r1, [r7, #8]
 800c17a:	607a      	str	r2, [r7, #4]
 800c17c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	689b      	ldr	r3, [r3, #8]
 800c182:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c18a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	021a      	lsls	r2, r3, #8
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	431a      	orrs	r2, r3
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	4313      	orrs	r3, r2
 800c198:	697a      	ldr	r2, [r7, #20]
 800c19a:	4313      	orrs	r3, r2
 800c19c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	697a      	ldr	r2, [r7, #20]
 800c1a2:	609a      	str	r2, [r3, #8]
}
 800c1a4:	bf00      	nop
 800c1a6:	371c      	adds	r7, #28
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ae:	4770      	bx	lr

0800c1b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b085      	sub	sp, #20
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c1c0:	2b01      	cmp	r3, #1
 800c1c2:	d101      	bne.n	800c1c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c1c4:	2302      	movs	r3, #2
 800c1c6:	e06d      	b.n	800c2a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2202      	movs	r2, #2
 800c1d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	689b      	ldr	r3, [r3, #8]
 800c1e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	4a30      	ldr	r2, [pc, #192]	@ (800c2b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d004      	beq.n	800c1fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	4a2f      	ldr	r2, [pc, #188]	@ (800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c1f8:	4293      	cmp	r3, r2
 800c1fa:	d108      	bne.n	800c20e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c202:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	685b      	ldr	r3, [r3, #4]
 800c208:	68fa      	ldr	r2, [r7, #12]
 800c20a:	4313      	orrs	r3, r2
 800c20c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c214:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	68fa      	ldr	r2, [r7, #12]
 800c21c:	4313      	orrs	r3, r2
 800c21e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	68fa      	ldr	r2, [r7, #12]
 800c226:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	4a20      	ldr	r2, [pc, #128]	@ (800c2b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c22e:	4293      	cmp	r3, r2
 800c230:	d022      	beq.n	800c278 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c23a:	d01d      	beq.n	800c278 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4a1d      	ldr	r2, [pc, #116]	@ (800c2b8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d018      	beq.n	800c278 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4a1c      	ldr	r2, [pc, #112]	@ (800c2bc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d013      	beq.n	800c278 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	4a1a      	ldr	r2, [pc, #104]	@ (800c2c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d00e      	beq.n	800c278 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4a15      	ldr	r2, [pc, #84]	@ (800c2b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d009      	beq.n	800c278 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	4a16      	ldr	r2, [pc, #88]	@ (800c2c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c26a:	4293      	cmp	r3, r2
 800c26c:	d004      	beq.n	800c278 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	4a15      	ldr	r2, [pc, #84]	@ (800c2c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c274:	4293      	cmp	r3, r2
 800c276:	d10c      	bne.n	800c292 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c27e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	689b      	ldr	r3, [r3, #8]
 800c284:	68ba      	ldr	r2, [r7, #8]
 800c286:	4313      	orrs	r3, r2
 800c288:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	68ba      	ldr	r2, [r7, #8]
 800c290:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2201      	movs	r2, #1
 800c296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2200      	movs	r2, #0
 800c29e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c2a2:	2300      	movs	r3, #0
}
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	3714      	adds	r7, #20
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ae:	4770      	bx	lr
 800c2b0:	40010000 	.word	0x40010000
 800c2b4:	40010400 	.word	0x40010400
 800c2b8:	40000400 	.word	0x40000400
 800c2bc:	40000800 	.word	0x40000800
 800c2c0:	40000c00 	.word	0x40000c00
 800c2c4:	40014000 	.word	0x40014000
 800c2c8:	40001800 	.word	0x40001800

0800c2cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c2cc:	b480      	push	{r7}
 800c2ce:	b085      	sub	sp, #20
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
 800c2d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c2e0:	2b01      	cmp	r3, #1
 800c2e2:	d101      	bne.n	800c2e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c2e4:	2302      	movs	r3, #2
 800c2e6:	e065      	b.n	800c3b4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2201      	movs	r2, #1
 800c2ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	68db      	ldr	r3, [r3, #12]
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	689b      	ldr	r3, [r3, #8]
 800c308:	4313      	orrs	r3, r2
 800c30a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	685b      	ldr	r3, [r3, #4]
 800c316:	4313      	orrs	r3, r2
 800c318:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	4313      	orrs	r3, r2
 800c326:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	691b      	ldr	r3, [r3, #16]
 800c332:	4313      	orrs	r3, r2
 800c334:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	695b      	ldr	r3, [r3, #20]
 800c340:	4313      	orrs	r3, r2
 800c342:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c34e:	4313      	orrs	r3, r2
 800c350:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	699b      	ldr	r3, [r3, #24]
 800c35c:	041b      	lsls	r3, r3, #16
 800c35e:	4313      	orrs	r3, r2
 800c360:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	4a16      	ldr	r2, [pc, #88]	@ (800c3c0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800c368:	4293      	cmp	r3, r2
 800c36a:	d004      	beq.n	800c376 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	4a14      	ldr	r2, [pc, #80]	@ (800c3c4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800c372:	4293      	cmp	r3, r2
 800c374:	d115      	bne.n	800c3a2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c380:	051b      	lsls	r3, r3, #20
 800c382:	4313      	orrs	r3, r2
 800c384:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	69db      	ldr	r3, [r3, #28]
 800c390:	4313      	orrs	r3, r2
 800c392:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	6a1b      	ldr	r3, [r3, #32]
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	68fa      	ldr	r2, [r7, #12]
 800c3a8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c3b2:	2300      	movs	r3, #0
}
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	3714      	adds	r7, #20
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3be:	4770      	bx	lr
 800c3c0:	40010000 	.word	0x40010000
 800c3c4:	40010400 	.word	0x40010400

0800c3c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c3c8:	b480      	push	{r7}
 800c3ca:	b083      	sub	sp, #12
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c3d0:	bf00      	nop
 800c3d2:	370c      	adds	r7, #12
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3da:	4770      	bx	lr

0800c3dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c3dc:	b480      	push	{r7}
 800c3de:	b083      	sub	sp, #12
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c3e4:	bf00      	nop
 800c3e6:	370c      	adds	r7, #12
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ee:	4770      	bx	lr

0800c3f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c3f0:	b480      	push	{r7}
 800c3f2:	b083      	sub	sp, #12
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c3f8:	bf00      	nop
 800c3fa:	370c      	adds	r7, #12
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c402:	4770      	bx	lr

0800c404 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b082      	sub	sp, #8
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d101      	bne.n	800c416 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c412:	2301      	movs	r3, #1
 800c414:	e040      	b.n	800c498 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d106      	bne.n	800c42c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	2200      	movs	r2, #0
 800c422:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c426:	6878      	ldr	r0, [r7, #4]
 800c428:	f7f6 f9fe 	bl	8002828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	2224      	movs	r2, #36	@ 0x24
 800c430:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	681a      	ldr	r2, [r3, #0]
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	f022 0201 	bic.w	r2, r2, #1
 800c440:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c446:	2b00      	cmp	r3, #0
 800c448:	d002      	beq.n	800c450 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c44a:	6878      	ldr	r0, [r7, #4]
 800c44c:	f000 fa8c 	bl	800c968 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c450:	6878      	ldr	r0, [r7, #4]
 800c452:	f000 f825 	bl	800c4a0 <UART_SetConfig>
 800c456:	4603      	mov	r3, r0
 800c458:	2b01      	cmp	r3, #1
 800c45a:	d101      	bne.n	800c460 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c45c:	2301      	movs	r3, #1
 800c45e:	e01b      	b.n	800c498 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	685a      	ldr	r2, [r3, #4]
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c46e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	689a      	ldr	r2, [r3, #8]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c47e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	681a      	ldr	r2, [r3, #0]
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	f042 0201 	orr.w	r2, r2, #1
 800c48e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f000 fb0b 	bl	800caac <UART_CheckIdleState>
 800c496:	4603      	mov	r3, r0
}
 800c498:	4618      	mov	r0, r3
 800c49a:	3708      	adds	r7, #8
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bd80      	pop	{r7, pc}

0800c4a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b088      	sub	sp, #32
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	689a      	ldr	r2, [r3, #8]
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	691b      	ldr	r3, [r3, #16]
 800c4b4:	431a      	orrs	r2, r3
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	695b      	ldr	r3, [r3, #20]
 800c4ba:	431a      	orrs	r2, r3
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	69db      	ldr	r3, [r3, #28]
 800c4c0:	4313      	orrs	r3, r2
 800c4c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	681a      	ldr	r2, [r3, #0]
 800c4ca:	4ba6      	ldr	r3, [pc, #664]	@ (800c764 <UART_SetConfig+0x2c4>)
 800c4cc:	4013      	ands	r3, r2
 800c4ce:	687a      	ldr	r2, [r7, #4]
 800c4d0:	6812      	ldr	r2, [r2, #0]
 800c4d2:	6979      	ldr	r1, [r7, #20]
 800c4d4:	430b      	orrs	r3, r1
 800c4d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	685b      	ldr	r3, [r3, #4]
 800c4de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	68da      	ldr	r2, [r3, #12]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	430a      	orrs	r2, r1
 800c4ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	699b      	ldr	r3, [r3, #24]
 800c4f2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	6a1b      	ldr	r3, [r3, #32]
 800c4f8:	697a      	ldr	r2, [r7, #20]
 800c4fa:	4313      	orrs	r3, r2
 800c4fc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	689b      	ldr	r3, [r3, #8]
 800c504:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	697a      	ldr	r2, [r7, #20]
 800c50e:	430a      	orrs	r2, r1
 800c510:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	4a94      	ldr	r2, [pc, #592]	@ (800c768 <UART_SetConfig+0x2c8>)
 800c518:	4293      	cmp	r3, r2
 800c51a:	d120      	bne.n	800c55e <UART_SetConfig+0xbe>
 800c51c:	4b93      	ldr	r3, [pc, #588]	@ (800c76c <UART_SetConfig+0x2cc>)
 800c51e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c522:	f003 0303 	and.w	r3, r3, #3
 800c526:	2b03      	cmp	r3, #3
 800c528:	d816      	bhi.n	800c558 <UART_SetConfig+0xb8>
 800c52a:	a201      	add	r2, pc, #4	@ (adr r2, 800c530 <UART_SetConfig+0x90>)
 800c52c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c530:	0800c541 	.word	0x0800c541
 800c534:	0800c54d 	.word	0x0800c54d
 800c538:	0800c547 	.word	0x0800c547
 800c53c:	0800c553 	.word	0x0800c553
 800c540:	2301      	movs	r3, #1
 800c542:	77fb      	strb	r3, [r7, #31]
 800c544:	e150      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c546:	2302      	movs	r3, #2
 800c548:	77fb      	strb	r3, [r7, #31]
 800c54a:	e14d      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c54c:	2304      	movs	r3, #4
 800c54e:	77fb      	strb	r3, [r7, #31]
 800c550:	e14a      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c552:	2308      	movs	r3, #8
 800c554:	77fb      	strb	r3, [r7, #31]
 800c556:	e147      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c558:	2310      	movs	r3, #16
 800c55a:	77fb      	strb	r3, [r7, #31]
 800c55c:	e144      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	4a83      	ldr	r2, [pc, #524]	@ (800c770 <UART_SetConfig+0x2d0>)
 800c564:	4293      	cmp	r3, r2
 800c566:	d132      	bne.n	800c5ce <UART_SetConfig+0x12e>
 800c568:	4b80      	ldr	r3, [pc, #512]	@ (800c76c <UART_SetConfig+0x2cc>)
 800c56a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c56e:	f003 030c 	and.w	r3, r3, #12
 800c572:	2b0c      	cmp	r3, #12
 800c574:	d828      	bhi.n	800c5c8 <UART_SetConfig+0x128>
 800c576:	a201      	add	r2, pc, #4	@ (adr r2, 800c57c <UART_SetConfig+0xdc>)
 800c578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c57c:	0800c5b1 	.word	0x0800c5b1
 800c580:	0800c5c9 	.word	0x0800c5c9
 800c584:	0800c5c9 	.word	0x0800c5c9
 800c588:	0800c5c9 	.word	0x0800c5c9
 800c58c:	0800c5bd 	.word	0x0800c5bd
 800c590:	0800c5c9 	.word	0x0800c5c9
 800c594:	0800c5c9 	.word	0x0800c5c9
 800c598:	0800c5c9 	.word	0x0800c5c9
 800c59c:	0800c5b7 	.word	0x0800c5b7
 800c5a0:	0800c5c9 	.word	0x0800c5c9
 800c5a4:	0800c5c9 	.word	0x0800c5c9
 800c5a8:	0800c5c9 	.word	0x0800c5c9
 800c5ac:	0800c5c3 	.word	0x0800c5c3
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	77fb      	strb	r3, [r7, #31]
 800c5b4:	e118      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c5b6:	2302      	movs	r3, #2
 800c5b8:	77fb      	strb	r3, [r7, #31]
 800c5ba:	e115      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c5bc:	2304      	movs	r3, #4
 800c5be:	77fb      	strb	r3, [r7, #31]
 800c5c0:	e112      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c5c2:	2308      	movs	r3, #8
 800c5c4:	77fb      	strb	r3, [r7, #31]
 800c5c6:	e10f      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c5c8:	2310      	movs	r3, #16
 800c5ca:	77fb      	strb	r3, [r7, #31]
 800c5cc:	e10c      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	4a68      	ldr	r2, [pc, #416]	@ (800c774 <UART_SetConfig+0x2d4>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d120      	bne.n	800c61a <UART_SetConfig+0x17a>
 800c5d8:	4b64      	ldr	r3, [pc, #400]	@ (800c76c <UART_SetConfig+0x2cc>)
 800c5da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5de:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c5e2:	2b30      	cmp	r3, #48	@ 0x30
 800c5e4:	d013      	beq.n	800c60e <UART_SetConfig+0x16e>
 800c5e6:	2b30      	cmp	r3, #48	@ 0x30
 800c5e8:	d814      	bhi.n	800c614 <UART_SetConfig+0x174>
 800c5ea:	2b20      	cmp	r3, #32
 800c5ec:	d009      	beq.n	800c602 <UART_SetConfig+0x162>
 800c5ee:	2b20      	cmp	r3, #32
 800c5f0:	d810      	bhi.n	800c614 <UART_SetConfig+0x174>
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d002      	beq.n	800c5fc <UART_SetConfig+0x15c>
 800c5f6:	2b10      	cmp	r3, #16
 800c5f8:	d006      	beq.n	800c608 <UART_SetConfig+0x168>
 800c5fa:	e00b      	b.n	800c614 <UART_SetConfig+0x174>
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	77fb      	strb	r3, [r7, #31]
 800c600:	e0f2      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c602:	2302      	movs	r3, #2
 800c604:	77fb      	strb	r3, [r7, #31]
 800c606:	e0ef      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c608:	2304      	movs	r3, #4
 800c60a:	77fb      	strb	r3, [r7, #31]
 800c60c:	e0ec      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c60e:	2308      	movs	r3, #8
 800c610:	77fb      	strb	r3, [r7, #31]
 800c612:	e0e9      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c614:	2310      	movs	r3, #16
 800c616:	77fb      	strb	r3, [r7, #31]
 800c618:	e0e6      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	4a56      	ldr	r2, [pc, #344]	@ (800c778 <UART_SetConfig+0x2d8>)
 800c620:	4293      	cmp	r3, r2
 800c622:	d120      	bne.n	800c666 <UART_SetConfig+0x1c6>
 800c624:	4b51      	ldr	r3, [pc, #324]	@ (800c76c <UART_SetConfig+0x2cc>)
 800c626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c62a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c62e:	2bc0      	cmp	r3, #192	@ 0xc0
 800c630:	d013      	beq.n	800c65a <UART_SetConfig+0x1ba>
 800c632:	2bc0      	cmp	r3, #192	@ 0xc0
 800c634:	d814      	bhi.n	800c660 <UART_SetConfig+0x1c0>
 800c636:	2b80      	cmp	r3, #128	@ 0x80
 800c638:	d009      	beq.n	800c64e <UART_SetConfig+0x1ae>
 800c63a:	2b80      	cmp	r3, #128	@ 0x80
 800c63c:	d810      	bhi.n	800c660 <UART_SetConfig+0x1c0>
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d002      	beq.n	800c648 <UART_SetConfig+0x1a8>
 800c642:	2b40      	cmp	r3, #64	@ 0x40
 800c644:	d006      	beq.n	800c654 <UART_SetConfig+0x1b4>
 800c646:	e00b      	b.n	800c660 <UART_SetConfig+0x1c0>
 800c648:	2300      	movs	r3, #0
 800c64a:	77fb      	strb	r3, [r7, #31]
 800c64c:	e0cc      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c64e:	2302      	movs	r3, #2
 800c650:	77fb      	strb	r3, [r7, #31]
 800c652:	e0c9      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c654:	2304      	movs	r3, #4
 800c656:	77fb      	strb	r3, [r7, #31]
 800c658:	e0c6      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c65a:	2308      	movs	r3, #8
 800c65c:	77fb      	strb	r3, [r7, #31]
 800c65e:	e0c3      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c660:	2310      	movs	r3, #16
 800c662:	77fb      	strb	r3, [r7, #31]
 800c664:	e0c0      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	4a44      	ldr	r2, [pc, #272]	@ (800c77c <UART_SetConfig+0x2dc>)
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d125      	bne.n	800c6bc <UART_SetConfig+0x21c>
 800c670:	4b3e      	ldr	r3, [pc, #248]	@ (800c76c <UART_SetConfig+0x2cc>)
 800c672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c676:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c67a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c67e:	d017      	beq.n	800c6b0 <UART_SetConfig+0x210>
 800c680:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c684:	d817      	bhi.n	800c6b6 <UART_SetConfig+0x216>
 800c686:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c68a:	d00b      	beq.n	800c6a4 <UART_SetConfig+0x204>
 800c68c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c690:	d811      	bhi.n	800c6b6 <UART_SetConfig+0x216>
 800c692:	2b00      	cmp	r3, #0
 800c694:	d003      	beq.n	800c69e <UART_SetConfig+0x1fe>
 800c696:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c69a:	d006      	beq.n	800c6aa <UART_SetConfig+0x20a>
 800c69c:	e00b      	b.n	800c6b6 <UART_SetConfig+0x216>
 800c69e:	2300      	movs	r3, #0
 800c6a0:	77fb      	strb	r3, [r7, #31]
 800c6a2:	e0a1      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c6a4:	2302      	movs	r3, #2
 800c6a6:	77fb      	strb	r3, [r7, #31]
 800c6a8:	e09e      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c6aa:	2304      	movs	r3, #4
 800c6ac:	77fb      	strb	r3, [r7, #31]
 800c6ae:	e09b      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c6b0:	2308      	movs	r3, #8
 800c6b2:	77fb      	strb	r3, [r7, #31]
 800c6b4:	e098      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c6b6:	2310      	movs	r3, #16
 800c6b8:	77fb      	strb	r3, [r7, #31]
 800c6ba:	e095      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	4a2f      	ldr	r2, [pc, #188]	@ (800c780 <UART_SetConfig+0x2e0>)
 800c6c2:	4293      	cmp	r3, r2
 800c6c4:	d125      	bne.n	800c712 <UART_SetConfig+0x272>
 800c6c6:	4b29      	ldr	r3, [pc, #164]	@ (800c76c <UART_SetConfig+0x2cc>)
 800c6c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6cc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c6d0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c6d4:	d017      	beq.n	800c706 <UART_SetConfig+0x266>
 800c6d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c6da:	d817      	bhi.n	800c70c <UART_SetConfig+0x26c>
 800c6dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c6e0:	d00b      	beq.n	800c6fa <UART_SetConfig+0x25a>
 800c6e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c6e6:	d811      	bhi.n	800c70c <UART_SetConfig+0x26c>
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d003      	beq.n	800c6f4 <UART_SetConfig+0x254>
 800c6ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6f0:	d006      	beq.n	800c700 <UART_SetConfig+0x260>
 800c6f2:	e00b      	b.n	800c70c <UART_SetConfig+0x26c>
 800c6f4:	2301      	movs	r3, #1
 800c6f6:	77fb      	strb	r3, [r7, #31]
 800c6f8:	e076      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c6fa:	2302      	movs	r3, #2
 800c6fc:	77fb      	strb	r3, [r7, #31]
 800c6fe:	e073      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c700:	2304      	movs	r3, #4
 800c702:	77fb      	strb	r3, [r7, #31]
 800c704:	e070      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c706:	2308      	movs	r3, #8
 800c708:	77fb      	strb	r3, [r7, #31]
 800c70a:	e06d      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c70c:	2310      	movs	r3, #16
 800c70e:	77fb      	strb	r3, [r7, #31]
 800c710:	e06a      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	4a1b      	ldr	r2, [pc, #108]	@ (800c784 <UART_SetConfig+0x2e4>)
 800c718:	4293      	cmp	r3, r2
 800c71a:	d138      	bne.n	800c78e <UART_SetConfig+0x2ee>
 800c71c:	4b13      	ldr	r3, [pc, #76]	@ (800c76c <UART_SetConfig+0x2cc>)
 800c71e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c722:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c726:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c72a:	d017      	beq.n	800c75c <UART_SetConfig+0x2bc>
 800c72c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c730:	d82a      	bhi.n	800c788 <UART_SetConfig+0x2e8>
 800c732:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c736:	d00b      	beq.n	800c750 <UART_SetConfig+0x2b0>
 800c738:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c73c:	d824      	bhi.n	800c788 <UART_SetConfig+0x2e8>
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d003      	beq.n	800c74a <UART_SetConfig+0x2aa>
 800c742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c746:	d006      	beq.n	800c756 <UART_SetConfig+0x2b6>
 800c748:	e01e      	b.n	800c788 <UART_SetConfig+0x2e8>
 800c74a:	2300      	movs	r3, #0
 800c74c:	77fb      	strb	r3, [r7, #31]
 800c74e:	e04b      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c750:	2302      	movs	r3, #2
 800c752:	77fb      	strb	r3, [r7, #31]
 800c754:	e048      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c756:	2304      	movs	r3, #4
 800c758:	77fb      	strb	r3, [r7, #31]
 800c75a:	e045      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c75c:	2308      	movs	r3, #8
 800c75e:	77fb      	strb	r3, [r7, #31]
 800c760:	e042      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c762:	bf00      	nop
 800c764:	efff69f3 	.word	0xefff69f3
 800c768:	40011000 	.word	0x40011000
 800c76c:	40023800 	.word	0x40023800
 800c770:	40004400 	.word	0x40004400
 800c774:	40004800 	.word	0x40004800
 800c778:	40004c00 	.word	0x40004c00
 800c77c:	40005000 	.word	0x40005000
 800c780:	40011400 	.word	0x40011400
 800c784:	40007800 	.word	0x40007800
 800c788:	2310      	movs	r3, #16
 800c78a:	77fb      	strb	r3, [r7, #31]
 800c78c:	e02c      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	4a72      	ldr	r2, [pc, #456]	@ (800c95c <UART_SetConfig+0x4bc>)
 800c794:	4293      	cmp	r3, r2
 800c796:	d125      	bne.n	800c7e4 <UART_SetConfig+0x344>
 800c798:	4b71      	ldr	r3, [pc, #452]	@ (800c960 <UART_SetConfig+0x4c0>)
 800c79a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c79e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c7a2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c7a6:	d017      	beq.n	800c7d8 <UART_SetConfig+0x338>
 800c7a8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c7ac:	d817      	bhi.n	800c7de <UART_SetConfig+0x33e>
 800c7ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c7b2:	d00b      	beq.n	800c7cc <UART_SetConfig+0x32c>
 800c7b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c7b8:	d811      	bhi.n	800c7de <UART_SetConfig+0x33e>
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d003      	beq.n	800c7c6 <UART_SetConfig+0x326>
 800c7be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c7c2:	d006      	beq.n	800c7d2 <UART_SetConfig+0x332>
 800c7c4:	e00b      	b.n	800c7de <UART_SetConfig+0x33e>
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	77fb      	strb	r3, [r7, #31]
 800c7ca:	e00d      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c7cc:	2302      	movs	r3, #2
 800c7ce:	77fb      	strb	r3, [r7, #31]
 800c7d0:	e00a      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c7d2:	2304      	movs	r3, #4
 800c7d4:	77fb      	strb	r3, [r7, #31]
 800c7d6:	e007      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c7d8:	2308      	movs	r3, #8
 800c7da:	77fb      	strb	r3, [r7, #31]
 800c7dc:	e004      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c7de:	2310      	movs	r3, #16
 800c7e0:	77fb      	strb	r3, [r7, #31]
 800c7e2:	e001      	b.n	800c7e8 <UART_SetConfig+0x348>
 800c7e4:	2310      	movs	r3, #16
 800c7e6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	69db      	ldr	r3, [r3, #28]
 800c7ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c7f0:	d15b      	bne.n	800c8aa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800c7f2:	7ffb      	ldrb	r3, [r7, #31]
 800c7f4:	2b08      	cmp	r3, #8
 800c7f6:	d828      	bhi.n	800c84a <UART_SetConfig+0x3aa>
 800c7f8:	a201      	add	r2, pc, #4	@ (adr r2, 800c800 <UART_SetConfig+0x360>)
 800c7fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7fe:	bf00      	nop
 800c800:	0800c825 	.word	0x0800c825
 800c804:	0800c82d 	.word	0x0800c82d
 800c808:	0800c835 	.word	0x0800c835
 800c80c:	0800c84b 	.word	0x0800c84b
 800c810:	0800c83b 	.word	0x0800c83b
 800c814:	0800c84b 	.word	0x0800c84b
 800c818:	0800c84b 	.word	0x0800c84b
 800c81c:	0800c84b 	.word	0x0800c84b
 800c820:	0800c843 	.word	0x0800c843
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c824:	f7fb feaa 	bl	800857c <HAL_RCC_GetPCLK1Freq>
 800c828:	61b8      	str	r0, [r7, #24]
        break;
 800c82a:	e013      	b.n	800c854 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c82c:	f7fb feba 	bl	80085a4 <HAL_RCC_GetPCLK2Freq>
 800c830:	61b8      	str	r0, [r7, #24]
        break;
 800c832:	e00f      	b.n	800c854 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c834:	4b4b      	ldr	r3, [pc, #300]	@ (800c964 <UART_SetConfig+0x4c4>)
 800c836:	61bb      	str	r3, [r7, #24]
        break;
 800c838:	e00c      	b.n	800c854 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c83a:	f7fb fdcd 	bl	80083d8 <HAL_RCC_GetSysClockFreq>
 800c83e:	61b8      	str	r0, [r7, #24]
        break;
 800c840:	e008      	b.n	800c854 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c842:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c846:	61bb      	str	r3, [r7, #24]
        break;
 800c848:	e004      	b.n	800c854 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800c84a:	2300      	movs	r3, #0
 800c84c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c84e:	2301      	movs	r3, #1
 800c850:	77bb      	strb	r3, [r7, #30]
        break;
 800c852:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c854:	69bb      	ldr	r3, [r7, #24]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d074      	beq.n	800c944 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	005a      	lsls	r2, r3, #1
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	685b      	ldr	r3, [r3, #4]
 800c862:	085b      	lsrs	r3, r3, #1
 800c864:	441a      	add	r2, r3
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	685b      	ldr	r3, [r3, #4]
 800c86a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c86e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	2b0f      	cmp	r3, #15
 800c874:	d916      	bls.n	800c8a4 <UART_SetConfig+0x404>
 800c876:	693b      	ldr	r3, [r7, #16]
 800c878:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c87c:	d212      	bcs.n	800c8a4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c87e:	693b      	ldr	r3, [r7, #16]
 800c880:	b29b      	uxth	r3, r3
 800c882:	f023 030f 	bic.w	r3, r3, #15
 800c886:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c888:	693b      	ldr	r3, [r7, #16]
 800c88a:	085b      	lsrs	r3, r3, #1
 800c88c:	b29b      	uxth	r3, r3
 800c88e:	f003 0307 	and.w	r3, r3, #7
 800c892:	b29a      	uxth	r2, r3
 800c894:	89fb      	ldrh	r3, [r7, #14]
 800c896:	4313      	orrs	r3, r2
 800c898:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	89fa      	ldrh	r2, [r7, #14]
 800c8a0:	60da      	str	r2, [r3, #12]
 800c8a2:	e04f      	b.n	800c944 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800c8a4:	2301      	movs	r3, #1
 800c8a6:	77bb      	strb	r3, [r7, #30]
 800c8a8:	e04c      	b.n	800c944 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c8aa:	7ffb      	ldrb	r3, [r7, #31]
 800c8ac:	2b08      	cmp	r3, #8
 800c8ae:	d828      	bhi.n	800c902 <UART_SetConfig+0x462>
 800c8b0:	a201      	add	r2, pc, #4	@ (adr r2, 800c8b8 <UART_SetConfig+0x418>)
 800c8b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8b6:	bf00      	nop
 800c8b8:	0800c8dd 	.word	0x0800c8dd
 800c8bc:	0800c8e5 	.word	0x0800c8e5
 800c8c0:	0800c8ed 	.word	0x0800c8ed
 800c8c4:	0800c903 	.word	0x0800c903
 800c8c8:	0800c8f3 	.word	0x0800c8f3
 800c8cc:	0800c903 	.word	0x0800c903
 800c8d0:	0800c903 	.word	0x0800c903
 800c8d4:	0800c903 	.word	0x0800c903
 800c8d8:	0800c8fb 	.word	0x0800c8fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c8dc:	f7fb fe4e 	bl	800857c <HAL_RCC_GetPCLK1Freq>
 800c8e0:	61b8      	str	r0, [r7, #24]
        break;
 800c8e2:	e013      	b.n	800c90c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c8e4:	f7fb fe5e 	bl	80085a4 <HAL_RCC_GetPCLK2Freq>
 800c8e8:	61b8      	str	r0, [r7, #24]
        break;
 800c8ea:	e00f      	b.n	800c90c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c8ec:	4b1d      	ldr	r3, [pc, #116]	@ (800c964 <UART_SetConfig+0x4c4>)
 800c8ee:	61bb      	str	r3, [r7, #24]
        break;
 800c8f0:	e00c      	b.n	800c90c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c8f2:	f7fb fd71 	bl	80083d8 <HAL_RCC_GetSysClockFreq>
 800c8f6:	61b8      	str	r0, [r7, #24]
        break;
 800c8f8:	e008      	b.n	800c90c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c8fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c8fe:	61bb      	str	r3, [r7, #24]
        break;
 800c900:	e004      	b.n	800c90c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800c902:	2300      	movs	r3, #0
 800c904:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c906:	2301      	movs	r3, #1
 800c908:	77bb      	strb	r3, [r7, #30]
        break;
 800c90a:	bf00      	nop
    }

    if (pclk != 0U)
 800c90c:	69bb      	ldr	r3, [r7, #24]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d018      	beq.n	800c944 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	685b      	ldr	r3, [r3, #4]
 800c916:	085a      	lsrs	r2, r3, #1
 800c918:	69bb      	ldr	r3, [r7, #24]
 800c91a:	441a      	add	r2, r3
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	685b      	ldr	r3, [r3, #4]
 800c920:	fbb2 f3f3 	udiv	r3, r2, r3
 800c924:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c926:	693b      	ldr	r3, [r7, #16]
 800c928:	2b0f      	cmp	r3, #15
 800c92a:	d909      	bls.n	800c940 <UART_SetConfig+0x4a0>
 800c92c:	693b      	ldr	r3, [r7, #16]
 800c92e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c932:	d205      	bcs.n	800c940 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	b29a      	uxth	r2, r3
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	60da      	str	r2, [r3, #12]
 800c93e:	e001      	b.n	800c944 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800c940:	2301      	movs	r3, #1
 800c942:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2200      	movs	r2, #0
 800c948:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2200      	movs	r2, #0
 800c94e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800c950:	7fbb      	ldrb	r3, [r7, #30]
}
 800c952:	4618      	mov	r0, r3
 800c954:	3720      	adds	r7, #32
 800c956:	46bd      	mov	sp, r7
 800c958:	bd80      	pop	{r7, pc}
 800c95a:	bf00      	nop
 800c95c:	40007c00 	.word	0x40007c00
 800c960:	40023800 	.word	0x40023800
 800c964:	00f42400 	.word	0x00f42400

0800c968 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c968:	b480      	push	{r7}
 800c96a:	b083      	sub	sp, #12
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c974:	f003 0308 	and.w	r3, r3, #8
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d00a      	beq.n	800c992 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	685b      	ldr	r3, [r3, #4]
 800c982:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	430a      	orrs	r2, r1
 800c990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c996:	f003 0301 	and.w	r3, r3, #1
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d00a      	beq.n	800c9b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	685b      	ldr	r3, [r3, #4]
 800c9a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	430a      	orrs	r2, r1
 800c9b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9b8:	f003 0302 	and.w	r3, r3, #2
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d00a      	beq.n	800c9d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	685b      	ldr	r3, [r3, #4]
 800c9c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	430a      	orrs	r2, r1
 800c9d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9da:	f003 0304 	and.w	r3, r3, #4
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d00a      	beq.n	800c9f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	685b      	ldr	r3, [r3, #4]
 800c9e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	430a      	orrs	r2, r1
 800c9f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9fc:	f003 0310 	and.w	r3, r3, #16
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d00a      	beq.n	800ca1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	689b      	ldr	r3, [r3, #8]
 800ca0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	430a      	orrs	r2, r1
 800ca18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca1e:	f003 0320 	and.w	r3, r3, #32
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d00a      	beq.n	800ca3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	689b      	ldr	r3, [r3, #8]
 800ca2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	430a      	orrs	r2, r1
 800ca3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d01a      	beq.n	800ca7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	685b      	ldr	r3, [r3, #4]
 800ca4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	430a      	orrs	r2, r1
 800ca5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ca66:	d10a      	bne.n	800ca7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	685b      	ldr	r3, [r3, #4]
 800ca6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	430a      	orrs	r2, r1
 800ca7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d00a      	beq.n	800caa0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	685b      	ldr	r3, [r3, #4]
 800ca90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	430a      	orrs	r2, r1
 800ca9e:	605a      	str	r2, [r3, #4]
  }
}
 800caa0:	bf00      	nop
 800caa2:	370c      	adds	r7, #12
 800caa4:	46bd      	mov	sp, r7
 800caa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caaa:	4770      	bx	lr

0800caac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b08c      	sub	sp, #48	@ 0x30
 800cab0:	af02      	add	r7, sp, #8
 800cab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	2200      	movs	r2, #0
 800cab8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cabc:	f7f6 fa5a 	bl	8002f74 <HAL_GetTick>
 800cac0:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f003 0308 	and.w	r3, r3, #8
 800cacc:	2b08      	cmp	r3, #8
 800cace:	d12e      	bne.n	800cb2e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cad0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cad4:	9300      	str	r3, [sp, #0]
 800cad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cad8:	2200      	movs	r2, #0
 800cada:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cade:	6878      	ldr	r0, [r7, #4]
 800cae0:	f000 f83b 	bl	800cb5a <UART_WaitOnFlagUntilTimeout>
 800cae4:	4603      	mov	r3, r0
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d021      	beq.n	800cb2e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caf0:	693b      	ldr	r3, [r7, #16]
 800caf2:	e853 3f00 	ldrex	r3, [r3]
 800caf6:	60fb      	str	r3, [r7, #12]
   return(result);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cafe:	623b      	str	r3, [r7, #32]
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	461a      	mov	r2, r3
 800cb06:	6a3b      	ldr	r3, [r7, #32]
 800cb08:	61fb      	str	r3, [r7, #28]
 800cb0a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb0c:	69b9      	ldr	r1, [r7, #24]
 800cb0e:	69fa      	ldr	r2, [r7, #28]
 800cb10:	e841 2300 	strex	r3, r2, [r1]
 800cb14:	617b      	str	r3, [r7, #20]
   return(result);
 800cb16:	697b      	ldr	r3, [r7, #20]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d1e6      	bne.n	800caea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2220      	movs	r2, #32
 800cb20:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	2200      	movs	r2, #0
 800cb26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cb2a:	2303      	movs	r3, #3
 800cb2c:	e011      	b.n	800cb52 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2220      	movs	r2, #32
 800cb32:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2220      	movs	r2, #32
 800cb38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	2200      	movs	r2, #0
 800cb46:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800cb50:	2300      	movs	r3, #0
}
 800cb52:	4618      	mov	r0, r3
 800cb54:	3728      	adds	r7, #40	@ 0x28
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}

0800cb5a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cb5a:	b580      	push	{r7, lr}
 800cb5c:	b084      	sub	sp, #16
 800cb5e:	af00      	add	r7, sp, #0
 800cb60:	60f8      	str	r0, [r7, #12]
 800cb62:	60b9      	str	r1, [r7, #8]
 800cb64:	603b      	str	r3, [r7, #0]
 800cb66:	4613      	mov	r3, r2
 800cb68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb6a:	e04f      	b.n	800cc0c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cb6c:	69bb      	ldr	r3, [r7, #24]
 800cb6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cb72:	d04b      	beq.n	800cc0c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cb74:	f7f6 f9fe 	bl	8002f74 <HAL_GetTick>
 800cb78:	4602      	mov	r2, r0
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	1ad3      	subs	r3, r2, r3
 800cb7e:	69ba      	ldr	r2, [r7, #24]
 800cb80:	429a      	cmp	r2, r3
 800cb82:	d302      	bcc.n	800cb8a <UART_WaitOnFlagUntilTimeout+0x30>
 800cb84:	69bb      	ldr	r3, [r7, #24]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d101      	bne.n	800cb8e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cb8a:	2303      	movs	r3, #3
 800cb8c:	e04e      	b.n	800cc2c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f003 0304 	and.w	r3, r3, #4
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d037      	beq.n	800cc0c <UART_WaitOnFlagUntilTimeout+0xb2>
 800cb9c:	68bb      	ldr	r3, [r7, #8]
 800cb9e:	2b80      	cmp	r3, #128	@ 0x80
 800cba0:	d034      	beq.n	800cc0c <UART_WaitOnFlagUntilTimeout+0xb2>
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	2b40      	cmp	r3, #64	@ 0x40
 800cba6:	d031      	beq.n	800cc0c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	69db      	ldr	r3, [r3, #28]
 800cbae:	f003 0308 	and.w	r3, r3, #8
 800cbb2:	2b08      	cmp	r3, #8
 800cbb4:	d110      	bne.n	800cbd8 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	2208      	movs	r2, #8
 800cbbc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cbbe:	68f8      	ldr	r0, [r7, #12]
 800cbc0:	f000 f838 	bl	800cc34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	2208      	movs	r2, #8
 800cbc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	2200      	movs	r2, #0
 800cbd0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	e029      	b.n	800cc2c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	69db      	ldr	r3, [r3, #28]
 800cbde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cbe2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cbe6:	d111      	bne.n	800cc0c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cbf0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cbf2:	68f8      	ldr	r0, [r7, #12]
 800cbf4:	f000 f81e 	bl	800cc34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	2220      	movs	r2, #32
 800cbfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	2200      	movs	r2, #0
 800cc04:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800cc08:	2303      	movs	r3, #3
 800cc0a:	e00f      	b.n	800cc2c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	69da      	ldr	r2, [r3, #28]
 800cc12:	68bb      	ldr	r3, [r7, #8]
 800cc14:	4013      	ands	r3, r2
 800cc16:	68ba      	ldr	r2, [r7, #8]
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	bf0c      	ite	eq
 800cc1c:	2301      	moveq	r3, #1
 800cc1e:	2300      	movne	r3, #0
 800cc20:	b2db      	uxtb	r3, r3
 800cc22:	461a      	mov	r2, r3
 800cc24:	79fb      	ldrb	r3, [r7, #7]
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d0a0      	beq.n	800cb6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cc2a:	2300      	movs	r3, #0
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3710      	adds	r7, #16
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd80      	pop	{r7, pc}

0800cc34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cc34:	b480      	push	{r7}
 800cc36:	b095      	sub	sp, #84	@ 0x54
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc44:	e853 3f00 	ldrex	r3, [r3]
 800cc48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cc4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cc50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	461a      	mov	r2, r3
 800cc58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc5a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cc60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cc62:	e841 2300 	strex	r3, r2, [r1]
 800cc66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cc68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d1e6      	bne.n	800cc3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	3308      	adds	r3, #8
 800cc74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc76:	6a3b      	ldr	r3, [r7, #32]
 800cc78:	e853 3f00 	ldrex	r3, [r3]
 800cc7c:	61fb      	str	r3, [r7, #28]
   return(result);
 800cc7e:	69fb      	ldr	r3, [r7, #28]
 800cc80:	f023 0301 	bic.w	r3, r3, #1
 800cc84:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	3308      	adds	r3, #8
 800cc8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cc8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cc90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cc94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc96:	e841 2300 	strex	r3, r2, [r1]
 800cc9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cc9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d1e5      	bne.n	800cc6e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cca6:	2b01      	cmp	r3, #1
 800cca8:	d118      	bne.n	800ccdc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	e853 3f00 	ldrex	r3, [r3]
 800ccb6:	60bb      	str	r3, [r7, #8]
   return(result);
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	f023 0310 	bic.w	r3, r3, #16
 800ccbe:	647b      	str	r3, [r7, #68]	@ 0x44
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	461a      	mov	r2, r3
 800ccc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccc8:	61bb      	str	r3, [r7, #24]
 800ccca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cccc:	6979      	ldr	r1, [r7, #20]
 800ccce:	69ba      	ldr	r2, [r7, #24]
 800ccd0:	e841 2300 	strex	r3, r2, [r1]
 800ccd4:	613b      	str	r3, [r7, #16]
   return(result);
 800ccd6:	693b      	ldr	r3, [r7, #16]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1e6      	bne.n	800ccaa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2220      	movs	r2, #32
 800cce0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2200      	movs	r2, #0
 800cce8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2200      	movs	r2, #0
 800ccee:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ccf0:	bf00      	nop
 800ccf2:	3754      	adds	r7, #84	@ 0x54
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr

0800ccfc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b083      	sub	sp, #12
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
 800cd04:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d121      	bne.n	800cd52 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681a      	ldr	r2, [r3, #0]
 800cd12:	4b27      	ldr	r3, [pc, #156]	@ (800cdb0 <FMC_SDRAM_Init+0xb4>)
 800cd14:	4013      	ands	r3, r2
 800cd16:	683a      	ldr	r2, [r7, #0]
 800cd18:	6851      	ldr	r1, [r2, #4]
 800cd1a:	683a      	ldr	r2, [r7, #0]
 800cd1c:	6892      	ldr	r2, [r2, #8]
 800cd1e:	4311      	orrs	r1, r2
 800cd20:	683a      	ldr	r2, [r7, #0]
 800cd22:	68d2      	ldr	r2, [r2, #12]
 800cd24:	4311      	orrs	r1, r2
 800cd26:	683a      	ldr	r2, [r7, #0]
 800cd28:	6912      	ldr	r2, [r2, #16]
 800cd2a:	4311      	orrs	r1, r2
 800cd2c:	683a      	ldr	r2, [r7, #0]
 800cd2e:	6952      	ldr	r2, [r2, #20]
 800cd30:	4311      	orrs	r1, r2
 800cd32:	683a      	ldr	r2, [r7, #0]
 800cd34:	6992      	ldr	r2, [r2, #24]
 800cd36:	4311      	orrs	r1, r2
 800cd38:	683a      	ldr	r2, [r7, #0]
 800cd3a:	69d2      	ldr	r2, [r2, #28]
 800cd3c:	4311      	orrs	r1, r2
 800cd3e:	683a      	ldr	r2, [r7, #0]
 800cd40:	6a12      	ldr	r2, [r2, #32]
 800cd42:	4311      	orrs	r1, r2
 800cd44:	683a      	ldr	r2, [r7, #0]
 800cd46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800cd48:	430a      	orrs	r2, r1
 800cd4a:	431a      	orrs	r2, r3
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	601a      	str	r2, [r3, #0]
 800cd50:	e026      	b.n	800cda0 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	69d9      	ldr	r1, [r3, #28]
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	6a1b      	ldr	r3, [r3, #32]
 800cd62:	4319      	orrs	r1, r3
 800cd64:	683b      	ldr	r3, [r7, #0]
 800cd66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd68:	430b      	orrs	r3, r1
 800cd6a:	431a      	orrs	r2, r3
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	685a      	ldr	r2, [r3, #4]
 800cd74:	4b0e      	ldr	r3, [pc, #56]	@ (800cdb0 <FMC_SDRAM_Init+0xb4>)
 800cd76:	4013      	ands	r3, r2
 800cd78:	683a      	ldr	r2, [r7, #0]
 800cd7a:	6851      	ldr	r1, [r2, #4]
 800cd7c:	683a      	ldr	r2, [r7, #0]
 800cd7e:	6892      	ldr	r2, [r2, #8]
 800cd80:	4311      	orrs	r1, r2
 800cd82:	683a      	ldr	r2, [r7, #0]
 800cd84:	68d2      	ldr	r2, [r2, #12]
 800cd86:	4311      	orrs	r1, r2
 800cd88:	683a      	ldr	r2, [r7, #0]
 800cd8a:	6912      	ldr	r2, [r2, #16]
 800cd8c:	4311      	orrs	r1, r2
 800cd8e:	683a      	ldr	r2, [r7, #0]
 800cd90:	6952      	ldr	r2, [r2, #20]
 800cd92:	4311      	orrs	r1, r2
 800cd94:	683a      	ldr	r2, [r7, #0]
 800cd96:	6992      	ldr	r2, [r2, #24]
 800cd98:	430a      	orrs	r2, r1
 800cd9a:	431a      	orrs	r2, r3
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800cda0:	2300      	movs	r3, #0
}
 800cda2:	4618      	mov	r0, r3
 800cda4:	370c      	adds	r7, #12
 800cda6:	46bd      	mov	sp, r7
 800cda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdac:	4770      	bx	lr
 800cdae:	bf00      	nop
 800cdb0:	ffff8000 	.word	0xffff8000

0800cdb4 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800cdb4:	b480      	push	{r7}
 800cdb6:	b085      	sub	sp, #20
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	60f8      	str	r0, [r7, #12]
 800cdbc:	60b9      	str	r1, [r7, #8]
 800cdbe:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d128      	bne.n	800ce18 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	689b      	ldr	r3, [r3, #8]
 800cdca:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800cdce:	68bb      	ldr	r3, [r7, #8]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	1e59      	subs	r1, r3, #1
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	685b      	ldr	r3, [r3, #4]
 800cdd8:	3b01      	subs	r3, #1
 800cdda:	011b      	lsls	r3, r3, #4
 800cddc:	4319      	orrs	r1, r3
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	689b      	ldr	r3, [r3, #8]
 800cde2:	3b01      	subs	r3, #1
 800cde4:	021b      	lsls	r3, r3, #8
 800cde6:	4319      	orrs	r1, r3
 800cde8:	68bb      	ldr	r3, [r7, #8]
 800cdea:	68db      	ldr	r3, [r3, #12]
 800cdec:	3b01      	subs	r3, #1
 800cdee:	031b      	lsls	r3, r3, #12
 800cdf0:	4319      	orrs	r1, r3
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	691b      	ldr	r3, [r3, #16]
 800cdf6:	3b01      	subs	r3, #1
 800cdf8:	041b      	lsls	r3, r3, #16
 800cdfa:	4319      	orrs	r1, r3
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	695b      	ldr	r3, [r3, #20]
 800ce00:	3b01      	subs	r3, #1
 800ce02:	051b      	lsls	r3, r3, #20
 800ce04:	4319      	orrs	r1, r3
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	699b      	ldr	r3, [r3, #24]
 800ce0a:	3b01      	subs	r3, #1
 800ce0c:	061b      	lsls	r3, r3, #24
 800ce0e:	430b      	orrs	r3, r1
 800ce10:	431a      	orrs	r2, r3
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	609a      	str	r2, [r3, #8]
 800ce16:	e02d      	b.n	800ce74 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	689a      	ldr	r2, [r3, #8]
 800ce1c:	4b19      	ldr	r3, [pc, #100]	@ (800ce84 <FMC_SDRAM_Timing_Init+0xd0>)
 800ce1e:	4013      	ands	r3, r2
 800ce20:	68ba      	ldr	r2, [r7, #8]
 800ce22:	68d2      	ldr	r2, [r2, #12]
 800ce24:	3a01      	subs	r2, #1
 800ce26:	0311      	lsls	r1, r2, #12
 800ce28:	68ba      	ldr	r2, [r7, #8]
 800ce2a:	6952      	ldr	r2, [r2, #20]
 800ce2c:	3a01      	subs	r2, #1
 800ce2e:	0512      	lsls	r2, r2, #20
 800ce30:	430a      	orrs	r2, r1
 800ce32:	431a      	orrs	r2, r3
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	68db      	ldr	r3, [r3, #12]
 800ce3c:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	1e59      	subs	r1, r3, #1
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	685b      	ldr	r3, [r3, #4]
 800ce4a:	3b01      	subs	r3, #1
 800ce4c:	011b      	lsls	r3, r3, #4
 800ce4e:	4319      	orrs	r1, r3
 800ce50:	68bb      	ldr	r3, [r7, #8]
 800ce52:	689b      	ldr	r3, [r3, #8]
 800ce54:	3b01      	subs	r3, #1
 800ce56:	021b      	lsls	r3, r3, #8
 800ce58:	4319      	orrs	r1, r3
 800ce5a:	68bb      	ldr	r3, [r7, #8]
 800ce5c:	691b      	ldr	r3, [r3, #16]
 800ce5e:	3b01      	subs	r3, #1
 800ce60:	041b      	lsls	r3, r3, #16
 800ce62:	4319      	orrs	r1, r3
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	699b      	ldr	r3, [r3, #24]
 800ce68:	3b01      	subs	r3, #1
 800ce6a:	061b      	lsls	r3, r3, #24
 800ce6c:	430b      	orrs	r3, r1
 800ce6e:	431a      	orrs	r2, r3
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800ce74:	2300      	movs	r3, #0
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3714      	adds	r7, #20
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce80:	4770      	bx	lr
 800ce82:	bf00      	nop
 800ce84:	ff0f0fff 	.word	0xff0f0fff

0800ce88 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800ce88:	b084      	sub	sp, #16
 800ce8a:	b480      	push	{r7}
 800ce8c:	b085      	sub	sp, #20
 800ce8e:	af00      	add	r7, sp, #0
 800ce90:	6078      	str	r0, [r7, #4]
 800ce92:	f107 001c 	add.w	r0, r7, #28
 800ce96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800ce9e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800cea0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800cea2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800cea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800cea6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800cea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800ceaa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800ceac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800ceae:	431a      	orrs	r2, r3
             Init.ClockDiv
 800ceb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800ceb2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800ceb4:	68fa      	ldr	r2, [r7, #12]
 800ceb6:	4313      	orrs	r3, r2
 800ceb8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	685a      	ldr	r2, [r3, #4]
 800cebe:	4b07      	ldr	r3, [pc, #28]	@ (800cedc <SDMMC_Init+0x54>)
 800cec0:	4013      	ands	r3, r2
 800cec2:	68fa      	ldr	r2, [r7, #12]
 800cec4:	431a      	orrs	r2, r3
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ceca:	2300      	movs	r3, #0
}
 800cecc:	4618      	mov	r0, r3
 800cece:	3714      	adds	r7, #20
 800ced0:	46bd      	mov	sp, r7
 800ced2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced6:	b004      	add	sp, #16
 800ced8:	4770      	bx	lr
 800ceda:	bf00      	nop
 800cedc:	ffff8100 	.word	0xffff8100

0800cee0 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800cee0:	b480      	push	{r7}
 800cee2:	b083      	sub	sp, #12
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800ceee:	4618      	mov	r0, r3
 800cef0:	370c      	adds	r7, #12
 800cef2:	46bd      	mov	sp, r7
 800cef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef8:	4770      	bx	lr

0800cefa <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800cefa:	b480      	push	{r7}
 800cefc:	b083      	sub	sp, #12
 800cefe:	af00      	add	r7, sp, #0
 800cf00:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	2203      	movs	r2, #3
 800cf06:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800cf08:	2300      	movs	r3, #0
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	370c      	adds	r7, #12
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf14:	4770      	bx	lr

0800cf16 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800cf16:	b480      	push	{r7}
 800cf18:	b083      	sub	sp, #12
 800cf1a:	af00      	add	r7, sp, #0
 800cf1c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	f003 0303 	and.w	r3, r3, #3
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	370c      	adds	r7, #12
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf30:	4770      	bx	lr
	...

0800cf34 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800cf34:	b480      	push	{r7}
 800cf36:	b085      	sub	sp, #20
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800cf3e:	2300      	movs	r3, #0
 800cf40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	681a      	ldr	r2, [r3, #0]
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cf52:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800cf58:	431a      	orrs	r2, r3
                       Command->CPSM);
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800cf5e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cf60:	68fa      	ldr	r2, [r7, #12]
 800cf62:	4313      	orrs	r3, r2
 800cf64:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	68da      	ldr	r2, [r3, #12]
 800cf6a:	4b06      	ldr	r3, [pc, #24]	@ (800cf84 <SDMMC_SendCommand+0x50>)
 800cf6c:	4013      	ands	r3, r2
 800cf6e:	68fa      	ldr	r2, [r7, #12]
 800cf70:	431a      	orrs	r2, r3
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800cf76:	2300      	movs	r3, #0
}
 800cf78:	4618      	mov	r0, r3
 800cf7a:	3714      	adds	r7, #20
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf82:	4770      	bx	lr
 800cf84:	fffff000 	.word	0xfffff000

0800cf88 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b083      	sub	sp, #12
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	691b      	ldr	r3, [r3, #16]
 800cf94:	b2db      	uxtb	r3, r3
}
 800cf96:	4618      	mov	r0, r3
 800cf98:	370c      	adds	r7, #12
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa0:	4770      	bx	lr

0800cfa2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800cfa2:	b480      	push	{r7}
 800cfa4:	b085      	sub	sp, #20
 800cfa6:	af00      	add	r7, sp, #0
 800cfa8:	6078      	str	r0, [r7, #4]
 800cfaa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	3314      	adds	r3, #20
 800cfb0:	461a      	mov	r2, r3
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	4413      	add	r3, r2
 800cfb6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	681b      	ldr	r3, [r3, #0]
}  
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	3714      	adds	r7, #20
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc6:	4770      	bx	lr

0800cfc8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b085      	sub	sp, #20
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
 800cfd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	681a      	ldr	r2, [r3, #0]
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800cfde:	683b      	ldr	r3, [r7, #0]
 800cfe0:	685a      	ldr	r2, [r3, #4]
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cfee:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800cff0:	683b      	ldr	r3, [r7, #0]
 800cff2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800cff4:	431a      	orrs	r2, r3
                       Data->DPSM);
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800cffa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cffc:	68fa      	ldr	r2, [r7, #12]
 800cffe:	4313      	orrs	r3, r2
 800d000:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d006:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	431a      	orrs	r2, r3
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800d012:	2300      	movs	r3, #0

}
 800d014:	4618      	mov	r0, r3
 800d016:	3714      	adds	r7, #20
 800d018:	46bd      	mov	sp, r7
 800d01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01e:	4770      	bx	lr

0800d020 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b088      	sub	sp, #32
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
 800d028:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d02e:	2310      	movs	r3, #16
 800d030:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d032:	2340      	movs	r3, #64	@ 0x40
 800d034:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d036:	2300      	movs	r3, #0
 800d038:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d03a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d03e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d040:	f107 0308 	add.w	r3, r7, #8
 800d044:	4619      	mov	r1, r3
 800d046:	6878      	ldr	r0, [r7, #4]
 800d048:	f7ff ff74 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800d04c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d050:	2110      	movs	r1, #16
 800d052:	6878      	ldr	r0, [r7, #4]
 800d054:	f000 fa1a 	bl	800d48c <SDMMC_GetCmdResp1>
 800d058:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d05a:	69fb      	ldr	r3, [r7, #28]
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3720      	adds	r7, #32
 800d060:	46bd      	mov	sp, r7
 800d062:	bd80      	pop	{r7, pc}

0800d064 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b088      	sub	sp, #32
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
 800d06c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d072:	2311      	movs	r3, #17
 800d074:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d076:	2340      	movs	r3, #64	@ 0x40
 800d078:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d07a:	2300      	movs	r3, #0
 800d07c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d07e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d082:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d084:	f107 0308 	add.w	r3, r7, #8
 800d088:	4619      	mov	r1, r3
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f7ff ff52 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d090:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d094:	2111      	movs	r1, #17
 800d096:	6878      	ldr	r0, [r7, #4]
 800d098:	f000 f9f8 	bl	800d48c <SDMMC_GetCmdResp1>
 800d09c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d09e:	69fb      	ldr	r3, [r7, #28]
}
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	3720      	adds	r7, #32
 800d0a4:	46bd      	mov	sp, r7
 800d0a6:	bd80      	pop	{r7, pc}

0800d0a8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b088      	sub	sp, #32
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
 800d0b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d0b2:	683b      	ldr	r3, [r7, #0]
 800d0b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d0b6:	2312      	movs	r3, #18
 800d0b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d0ba:	2340      	movs	r3, #64	@ 0x40
 800d0bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d0c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d0c6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d0c8:	f107 0308 	add.w	r3, r7, #8
 800d0cc:	4619      	mov	r1, r3
 800d0ce:	6878      	ldr	r0, [r7, #4]
 800d0d0:	f7ff ff30 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d0d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d0d8:	2112      	movs	r1, #18
 800d0da:	6878      	ldr	r0, [r7, #4]
 800d0dc:	f000 f9d6 	bl	800d48c <SDMMC_GetCmdResp1>
 800d0e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d0e2:	69fb      	ldr	r3, [r7, #28]
}
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	3720      	adds	r7, #32
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	bd80      	pop	{r7, pc}

0800d0ec <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b088      	sub	sp, #32
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
 800d0f4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d0fa:	2318      	movs	r3, #24
 800d0fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d0fe:	2340      	movs	r3, #64	@ 0x40
 800d100:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d102:	2300      	movs	r3, #0
 800d104:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d106:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d10a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d10c:	f107 0308 	add.w	r3, r7, #8
 800d110:	4619      	mov	r1, r3
 800d112:	6878      	ldr	r0, [r7, #4]
 800d114:	f7ff ff0e 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d118:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d11c:	2118      	movs	r1, #24
 800d11e:	6878      	ldr	r0, [r7, #4]
 800d120:	f000 f9b4 	bl	800d48c <SDMMC_GetCmdResp1>
 800d124:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d126:	69fb      	ldr	r3, [r7, #28]
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3720      	adds	r7, #32
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}

0800d130 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b088      	sub	sp, #32
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d13e:	2319      	movs	r3, #25
 800d140:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d142:	2340      	movs	r3, #64	@ 0x40
 800d144:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d146:	2300      	movs	r3, #0
 800d148:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d14a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d14e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d150:	f107 0308 	add.w	r3, r7, #8
 800d154:	4619      	mov	r1, r3
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f7ff feec 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d15c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d160:	2119      	movs	r1, #25
 800d162:	6878      	ldr	r0, [r7, #4]
 800d164:	f000 f992 	bl	800d48c <SDMMC_GetCmdResp1>
 800d168:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d16a:	69fb      	ldr	r3, [r7, #28]
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3720      	adds	r7, #32
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}

0800d174 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b088      	sub	sp, #32
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d17c:	2300      	movs	r3, #0
 800d17e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d180:	230c      	movs	r3, #12
 800d182:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d184:	2340      	movs	r3, #64	@ 0x40
 800d186:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d188:	2300      	movs	r3, #0
 800d18a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d18c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d190:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d192:	f107 0308 	add.w	r3, r7, #8
 800d196:	4619      	mov	r1, r3
 800d198:	6878      	ldr	r0, [r7, #4]
 800d19a:	f7ff fecb 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800d19e:	4a05      	ldr	r2, [pc, #20]	@ (800d1b4 <SDMMC_CmdStopTransfer+0x40>)
 800d1a0:	210c      	movs	r1, #12
 800d1a2:	6878      	ldr	r0, [r7, #4]
 800d1a4:	f000 f972 	bl	800d48c <SDMMC_GetCmdResp1>
 800d1a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d1aa:	69fb      	ldr	r3, [r7, #28]
}
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	3720      	adds	r7, #32
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	bd80      	pop	{r7, pc}
 800d1b4:	05f5e100 	.word	0x05f5e100

0800d1b8 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b08a      	sub	sp, #40	@ 0x28
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	60f8      	str	r0, [r7, #12]
 800d1c0:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d1c8:	2307      	movs	r3, #7
 800d1ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d1cc:	2340      	movs	r3, #64	@ 0x40
 800d1ce:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d1d8:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d1da:	f107 0310 	add.w	r3, r7, #16
 800d1de:	4619      	mov	r1, r3
 800d1e0:	68f8      	ldr	r0, [r7, #12]
 800d1e2:	f7ff fea7 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800d1e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d1ea:	2107      	movs	r1, #7
 800d1ec:	68f8      	ldr	r0, [r7, #12]
 800d1ee:	f000 f94d 	bl	800d48c <SDMMC_GetCmdResp1>
 800d1f2:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800d1f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	3728      	adds	r7, #40	@ 0x28
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	bd80      	pop	{r7, pc}

0800d1fe <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800d1fe:	b580      	push	{r7, lr}
 800d200:	b088      	sub	sp, #32
 800d202:	af00      	add	r7, sp, #0
 800d204:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800d206:	2300      	movs	r3, #0
 800d208:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d20a:	2300      	movs	r3, #0
 800d20c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800d20e:	2300      	movs	r3, #0
 800d210:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d212:	2300      	movs	r3, #0
 800d214:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d216:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d21a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d21c:	f107 0308 	add.w	r3, r7, #8
 800d220:	4619      	mov	r1, r3
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f7ff fe86 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800d228:	6878      	ldr	r0, [r7, #4]
 800d22a:	f000 fb67 	bl	800d8fc <SDMMC_GetCmdError>
 800d22e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d230:	69fb      	ldr	r3, [r7, #28]
}
 800d232:	4618      	mov	r0, r3
 800d234:	3720      	adds	r7, #32
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}

0800d23a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800d23a:	b580      	push	{r7, lr}
 800d23c:	b088      	sub	sp, #32
 800d23e:	af00      	add	r7, sp, #0
 800d240:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800d242:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800d246:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d248:	2308      	movs	r3, #8
 800d24a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d24c:	2340      	movs	r3, #64	@ 0x40
 800d24e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d250:	2300      	movs	r3, #0
 800d252:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d254:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d258:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d25a:	f107 0308 	add.w	r3, r7, #8
 800d25e:	4619      	mov	r1, r3
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f7ff fe67 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f000 fafa 	bl	800d860 <SDMMC_GetCmdResp7>
 800d26c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d26e:	69fb      	ldr	r3, [r7, #28]
}
 800d270:	4618      	mov	r0, r3
 800d272:	3720      	adds	r7, #32
 800d274:	46bd      	mov	sp, r7
 800d276:	bd80      	pop	{r7, pc}

0800d278 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b088      	sub	sp, #32
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
 800d280:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800d286:	2337      	movs	r3, #55	@ 0x37
 800d288:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d28a:	2340      	movs	r3, #64	@ 0x40
 800d28c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d28e:	2300      	movs	r3, #0
 800d290:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d292:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d296:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d298:	f107 0308 	add.w	r3, r7, #8
 800d29c:	4619      	mov	r1, r3
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f7ff fe48 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800d2a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d2a8:	2137      	movs	r1, #55	@ 0x37
 800d2aa:	6878      	ldr	r0, [r7, #4]
 800d2ac:	f000 f8ee 	bl	800d48c <SDMMC_GetCmdResp1>
 800d2b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d2b2:	69fb      	ldr	r3, [r7, #28]
}
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	3720      	adds	r7, #32
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	bd80      	pop	{r7, pc}

0800d2bc <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b088      	sub	sp, #32
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
 800d2c4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800d2c6:	683a      	ldr	r2, [r7, #0]
 800d2c8:	4b0d      	ldr	r3, [pc, #52]	@ (800d300 <SDMMC_CmdAppOperCommand+0x44>)
 800d2ca:	4313      	orrs	r3, r2
 800d2cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800d2ce:	2329      	movs	r3, #41	@ 0x29
 800d2d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d2d2:	2340      	movs	r3, #64	@ 0x40
 800d2d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d2da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d2e0:	f107 0308 	add.w	r3, r7, #8
 800d2e4:	4619      	mov	r1, r3
 800d2e6:	6878      	ldr	r0, [r7, #4]
 800d2e8:	f7ff fe24 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800d2ec:	6878      	ldr	r0, [r7, #4]
 800d2ee:	f000 fa03 	bl	800d6f8 <SDMMC_GetCmdResp3>
 800d2f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d2f4:	69fb      	ldr	r3, [r7, #28]
}
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	3720      	adds	r7, #32
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	bd80      	pop	{r7, pc}
 800d2fe:	bf00      	nop
 800d300:	80100000 	.word	0x80100000

0800d304 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b088      	sub	sp, #32
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
 800d30c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800d312:	2306      	movs	r3, #6
 800d314:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d316:	2340      	movs	r3, #64	@ 0x40
 800d318:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d31a:	2300      	movs	r3, #0
 800d31c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d31e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d322:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d324:	f107 0308 	add.w	r3, r7, #8
 800d328:	4619      	mov	r1, r3
 800d32a:	6878      	ldr	r0, [r7, #4]
 800d32c:	f7ff fe02 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800d330:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d334:	2106      	movs	r1, #6
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	f000 f8a8 	bl	800d48c <SDMMC_GetCmdResp1>
 800d33c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d33e:	69fb      	ldr	r3, [r7, #28]
}
 800d340:	4618      	mov	r0, r3
 800d342:	3720      	adds	r7, #32
 800d344:	46bd      	mov	sp, r7
 800d346:	bd80      	pop	{r7, pc}

0800d348 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b088      	sub	sp, #32
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800d350:	2300      	movs	r3, #0
 800d352:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d354:	2333      	movs	r3, #51	@ 0x33
 800d356:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d358:	2340      	movs	r3, #64	@ 0x40
 800d35a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d35c:	2300      	movs	r3, #0
 800d35e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d360:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d364:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d366:	f107 0308 	add.w	r3, r7, #8
 800d36a:	4619      	mov	r1, r3
 800d36c:	6878      	ldr	r0, [r7, #4]
 800d36e:	f7ff fde1 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800d372:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d376:	2133      	movs	r1, #51	@ 0x33
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	f000 f887 	bl	800d48c <SDMMC_GetCmdResp1>
 800d37e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d380:	69fb      	ldr	r3, [r7, #28]
}
 800d382:	4618      	mov	r0, r3
 800d384:	3720      	adds	r7, #32
 800d386:	46bd      	mov	sp, r7
 800d388:	bd80      	pop	{r7, pc}

0800d38a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800d38a:	b580      	push	{r7, lr}
 800d38c:	b088      	sub	sp, #32
 800d38e:	af00      	add	r7, sp, #0
 800d390:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800d392:	2300      	movs	r3, #0
 800d394:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d396:	2302      	movs	r3, #2
 800d398:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d39a:	23c0      	movs	r3, #192	@ 0xc0
 800d39c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d3a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d3a6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d3a8:	f107 0308 	add.w	r3, r7, #8
 800d3ac:	4619      	mov	r1, r3
 800d3ae:	6878      	ldr	r0, [r7, #4]
 800d3b0:	f7ff fdc0 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d3b4:	6878      	ldr	r0, [r7, #4]
 800d3b6:	f000 f957 	bl	800d668 <SDMMC_GetCmdResp2>
 800d3ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d3bc:	69fb      	ldr	r3, [r7, #28]
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3720      	adds	r7, #32
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}

0800d3c6 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d3c6:	b580      	push	{r7, lr}
 800d3c8:	b088      	sub	sp, #32
 800d3ca:	af00      	add	r7, sp, #0
 800d3cc:	6078      	str	r0, [r7, #4]
 800d3ce:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800d3d4:	2309      	movs	r3, #9
 800d3d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d3d8:	23c0      	movs	r3, #192	@ 0xc0
 800d3da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d3dc:	2300      	movs	r3, #0
 800d3de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d3e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d3e4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d3e6:	f107 0308 	add.w	r3, r7, #8
 800d3ea:	4619      	mov	r1, r3
 800d3ec:	6878      	ldr	r0, [r7, #4]
 800d3ee:	f7ff fda1 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d3f2:	6878      	ldr	r0, [r7, #4]
 800d3f4:	f000 f938 	bl	800d668 <SDMMC_GetCmdResp2>
 800d3f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d3fa:	69fb      	ldr	r3, [r7, #28]
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3720      	adds	r7, #32
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}

0800d404 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b088      	sub	sp, #32
 800d408:	af00      	add	r7, sp, #0
 800d40a:	6078      	str	r0, [r7, #4]
 800d40c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800d40e:	2300      	movs	r3, #0
 800d410:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d412:	2303      	movs	r3, #3
 800d414:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d416:	2340      	movs	r3, #64	@ 0x40
 800d418:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d41a:	2300      	movs	r3, #0
 800d41c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d41e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d422:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d424:	f107 0308 	add.w	r3, r7, #8
 800d428:	4619      	mov	r1, r3
 800d42a:	6878      	ldr	r0, [r7, #4]
 800d42c:	f7ff fd82 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800d430:	683a      	ldr	r2, [r7, #0]
 800d432:	2103      	movs	r1, #3
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f000 f99d 	bl	800d774 <SDMMC_GetCmdResp6>
 800d43a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d43c:	69fb      	ldr	r3, [r7, #28]
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3720      	adds	r7, #32
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}

0800d446 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d446:	b580      	push	{r7, lr}
 800d448:	b088      	sub	sp, #32
 800d44a:	af00      	add	r7, sp, #0
 800d44c:	6078      	str	r0, [r7, #4]
 800d44e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800d454:	230d      	movs	r3, #13
 800d456:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d458:	2340      	movs	r3, #64	@ 0x40
 800d45a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d45c:	2300      	movs	r3, #0
 800d45e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d460:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d464:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d466:	f107 0308 	add.w	r3, r7, #8
 800d46a:	4619      	mov	r1, r3
 800d46c:	6878      	ldr	r0, [r7, #4]
 800d46e:	f7ff fd61 	bl	800cf34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800d472:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d476:	210d      	movs	r1, #13
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f000 f807 	bl	800d48c <SDMMC_GetCmdResp1>
 800d47e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d480:	69fb      	ldr	r3, [r7, #28]
}
 800d482:	4618      	mov	r0, r3
 800d484:	3720      	adds	r7, #32
 800d486:	46bd      	mov	sp, r7
 800d488:	bd80      	pop	{r7, pc}
	...

0800d48c <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800d48c:	b580      	push	{r7, lr}
 800d48e:	b088      	sub	sp, #32
 800d490:	af00      	add	r7, sp, #0
 800d492:	60f8      	str	r0, [r7, #12]
 800d494:	460b      	mov	r3, r1
 800d496:	607a      	str	r2, [r7, #4]
 800d498:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800d49a:	4b70      	ldr	r3, [pc, #448]	@ (800d65c <SDMMC_GetCmdResp1+0x1d0>)
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	4a70      	ldr	r2, [pc, #448]	@ (800d660 <SDMMC_GetCmdResp1+0x1d4>)
 800d4a0:	fba2 2303 	umull	r2, r3, r2, r3
 800d4a4:	0a5a      	lsrs	r2, r3, #9
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	fb02 f303 	mul.w	r3, r2, r3
 800d4ac:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800d4ae:	69fb      	ldr	r3, [r7, #28]
 800d4b0:	1e5a      	subs	r2, r3, #1
 800d4b2:	61fa      	str	r2, [r7, #28]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d102      	bne.n	800d4be <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d4b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d4bc:	e0c9      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4c2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d4c4:	69bb      	ldr	r3, [r7, #24]
 800d4c6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d0ef      	beq.n	800d4ae <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d4ce:	69bb      	ldr	r3, [r7, #24]
 800d4d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d1ea      	bne.n	800d4ae <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4dc:	f003 0304 	and.w	r3, r3, #4
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d004      	beq.n	800d4ee <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	2204      	movs	r2, #4
 800d4e8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d4ea:	2304      	movs	r3, #4
 800d4ec:	e0b1      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4f2:	f003 0301 	and.w	r3, r3, #1
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d004      	beq.n	800d504 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	2201      	movs	r2, #1
 800d4fe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d500:	2301      	movs	r3, #1
 800d502:	e0a6      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	22c5      	movs	r2, #197	@ 0xc5
 800d508:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d50a:	68f8      	ldr	r0, [r7, #12]
 800d50c:	f7ff fd3c 	bl	800cf88 <SDMMC_GetCommandResponse>
 800d510:	4603      	mov	r3, r0
 800d512:	461a      	mov	r2, r3
 800d514:	7afb      	ldrb	r3, [r7, #11]
 800d516:	4293      	cmp	r3, r2
 800d518:	d001      	beq.n	800d51e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d51a:	2301      	movs	r3, #1
 800d51c:	e099      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800d51e:	2100      	movs	r1, #0
 800d520:	68f8      	ldr	r0, [r7, #12]
 800d522:	f7ff fd3e 	bl	800cfa2 <SDMMC_GetResponse>
 800d526:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d528:	697a      	ldr	r2, [r7, #20]
 800d52a:	4b4e      	ldr	r3, [pc, #312]	@ (800d664 <SDMMC_GetCmdResp1+0x1d8>)
 800d52c:	4013      	ands	r3, r2
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d101      	bne.n	800d536 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800d532:	2300      	movs	r3, #0
 800d534:	e08d      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d536:	697b      	ldr	r3, [r7, #20]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	da02      	bge.n	800d542 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d53c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d540:	e087      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d542:	697b      	ldr	r3, [r7, #20]
 800d544:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d001      	beq.n	800d550 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d54c:	2340      	movs	r3, #64	@ 0x40
 800d54e:	e080      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d550:	697b      	ldr	r3, [r7, #20]
 800d552:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d556:	2b00      	cmp	r3, #0
 800d558:	d001      	beq.n	800d55e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d55a:	2380      	movs	r3, #128	@ 0x80
 800d55c:	e079      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d55e:	697b      	ldr	r3, [r7, #20]
 800d560:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d564:	2b00      	cmp	r3, #0
 800d566:	d002      	beq.n	800d56e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d568:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d56c:	e071      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d56e:	697b      	ldr	r3, [r7, #20]
 800d570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d574:	2b00      	cmp	r3, #0
 800d576:	d002      	beq.n	800d57e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d578:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d57c:	e069      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d57e:	697b      	ldr	r3, [r7, #20]
 800d580:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d584:	2b00      	cmp	r3, #0
 800d586:	d002      	beq.n	800d58e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d588:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d58c:	e061      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d594:	2b00      	cmp	r3, #0
 800d596:	d002      	beq.n	800d59e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d598:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d59c:	e059      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d59e:	697b      	ldr	r3, [r7, #20]
 800d5a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d002      	beq.n	800d5ae <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d5a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d5ac:	e051      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d5ae:	697b      	ldr	r3, [r7, #20]
 800d5b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d002      	beq.n	800d5be <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d5b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d5bc:	e049      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d5be:	697b      	ldr	r3, [r7, #20]
 800d5c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d002      	beq.n	800d5ce <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d5c8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800d5cc:	e041      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d5ce:	697b      	ldr	r3, [r7, #20]
 800d5d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d002      	beq.n	800d5de <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800d5d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d5dc:	e039      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d5de:	697b      	ldr	r3, [r7, #20]
 800d5e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d002      	beq.n	800d5ee <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d5e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800d5ec:	e031      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d5ee:	697b      	ldr	r3, [r7, #20]
 800d5f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d002      	beq.n	800d5fe <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d5f8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800d5fc:	e029      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d604:	2b00      	cmp	r3, #0
 800d606:	d002      	beq.n	800d60e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d608:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d60c:	e021      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d60e:	697b      	ldr	r3, [r7, #20]
 800d610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d614:	2b00      	cmp	r3, #0
 800d616:	d002      	beq.n	800d61e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d618:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800d61c:	e019      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d61e:	697b      	ldr	r3, [r7, #20]
 800d620:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d624:	2b00      	cmp	r3, #0
 800d626:	d002      	beq.n	800d62e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d628:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800d62c:	e011      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d62e:	697b      	ldr	r3, [r7, #20]
 800d630:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d634:	2b00      	cmp	r3, #0
 800d636:	d002      	beq.n	800d63e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800d638:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800d63c:	e009      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800d63e:	697b      	ldr	r3, [r7, #20]
 800d640:	f003 0308 	and.w	r3, r3, #8
 800d644:	2b00      	cmp	r3, #0
 800d646:	d002      	beq.n	800d64e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d648:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800d64c:	e001      	b.n	800d652 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d64e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800d652:	4618      	mov	r0, r3
 800d654:	3720      	adds	r7, #32
 800d656:	46bd      	mov	sp, r7
 800d658:	bd80      	pop	{r7, pc}
 800d65a:	bf00      	nop
 800d65c:	20000000 	.word	0x20000000
 800d660:	10624dd3 	.word	0x10624dd3
 800d664:	fdffe008 	.word	0xfdffe008

0800d668 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800d668:	b480      	push	{r7}
 800d66a:	b085      	sub	sp, #20
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d670:	4b1f      	ldr	r3, [pc, #124]	@ (800d6f0 <SDMMC_GetCmdResp2+0x88>)
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	4a1f      	ldr	r2, [pc, #124]	@ (800d6f4 <SDMMC_GetCmdResp2+0x8c>)
 800d676:	fba2 2303 	umull	r2, r3, r2, r3
 800d67a:	0a5b      	lsrs	r3, r3, #9
 800d67c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d680:	fb02 f303 	mul.w	r3, r2, r3
 800d684:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	1e5a      	subs	r2, r3, #1
 800d68a:	60fa      	str	r2, [r7, #12]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d102      	bne.n	800d696 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d690:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d694:	e026      	b.n	800d6e4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d69a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d69c:	68bb      	ldr	r3, [r7, #8]
 800d69e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d0ef      	beq.n	800d686 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d1ea      	bne.n	800d686 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6b4:	f003 0304 	and.w	r3, r3, #4
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d004      	beq.n	800d6c6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2204      	movs	r2, #4
 800d6c0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d6c2:	2304      	movs	r3, #4
 800d6c4:	e00e      	b.n	800d6e4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6ca:	f003 0301 	and.w	r3, r3, #1
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d004      	beq.n	800d6dc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	2201      	movs	r2, #1
 800d6d6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d6d8:	2301      	movs	r3, #1
 800d6da:	e003      	b.n	800d6e4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	22c5      	movs	r2, #197	@ 0xc5
 800d6e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800d6e2:	2300      	movs	r3, #0
}
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	3714      	adds	r7, #20
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ee:	4770      	bx	lr
 800d6f0:	20000000 	.word	0x20000000
 800d6f4:	10624dd3 	.word	0x10624dd3

0800d6f8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b085      	sub	sp, #20
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d700:	4b1a      	ldr	r3, [pc, #104]	@ (800d76c <SDMMC_GetCmdResp3+0x74>)
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	4a1a      	ldr	r2, [pc, #104]	@ (800d770 <SDMMC_GetCmdResp3+0x78>)
 800d706:	fba2 2303 	umull	r2, r3, r2, r3
 800d70a:	0a5b      	lsrs	r3, r3, #9
 800d70c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d710:	fb02 f303 	mul.w	r3, r2, r3
 800d714:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	1e5a      	subs	r2, r3, #1
 800d71a:	60fa      	str	r2, [r7, #12]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d102      	bne.n	800d726 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d720:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d724:	e01b      	b.n	800d75e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d72a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d72c:	68bb      	ldr	r3, [r7, #8]
 800d72e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d732:	2b00      	cmp	r3, #0
 800d734:	d0ef      	beq.n	800d716 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d1ea      	bne.n	800d716 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d744:	f003 0304 	and.w	r3, r3, #4
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d004      	beq.n	800d756 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2204      	movs	r2, #4
 800d750:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d752:	2304      	movs	r3, #4
 800d754:	e003      	b.n	800d75e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	22c5      	movs	r2, #197	@ 0xc5
 800d75a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800d75c:	2300      	movs	r3, #0
}
 800d75e:	4618      	mov	r0, r3
 800d760:	3714      	adds	r7, #20
 800d762:	46bd      	mov	sp, r7
 800d764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d768:	4770      	bx	lr
 800d76a:	bf00      	nop
 800d76c:	20000000 	.word	0x20000000
 800d770:	10624dd3 	.word	0x10624dd3

0800d774 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b088      	sub	sp, #32
 800d778:	af00      	add	r7, sp, #0
 800d77a:	60f8      	str	r0, [r7, #12]
 800d77c:	460b      	mov	r3, r1
 800d77e:	607a      	str	r2, [r7, #4]
 800d780:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d782:	4b35      	ldr	r3, [pc, #212]	@ (800d858 <SDMMC_GetCmdResp6+0xe4>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	4a35      	ldr	r2, [pc, #212]	@ (800d85c <SDMMC_GetCmdResp6+0xe8>)
 800d788:	fba2 2303 	umull	r2, r3, r2, r3
 800d78c:	0a5b      	lsrs	r3, r3, #9
 800d78e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d792:	fb02 f303 	mul.w	r3, r2, r3
 800d796:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800d798:	69fb      	ldr	r3, [r7, #28]
 800d79a:	1e5a      	subs	r2, r3, #1
 800d79c:	61fa      	str	r2, [r7, #28]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d102      	bne.n	800d7a8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d7a2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d7a6:	e052      	b.n	800d84e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7ac:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d7ae:	69bb      	ldr	r3, [r7, #24]
 800d7b0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d0ef      	beq.n	800d798 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d7b8:	69bb      	ldr	r3, [r7, #24]
 800d7ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d1ea      	bne.n	800d798 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7c6:	f003 0304 	and.w	r3, r3, #4
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d004      	beq.n	800d7d8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	2204      	movs	r2, #4
 800d7d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d7d4:	2304      	movs	r3, #4
 800d7d6:	e03a      	b.n	800d84e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7dc:	f003 0301 	and.w	r3, r3, #1
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d004      	beq.n	800d7ee <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	2201      	movs	r2, #1
 800d7e8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	e02f      	b.n	800d84e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d7ee:	68f8      	ldr	r0, [r7, #12]
 800d7f0:	f7ff fbca 	bl	800cf88 <SDMMC_GetCommandResponse>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	461a      	mov	r2, r3
 800d7f8:	7afb      	ldrb	r3, [r7, #11]
 800d7fa:	4293      	cmp	r3, r2
 800d7fc:	d001      	beq.n	800d802 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d7fe:	2301      	movs	r3, #1
 800d800:	e025      	b.n	800d84e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	22c5      	movs	r2, #197	@ 0xc5
 800d806:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800d808:	2100      	movs	r1, #0
 800d80a:	68f8      	ldr	r0, [r7, #12]
 800d80c:	f7ff fbc9 	bl	800cfa2 <SDMMC_GetResponse>
 800d810:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800d812:	697b      	ldr	r3, [r7, #20]
 800d814:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d106      	bne.n	800d82a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800d81c:	697b      	ldr	r3, [r7, #20]
 800d81e:	0c1b      	lsrs	r3, r3, #16
 800d820:	b29a      	uxth	r2, r3
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800d826:	2300      	movs	r3, #0
 800d828:	e011      	b.n	800d84e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d830:	2b00      	cmp	r3, #0
 800d832:	d002      	beq.n	800d83a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d834:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d838:	e009      	b.n	800d84e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800d83a:	697b      	ldr	r3, [r7, #20]
 800d83c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d840:	2b00      	cmp	r3, #0
 800d842:	d002      	beq.n	800d84a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d844:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d848:	e001      	b.n	800d84e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d84a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800d84e:	4618      	mov	r0, r3
 800d850:	3720      	adds	r7, #32
 800d852:	46bd      	mov	sp, r7
 800d854:	bd80      	pop	{r7, pc}
 800d856:	bf00      	nop
 800d858:	20000000 	.word	0x20000000
 800d85c:	10624dd3 	.word	0x10624dd3

0800d860 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800d860:	b480      	push	{r7}
 800d862:	b085      	sub	sp, #20
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d868:	4b22      	ldr	r3, [pc, #136]	@ (800d8f4 <SDMMC_GetCmdResp7+0x94>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	4a22      	ldr	r2, [pc, #136]	@ (800d8f8 <SDMMC_GetCmdResp7+0x98>)
 800d86e:	fba2 2303 	umull	r2, r3, r2, r3
 800d872:	0a5b      	lsrs	r3, r3, #9
 800d874:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d878:	fb02 f303 	mul.w	r3, r2, r3
 800d87c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	1e5a      	subs	r2, r3, #1
 800d882:	60fa      	str	r2, [r7, #12]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d102      	bne.n	800d88e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d888:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d88c:	e02c      	b.n	800d8e8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d892:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d894:	68bb      	ldr	r3, [r7, #8]
 800d896:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d0ef      	beq.n	800d87e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d89e:	68bb      	ldr	r3, [r7, #8]
 800d8a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d1ea      	bne.n	800d87e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8ac:	f003 0304 	and.w	r3, r3, #4
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d004      	beq.n	800d8be <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	2204      	movs	r2, #4
 800d8b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d8ba:	2304      	movs	r3, #4
 800d8bc:	e014      	b.n	800d8e8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8c2:	f003 0301 	and.w	r3, r3, #1
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d004      	beq.n	800d8d4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2201      	movs	r2, #1
 800d8ce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d8d0:	2301      	movs	r3, #1
 800d8d2:	e009      	b.n	800d8e8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d002      	beq.n	800d8e6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2240      	movs	r2, #64	@ 0x40
 800d8e4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800d8e6:	2300      	movs	r3, #0
  
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3714      	adds	r7, #20
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f2:	4770      	bx	lr
 800d8f4:	20000000 	.word	0x20000000
 800d8f8:	10624dd3 	.word	0x10624dd3

0800d8fc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800d8fc:	b480      	push	{r7}
 800d8fe:	b085      	sub	sp, #20
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d904:	4b11      	ldr	r3, [pc, #68]	@ (800d94c <SDMMC_GetCmdError+0x50>)
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	4a11      	ldr	r2, [pc, #68]	@ (800d950 <SDMMC_GetCmdError+0x54>)
 800d90a:	fba2 2303 	umull	r2, r3, r2, r3
 800d90e:	0a5b      	lsrs	r3, r3, #9
 800d910:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d914:	fb02 f303 	mul.w	r3, r2, r3
 800d918:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	1e5a      	subs	r2, r3, #1
 800d91e:	60fa      	str	r2, [r7, #12]
 800d920:	2b00      	cmp	r3, #0
 800d922:	d102      	bne.n	800d92a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d924:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d928:	e009      	b.n	800d93e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d92e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d932:	2b00      	cmp	r3, #0
 800d934:	d0f1      	beq.n	800d91a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	22c5      	movs	r2, #197	@ 0xc5
 800d93a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800d93c:	2300      	movs	r3, #0
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3714      	adds	r7, #20
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr
 800d94a:	bf00      	nop
 800d94c:	20000000 	.word	0x20000000
 800d950:	10624dd3 	.word	0x10624dd3

0800d954 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d954:	b084      	sub	sp, #16
 800d956:	b580      	push	{r7, lr}
 800d958:	b084      	sub	sp, #16
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
 800d95e:	f107 001c 	add.w	r0, r7, #28
 800d962:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d966:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800d96a:	2b01      	cmp	r3, #1
 800d96c:	d121      	bne.n	800d9b2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d972:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	68da      	ldr	r2, [r3, #12]
 800d97e:	4b21      	ldr	r3, [pc, #132]	@ (800da04 <USB_CoreInit+0xb0>)
 800d980:	4013      	ands	r3, r2
 800d982:	687a      	ldr	r2, [r7, #4]
 800d984:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	68db      	ldr	r3, [r3, #12]
 800d98a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d992:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d996:	2b01      	cmp	r3, #1
 800d998:	d105      	bne.n	800d9a6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	68db      	ldr	r3, [r3, #12]
 800d99e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d9a6:	6878      	ldr	r0, [r7, #4]
 800d9a8:	f000 f9d4 	bl	800dd54 <USB_CoreReset>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	73fb      	strb	r3, [r7, #15]
 800d9b0:	e010      	b.n	800d9d4 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	68db      	ldr	r3, [r3, #12]
 800d9b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d9be:	6878      	ldr	r0, [r7, #4]
 800d9c0:	f000 f9c8 	bl	800dd54 <USB_CoreReset>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9cc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800d9d4:	7fbb      	ldrb	r3, [r7, #30]
 800d9d6:	2b01      	cmp	r3, #1
 800d9d8:	d10b      	bne.n	800d9f2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	689b      	ldr	r3, [r3, #8]
 800d9de:	f043 0206 	orr.w	r2, r3, #6
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	689b      	ldr	r3, [r3, #8]
 800d9ea:	f043 0220 	orr.w	r2, r3, #32
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800d9f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	3710      	adds	r7, #16
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d9fe:	b004      	add	sp, #16
 800da00:	4770      	bx	lr
 800da02:	bf00      	nop
 800da04:	ffbdffbf 	.word	0xffbdffbf

0800da08 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800da08:	b480      	push	{r7}
 800da0a:	b083      	sub	sp, #12
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	689b      	ldr	r3, [r3, #8]
 800da14:	f043 0201 	orr.w	r2, r3, #1
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800da1c:	2300      	movs	r3, #0
}
 800da1e:	4618      	mov	r0, r3
 800da20:	370c      	adds	r7, #12
 800da22:	46bd      	mov	sp, r7
 800da24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da28:	4770      	bx	lr

0800da2a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800da2a:	b480      	push	{r7}
 800da2c:	b083      	sub	sp, #12
 800da2e:	af00      	add	r7, sp, #0
 800da30:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	689b      	ldr	r3, [r3, #8]
 800da36:	f023 0201 	bic.w	r2, r3, #1
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800da3e:	2300      	movs	r3, #0
}
 800da40:	4618      	mov	r0, r3
 800da42:	370c      	adds	r7, #12
 800da44:	46bd      	mov	sp, r7
 800da46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4a:	4770      	bx	lr

0800da4c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b084      	sub	sp, #16
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
 800da54:	460b      	mov	r3, r1
 800da56:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800da58:	2300      	movs	r3, #0
 800da5a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	68db      	ldr	r3, [r3, #12]
 800da60:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800da68:	78fb      	ldrb	r3, [r7, #3]
 800da6a:	2b01      	cmp	r3, #1
 800da6c:	d115      	bne.n	800da9a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	68db      	ldr	r3, [r3, #12]
 800da72:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800da7a:	200a      	movs	r0, #10
 800da7c:	f7f5 fa86 	bl	8002f8c <HAL_Delay>
      ms += 10U;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	330a      	adds	r3, #10
 800da84:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800da86:	6878      	ldr	r0, [r7, #4]
 800da88:	f000 f956 	bl	800dd38 <USB_GetMode>
 800da8c:	4603      	mov	r3, r0
 800da8e:	2b01      	cmp	r3, #1
 800da90:	d01e      	beq.n	800dad0 <USB_SetCurrentMode+0x84>
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	2bc7      	cmp	r3, #199	@ 0xc7
 800da96:	d9f0      	bls.n	800da7a <USB_SetCurrentMode+0x2e>
 800da98:	e01a      	b.n	800dad0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800da9a:	78fb      	ldrb	r3, [r7, #3]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d115      	bne.n	800dacc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	68db      	ldr	r3, [r3, #12]
 800daa4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800daac:	200a      	movs	r0, #10
 800daae:	f7f5 fa6d 	bl	8002f8c <HAL_Delay>
      ms += 10U;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	330a      	adds	r3, #10
 800dab6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800dab8:	6878      	ldr	r0, [r7, #4]
 800daba:	f000 f93d 	bl	800dd38 <USB_GetMode>
 800dabe:	4603      	mov	r3, r0
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d005      	beq.n	800dad0 <USB_SetCurrentMode+0x84>
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	2bc7      	cmp	r3, #199	@ 0xc7
 800dac8:	d9f0      	bls.n	800daac <USB_SetCurrentMode+0x60>
 800daca:	e001      	b.n	800dad0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800dacc:	2301      	movs	r3, #1
 800dace:	e005      	b.n	800dadc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	2bc8      	cmp	r3, #200	@ 0xc8
 800dad4:	d101      	bne.n	800dada <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800dad6:	2301      	movs	r3, #1
 800dad8:	e000      	b.n	800dadc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800dada:	2300      	movs	r3, #0
}
 800dadc:	4618      	mov	r0, r3
 800dade:	3710      	adds	r7, #16
 800dae0:	46bd      	mov	sp, r7
 800dae2:	bd80      	pop	{r7, pc}

0800dae4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800dae4:	b480      	push	{r7}
 800dae6:	b085      	sub	sp, #20
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
 800daec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800daee:	2300      	movs	r3, #0
 800daf0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	3301      	adds	r3, #1
 800daf6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dafe:	d901      	bls.n	800db04 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800db00:	2303      	movs	r3, #3
 800db02:	e01b      	b.n	800db3c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	691b      	ldr	r3, [r3, #16]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	daf2      	bge.n	800daf2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800db0c:	2300      	movs	r3, #0
 800db0e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	019b      	lsls	r3, r3, #6
 800db14:	f043 0220 	orr.w	r2, r3, #32
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	3301      	adds	r3, #1
 800db20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800db28:	d901      	bls.n	800db2e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800db2a:	2303      	movs	r3, #3
 800db2c:	e006      	b.n	800db3c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	691b      	ldr	r3, [r3, #16]
 800db32:	f003 0320 	and.w	r3, r3, #32
 800db36:	2b20      	cmp	r3, #32
 800db38:	d0f0      	beq.n	800db1c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800db3a:	2300      	movs	r3, #0
}
 800db3c:	4618      	mov	r0, r3
 800db3e:	3714      	adds	r7, #20
 800db40:	46bd      	mov	sp, r7
 800db42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db46:	4770      	bx	lr

0800db48 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800db48:	b480      	push	{r7}
 800db4a:	b085      	sub	sp, #20
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800db50:	2300      	movs	r3, #0
 800db52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	3301      	adds	r3, #1
 800db58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800db60:	d901      	bls.n	800db66 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800db62:	2303      	movs	r3, #3
 800db64:	e018      	b.n	800db98 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	691b      	ldr	r3, [r3, #16]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	daf2      	bge.n	800db54 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800db6e:	2300      	movs	r3, #0
 800db70:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	2210      	movs	r2, #16
 800db76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	3301      	adds	r3, #1
 800db7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800db84:	d901      	bls.n	800db8a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800db86:	2303      	movs	r3, #3
 800db88:	e006      	b.n	800db98 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	691b      	ldr	r3, [r3, #16]
 800db8e:	f003 0310 	and.w	r3, r3, #16
 800db92:	2b10      	cmp	r3, #16
 800db94:	d0f0      	beq.n	800db78 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800db96:	2300      	movs	r3, #0
}
 800db98:	4618      	mov	r0, r3
 800db9a:	3714      	adds	r7, #20
 800db9c:	46bd      	mov	sp, r7
 800db9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba2:	4770      	bx	lr

0800dba4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800dba4:	b480      	push	{r7}
 800dba6:	b089      	sub	sp, #36	@ 0x24
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	60f8      	str	r0, [r7, #12]
 800dbac:	60b9      	str	r1, [r7, #8]
 800dbae:	4611      	mov	r1, r2
 800dbb0:	461a      	mov	r2, r3
 800dbb2:	460b      	mov	r3, r1
 800dbb4:	71fb      	strb	r3, [r7, #7]
 800dbb6:	4613      	mov	r3, r2
 800dbb8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800dbbe:	68bb      	ldr	r3, [r7, #8]
 800dbc0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800dbc2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d123      	bne.n	800dc12 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800dbca:	88bb      	ldrh	r3, [r7, #4]
 800dbcc:	3303      	adds	r3, #3
 800dbce:	089b      	lsrs	r3, r3, #2
 800dbd0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	61bb      	str	r3, [r7, #24]
 800dbd6:	e018      	b.n	800dc0a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800dbd8:	79fb      	ldrb	r3, [r7, #7]
 800dbda:	031a      	lsls	r2, r3, #12
 800dbdc:	697b      	ldr	r3, [r7, #20]
 800dbde:	4413      	add	r3, r2
 800dbe0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dbe4:	461a      	mov	r2, r3
 800dbe6:	69fb      	ldr	r3, [r7, #28]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	6013      	str	r3, [r2, #0]
      pSrc++;
 800dbec:	69fb      	ldr	r3, [r7, #28]
 800dbee:	3301      	adds	r3, #1
 800dbf0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dbf2:	69fb      	ldr	r3, [r7, #28]
 800dbf4:	3301      	adds	r3, #1
 800dbf6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dbf8:	69fb      	ldr	r3, [r7, #28]
 800dbfa:	3301      	adds	r3, #1
 800dbfc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800dbfe:	69fb      	ldr	r3, [r7, #28]
 800dc00:	3301      	adds	r3, #1
 800dc02:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800dc04:	69bb      	ldr	r3, [r7, #24]
 800dc06:	3301      	adds	r3, #1
 800dc08:	61bb      	str	r3, [r7, #24]
 800dc0a:	69ba      	ldr	r2, [r7, #24]
 800dc0c:	693b      	ldr	r3, [r7, #16]
 800dc0e:	429a      	cmp	r2, r3
 800dc10:	d3e2      	bcc.n	800dbd8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800dc12:	2300      	movs	r3, #0
}
 800dc14:	4618      	mov	r0, r3
 800dc16:	3724      	adds	r7, #36	@ 0x24
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1e:	4770      	bx	lr

0800dc20 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800dc20:	b480      	push	{r7}
 800dc22:	b08b      	sub	sp, #44	@ 0x2c
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	60f8      	str	r0, [r7, #12]
 800dc28:	60b9      	str	r1, [r7, #8]
 800dc2a:	4613      	mov	r3, r2
 800dc2c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800dc32:	68bb      	ldr	r3, [r7, #8]
 800dc34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800dc36:	88fb      	ldrh	r3, [r7, #6]
 800dc38:	089b      	lsrs	r3, r3, #2
 800dc3a:	b29b      	uxth	r3, r3
 800dc3c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800dc3e:	88fb      	ldrh	r3, [r7, #6]
 800dc40:	f003 0303 	and.w	r3, r3, #3
 800dc44:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800dc46:	2300      	movs	r3, #0
 800dc48:	623b      	str	r3, [r7, #32]
 800dc4a:	e014      	b.n	800dc76 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800dc4c:	69bb      	ldr	r3, [r7, #24]
 800dc4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dc52:	681a      	ldr	r2, [r3, #0]
 800dc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc56:	601a      	str	r2, [r3, #0]
    pDest++;
 800dc58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc5a:	3301      	adds	r3, #1
 800dc5c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800dc5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc60:	3301      	adds	r3, #1
 800dc62:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800dc64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc66:	3301      	adds	r3, #1
 800dc68:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800dc6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc6c:	3301      	adds	r3, #1
 800dc6e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800dc70:	6a3b      	ldr	r3, [r7, #32]
 800dc72:	3301      	adds	r3, #1
 800dc74:	623b      	str	r3, [r7, #32]
 800dc76:	6a3a      	ldr	r2, [r7, #32]
 800dc78:	697b      	ldr	r3, [r7, #20]
 800dc7a:	429a      	cmp	r2, r3
 800dc7c:	d3e6      	bcc.n	800dc4c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800dc7e:	8bfb      	ldrh	r3, [r7, #30]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d01e      	beq.n	800dcc2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800dc84:	2300      	movs	r3, #0
 800dc86:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800dc88:	69bb      	ldr	r3, [r7, #24]
 800dc8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800dc8e:	461a      	mov	r2, r3
 800dc90:	f107 0310 	add.w	r3, r7, #16
 800dc94:	6812      	ldr	r2, [r2, #0]
 800dc96:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800dc98:	693a      	ldr	r2, [r7, #16]
 800dc9a:	6a3b      	ldr	r3, [r7, #32]
 800dc9c:	b2db      	uxtb	r3, r3
 800dc9e:	00db      	lsls	r3, r3, #3
 800dca0:	fa22 f303 	lsr.w	r3, r2, r3
 800dca4:	b2da      	uxtb	r2, r3
 800dca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dca8:	701a      	strb	r2, [r3, #0]
      i++;
 800dcaa:	6a3b      	ldr	r3, [r7, #32]
 800dcac:	3301      	adds	r3, #1
 800dcae:	623b      	str	r3, [r7, #32]
      pDest++;
 800dcb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcb2:	3301      	adds	r3, #1
 800dcb4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800dcb6:	8bfb      	ldrh	r3, [r7, #30]
 800dcb8:	3b01      	subs	r3, #1
 800dcba:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800dcbc:	8bfb      	ldrh	r3, [r7, #30]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d1ea      	bne.n	800dc98 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800dcc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	372c      	adds	r7, #44	@ 0x2c
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcce:	4770      	bx	lr

0800dcd0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800dcd0:	b480      	push	{r7}
 800dcd2:	b085      	sub	sp, #20
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	695b      	ldr	r3, [r3, #20]
 800dcdc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	699b      	ldr	r3, [r3, #24]
 800dce2:	68fa      	ldr	r2, [r7, #12]
 800dce4:	4013      	ands	r3, r2
 800dce6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800dce8:	68fb      	ldr	r3, [r7, #12]
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	3714      	adds	r7, #20
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf4:	4770      	bx	lr

0800dcf6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800dcf6:	b480      	push	{r7}
 800dcf8:	b085      	sub	sp, #20
 800dcfa:	af00      	add	r7, sp, #0
 800dcfc:	6078      	str	r0, [r7, #4]
 800dcfe:	460b      	mov	r3, r1
 800dd00:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800dd06:	78fb      	ldrb	r3, [r7, #3]
 800dd08:	015a      	lsls	r2, r3, #5
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	4413      	add	r3, r2
 800dd0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800dd12:	689b      	ldr	r3, [r3, #8]
 800dd14:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800dd16:	78fb      	ldrb	r3, [r7, #3]
 800dd18:	015a      	lsls	r2, r3, #5
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	4413      	add	r3, r2
 800dd1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800dd22:	68db      	ldr	r3, [r3, #12]
 800dd24:	68ba      	ldr	r2, [r7, #8]
 800dd26:	4013      	ands	r3, r2
 800dd28:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800dd2a:	68bb      	ldr	r3, [r7, #8]
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	3714      	adds	r7, #20
 800dd30:	46bd      	mov	sp, r7
 800dd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd36:	4770      	bx	lr

0800dd38 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800dd38:	b480      	push	{r7}
 800dd3a:	b083      	sub	sp, #12
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	695b      	ldr	r3, [r3, #20]
 800dd44:	f003 0301 	and.w	r3, r3, #1
}
 800dd48:	4618      	mov	r0, r3
 800dd4a:	370c      	adds	r7, #12
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd52:	4770      	bx	lr

0800dd54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800dd54:	b480      	push	{r7}
 800dd56:	b085      	sub	sp, #20
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	3301      	adds	r3, #1
 800dd64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dd6c:	d901      	bls.n	800dd72 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800dd6e:	2303      	movs	r3, #3
 800dd70:	e022      	b.n	800ddb8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	691b      	ldr	r3, [r3, #16]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	daf2      	bge.n	800dd60 <USB_CoreReset+0xc>

  count = 10U;
 800dd7a:	230a      	movs	r3, #10
 800dd7c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800dd7e:	e002      	b.n	800dd86 <USB_CoreReset+0x32>
  {
    count--;
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	3b01      	subs	r3, #1
 800dd84:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d1f9      	bne.n	800dd80 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	691b      	ldr	r3, [r3, #16]
 800dd90:	f043 0201 	orr.w	r2, r3, #1
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	3301      	adds	r3, #1
 800dd9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dda4:	d901      	bls.n	800ddaa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800dda6:	2303      	movs	r3, #3
 800dda8:	e006      	b.n	800ddb8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	691b      	ldr	r3, [r3, #16]
 800ddae:	f003 0301 	and.w	r3, r3, #1
 800ddb2:	2b01      	cmp	r3, #1
 800ddb4:	d0f0      	beq.n	800dd98 <USB_CoreReset+0x44>

  return HAL_OK;
 800ddb6:	2300      	movs	r3, #0
}
 800ddb8:	4618      	mov	r0, r3
 800ddba:	3714      	adds	r7, #20
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc2:	4770      	bx	lr

0800ddc4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ddc4:	b084      	sub	sp, #16
 800ddc6:	b580      	push	{r7, lr}
 800ddc8:	b086      	sub	sp, #24
 800ddca:	af00      	add	r7, sp, #0
 800ddcc:	6078      	str	r0, [r7, #4]
 800ddce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ddd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dde4:	461a      	mov	r2, r3
 800dde6:	2300      	movs	r3, #0
 800dde8:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddee:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	68db      	ldr	r3, [r3, #12]
 800ddfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d119      	bne.n	800de36 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800de02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de06:	2b01      	cmp	r3, #1
 800de08:	d10a      	bne.n	800de20 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	68fa      	ldr	r2, [r7, #12]
 800de14:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800de18:	f043 0304 	orr.w	r3, r3, #4
 800de1c:	6013      	str	r3, [r2, #0]
 800de1e:	e014      	b.n	800de4a <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	68fa      	ldr	r2, [r7, #12]
 800de2a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800de2e:	f023 0304 	bic.w	r3, r3, #4
 800de32:	6013      	str	r3, [r2, #0]
 800de34:	e009      	b.n	800de4a <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	68fa      	ldr	r2, [r7, #12]
 800de40:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800de44:	f023 0304 	bic.w	r3, r3, #4
 800de48:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800de4a:	2110      	movs	r1, #16
 800de4c:	6878      	ldr	r0, [r7, #4]
 800de4e:	f7ff fe49 	bl	800dae4 <USB_FlushTxFifo>
 800de52:	4603      	mov	r3, r0
 800de54:	2b00      	cmp	r3, #0
 800de56:	d001      	beq.n	800de5c <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 800de58:	2301      	movs	r3, #1
 800de5a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800de5c:	6878      	ldr	r0, [r7, #4]
 800de5e:	f7ff fe73 	bl	800db48 <USB_FlushRxFifo>
 800de62:	4603      	mov	r3, r0
 800de64:	2b00      	cmp	r3, #0
 800de66:	d001      	beq.n	800de6c <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 800de68:	2301      	movs	r3, #1
 800de6a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800de6c:	2300      	movs	r3, #0
 800de6e:	613b      	str	r3, [r7, #16]
 800de70:	e015      	b.n	800de9e <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800de72:	693b      	ldr	r3, [r7, #16]
 800de74:	015a      	lsls	r2, r3, #5
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	4413      	add	r3, r2
 800de7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800de7e:	461a      	mov	r2, r3
 800de80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800de84:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800de86:	693b      	ldr	r3, [r7, #16]
 800de88:	015a      	lsls	r2, r3, #5
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	4413      	add	r3, r2
 800de8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800de92:	461a      	mov	r2, r3
 800de94:	2300      	movs	r3, #0
 800de96:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800de98:	693b      	ldr	r3, [r7, #16]
 800de9a:	3301      	adds	r3, #1
 800de9c:	613b      	str	r3, [r7, #16]
 800de9e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800dea2:	461a      	mov	r2, r3
 800dea4:	693b      	ldr	r3, [r7, #16]
 800dea6:	4293      	cmp	r3, r2
 800dea8:	d3e3      	bcc.n	800de72 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	2200      	movs	r2, #0
 800deae:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800deb6:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	4a18      	ldr	r2, [pc, #96]	@ (800df1c <USB_HostInit+0x158>)
 800debc:	4293      	cmp	r3, r2
 800debe:	d10b      	bne.n	800ded8 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dec6:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	4a15      	ldr	r2, [pc, #84]	@ (800df20 <USB_HostInit+0x15c>)
 800decc:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	4a14      	ldr	r2, [pc, #80]	@ (800df24 <USB_HostInit+0x160>)
 800ded2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800ded6:	e009      	b.n	800deec <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	2280      	movs	r2, #128	@ 0x80
 800dedc:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	4a11      	ldr	r2, [pc, #68]	@ (800df28 <USB_HostInit+0x164>)
 800dee2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	4a11      	ldr	r2, [pc, #68]	@ (800df2c <USB_HostInit+0x168>)
 800dee8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800deec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800def0:	2b00      	cmp	r3, #0
 800def2:	d105      	bne.n	800df00 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	699b      	ldr	r3, [r3, #24]
 800def8:	f043 0210 	orr.w	r2, r3, #16
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	699a      	ldr	r2, [r3, #24]
 800df04:	4b0a      	ldr	r3, [pc, #40]	@ (800df30 <USB_HostInit+0x16c>)
 800df06:	4313      	orrs	r3, r2
 800df08:	687a      	ldr	r2, [r7, #4]
 800df0a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800df0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800df0e:	4618      	mov	r0, r3
 800df10:	3718      	adds	r7, #24
 800df12:	46bd      	mov	sp, r7
 800df14:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800df18:	b004      	add	sp, #16
 800df1a:	4770      	bx	lr
 800df1c:	40040000 	.word	0x40040000
 800df20:	01000200 	.word	0x01000200
 800df24:	00e00300 	.word	0x00e00300
 800df28:	00600080 	.word	0x00600080
 800df2c:	004000e0 	.word	0x004000e0
 800df30:	a3200008 	.word	0xa3200008

0800df34 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800df34:	b480      	push	{r7}
 800df36:	b085      	sub	sp, #20
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
 800df3c:	460b      	mov	r3, r1
 800df3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	68fa      	ldr	r2, [r7, #12]
 800df4e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800df52:	f023 0303 	bic.w	r3, r3, #3
 800df56:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800df5e:	681a      	ldr	r2, [r3, #0]
 800df60:	78fb      	ldrb	r3, [r7, #3]
 800df62:	f003 0303 	and.w	r3, r3, #3
 800df66:	68f9      	ldr	r1, [r7, #12]
 800df68:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800df6c:	4313      	orrs	r3, r2
 800df6e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800df70:	78fb      	ldrb	r3, [r7, #3]
 800df72:	2b01      	cmp	r3, #1
 800df74:	d107      	bne.n	800df86 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800df7c:	461a      	mov	r2, r3
 800df7e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800df82:	6053      	str	r3, [r2, #4]
 800df84:	e00c      	b.n	800dfa0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800df86:	78fb      	ldrb	r3, [r7, #3]
 800df88:	2b02      	cmp	r3, #2
 800df8a:	d107      	bne.n	800df9c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800df92:	461a      	mov	r2, r3
 800df94:	f241 7370 	movw	r3, #6000	@ 0x1770
 800df98:	6053      	str	r3, [r2, #4]
 800df9a:	e001      	b.n	800dfa0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800df9c:	2301      	movs	r3, #1
 800df9e:	e000      	b.n	800dfa2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800dfa0:	2300      	movs	r3, #0
}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	3714      	adds	r7, #20
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfac:	4770      	bx	lr

0800dfae <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800dfae:	b580      	push	{r7, lr}
 800dfb0:	b084      	sub	sp, #16
 800dfb2:	af00      	add	r7, sp, #0
 800dfb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800dfba:	2300      	movs	r3, #0
 800dfbc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800dfc8:	68bb      	ldr	r3, [r7, #8]
 800dfca:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800dfce:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800dfd0:	68bb      	ldr	r3, [r7, #8]
 800dfd2:	68fa      	ldr	r2, [r7, #12]
 800dfd4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800dfd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dfdc:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800dfde:	2064      	movs	r0, #100	@ 0x64
 800dfe0:	f7f4 ffd4 	bl	8002f8c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800dfe4:	68bb      	ldr	r3, [r7, #8]
 800dfe6:	68fa      	ldr	r2, [r7, #12]
 800dfe8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800dfec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dff0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800dff2:	200a      	movs	r0, #10
 800dff4:	f7f4 ffca 	bl	8002f8c <HAL_Delay>

  return HAL_OK;
 800dff8:	2300      	movs	r3, #0
}
 800dffa:	4618      	mov	r0, r3
 800dffc:	3710      	adds	r7, #16
 800dffe:	46bd      	mov	sp, r7
 800e000:	bd80      	pop	{r7, pc}

0800e002 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800e002:	b480      	push	{r7}
 800e004:	b085      	sub	sp, #20
 800e006:	af00      	add	r7, sp, #0
 800e008:	6078      	str	r0, [r7, #4]
 800e00a:	460b      	mov	r3, r1
 800e00c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800e012:	2300      	movs	r3, #0
 800e014:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800e026:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800e028:	68bb      	ldr	r3, [r7, #8]
 800e02a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d109      	bne.n	800e046 <USB_DriveVbus+0x44>
 800e032:	78fb      	ldrb	r3, [r7, #3]
 800e034:	2b01      	cmp	r3, #1
 800e036:	d106      	bne.n	800e046 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800e038:	68bb      	ldr	r3, [r7, #8]
 800e03a:	68fa      	ldr	r2, [r7, #12]
 800e03c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e040:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e044:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800e046:	68bb      	ldr	r3, [r7, #8]
 800e048:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e04c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e050:	d109      	bne.n	800e066 <USB_DriveVbus+0x64>
 800e052:	78fb      	ldrb	r3, [r7, #3]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d106      	bne.n	800e066 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800e058:	68bb      	ldr	r3, [r7, #8]
 800e05a:	68fa      	ldr	r2, [r7, #12]
 800e05c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800e060:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e064:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800e066:	2300      	movs	r3, #0
}
 800e068:	4618      	mov	r0, r3
 800e06a:	3714      	adds	r7, #20
 800e06c:	46bd      	mov	sp, r7
 800e06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e072:	4770      	bx	lr

0800e074 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800e074:	b480      	push	{r7}
 800e076:	b085      	sub	sp, #20
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800e080:	2300      	movs	r3, #0
 800e082:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800e08e:	68bb      	ldr	r3, [r7, #8]
 800e090:	0c5b      	lsrs	r3, r3, #17
 800e092:	f003 0303 	and.w	r3, r3, #3
}
 800e096:	4618      	mov	r0, r3
 800e098:	3714      	adds	r7, #20
 800e09a:	46bd      	mov	sp, r7
 800e09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a0:	4770      	bx	lr

0800e0a2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800e0a2:	b480      	push	{r7}
 800e0a4:	b085      	sub	sp, #20
 800e0a6:	af00      	add	r7, sp, #0
 800e0a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e0b4:	689b      	ldr	r3, [r3, #8]
 800e0b6:	b29b      	uxth	r3, r3
}
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	3714      	adds	r7, #20
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c2:	4770      	bx	lr

0800e0c4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b088      	sub	sp, #32
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]
 800e0cc:	4608      	mov	r0, r1
 800e0ce:	4611      	mov	r1, r2
 800e0d0:	461a      	mov	r2, r3
 800e0d2:	4603      	mov	r3, r0
 800e0d4:	70fb      	strb	r3, [r7, #3]
 800e0d6:	460b      	mov	r3, r1
 800e0d8:	70bb      	strb	r3, [r7, #2]
 800e0da:	4613      	mov	r3, r2
 800e0dc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800e0de:	2300      	movs	r3, #0
 800e0e0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800e0e6:	78fb      	ldrb	r3, [r7, #3]
 800e0e8:	015a      	lsls	r2, r3, #5
 800e0ea:	693b      	ldr	r3, [r7, #16]
 800e0ec:	4413      	add	r3, r2
 800e0ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e0f8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800e0fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e0fe:	2b03      	cmp	r3, #3
 800e100:	d87c      	bhi.n	800e1fc <USB_HC_Init+0x138>
 800e102:	a201      	add	r2, pc, #4	@ (adr r2, 800e108 <USB_HC_Init+0x44>)
 800e104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e108:	0800e119 	.word	0x0800e119
 800e10c:	0800e1bf 	.word	0x0800e1bf
 800e110:	0800e119 	.word	0x0800e119
 800e114:	0800e181 	.word	0x0800e181
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e118:	78fb      	ldrb	r3, [r7, #3]
 800e11a:	015a      	lsls	r2, r3, #5
 800e11c:	693b      	ldr	r3, [r7, #16]
 800e11e:	4413      	add	r3, r2
 800e120:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e124:	461a      	mov	r2, r3
 800e126:	f240 439d 	movw	r3, #1181	@ 0x49d
 800e12a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800e12c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e130:	2b00      	cmp	r3, #0
 800e132:	da10      	bge.n	800e156 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800e134:	78fb      	ldrb	r3, [r7, #3]
 800e136:	015a      	lsls	r2, r3, #5
 800e138:	693b      	ldr	r3, [r7, #16]
 800e13a:	4413      	add	r3, r2
 800e13c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e140:	68db      	ldr	r3, [r3, #12]
 800e142:	78fa      	ldrb	r2, [r7, #3]
 800e144:	0151      	lsls	r1, r2, #5
 800e146:	693a      	ldr	r2, [r7, #16]
 800e148:	440a      	add	r2, r1
 800e14a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e14e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e152:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800e154:	e055      	b.n	800e202 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	4a6f      	ldr	r2, [pc, #444]	@ (800e318 <USB_HC_Init+0x254>)
 800e15a:	4293      	cmp	r3, r2
 800e15c:	d151      	bne.n	800e202 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800e15e:	78fb      	ldrb	r3, [r7, #3]
 800e160:	015a      	lsls	r2, r3, #5
 800e162:	693b      	ldr	r3, [r7, #16]
 800e164:	4413      	add	r3, r2
 800e166:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e16a:	68db      	ldr	r3, [r3, #12]
 800e16c:	78fa      	ldrb	r2, [r7, #3]
 800e16e:	0151      	lsls	r1, r2, #5
 800e170:	693a      	ldr	r2, [r7, #16]
 800e172:	440a      	add	r2, r1
 800e174:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e178:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800e17c:	60d3      	str	r3, [r2, #12]
      break;
 800e17e:	e040      	b.n	800e202 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e180:	78fb      	ldrb	r3, [r7, #3]
 800e182:	015a      	lsls	r2, r3, #5
 800e184:	693b      	ldr	r3, [r7, #16]
 800e186:	4413      	add	r3, r2
 800e188:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e18c:	461a      	mov	r2, r3
 800e18e:	f240 639d 	movw	r3, #1693	@ 0x69d
 800e192:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800e194:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	da34      	bge.n	800e206 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800e19c:	78fb      	ldrb	r3, [r7, #3]
 800e19e:	015a      	lsls	r2, r3, #5
 800e1a0:	693b      	ldr	r3, [r7, #16]
 800e1a2:	4413      	add	r3, r2
 800e1a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e1a8:	68db      	ldr	r3, [r3, #12]
 800e1aa:	78fa      	ldrb	r2, [r7, #3]
 800e1ac:	0151      	lsls	r1, r2, #5
 800e1ae:	693a      	ldr	r2, [r7, #16]
 800e1b0:	440a      	add	r2, r1
 800e1b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e1b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e1ba:	60d3      	str	r3, [r2, #12]
      }

      break;
 800e1bc:	e023      	b.n	800e206 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800e1be:	78fb      	ldrb	r3, [r7, #3]
 800e1c0:	015a      	lsls	r2, r3, #5
 800e1c2:	693b      	ldr	r3, [r7, #16]
 800e1c4:	4413      	add	r3, r2
 800e1c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	f240 2325 	movw	r3, #549	@ 0x225
 800e1d0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800e1d2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	da17      	bge.n	800e20a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800e1da:	78fb      	ldrb	r3, [r7, #3]
 800e1dc:	015a      	lsls	r2, r3, #5
 800e1de:	693b      	ldr	r3, [r7, #16]
 800e1e0:	4413      	add	r3, r2
 800e1e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e1e6:	68db      	ldr	r3, [r3, #12]
 800e1e8:	78fa      	ldrb	r2, [r7, #3]
 800e1ea:	0151      	lsls	r1, r2, #5
 800e1ec:	693a      	ldr	r2, [r7, #16]
 800e1ee:	440a      	add	r2, r1
 800e1f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e1f4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800e1f8:	60d3      	str	r3, [r2, #12]
      }
      break;
 800e1fa:	e006      	b.n	800e20a <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	77fb      	strb	r3, [r7, #31]
      break;
 800e200:	e004      	b.n	800e20c <USB_HC_Init+0x148>
      break;
 800e202:	bf00      	nop
 800e204:	e002      	b.n	800e20c <USB_HC_Init+0x148>
      break;
 800e206:	bf00      	nop
 800e208:	e000      	b.n	800e20c <USB_HC_Init+0x148>
      break;
 800e20a:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800e20c:	78fb      	ldrb	r3, [r7, #3]
 800e20e:	015a      	lsls	r2, r3, #5
 800e210:	693b      	ldr	r3, [r7, #16]
 800e212:	4413      	add	r3, r2
 800e214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e218:	461a      	mov	r2, r3
 800e21a:	2300      	movs	r3, #0
 800e21c:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800e21e:	78fb      	ldrb	r3, [r7, #3]
 800e220:	015a      	lsls	r2, r3, #5
 800e222:	693b      	ldr	r3, [r7, #16]
 800e224:	4413      	add	r3, r2
 800e226:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e22a:	68db      	ldr	r3, [r3, #12]
 800e22c:	78fa      	ldrb	r2, [r7, #3]
 800e22e:	0151      	lsls	r1, r2, #5
 800e230:	693a      	ldr	r2, [r7, #16]
 800e232:	440a      	add	r2, r1
 800e234:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e238:	f043 0302 	orr.w	r3, r3, #2
 800e23c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800e23e:	693b      	ldr	r3, [r7, #16]
 800e240:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e244:	699a      	ldr	r2, [r3, #24]
 800e246:	78fb      	ldrb	r3, [r7, #3]
 800e248:	f003 030f 	and.w	r3, r3, #15
 800e24c:	2101      	movs	r1, #1
 800e24e:	fa01 f303 	lsl.w	r3, r1, r3
 800e252:	6939      	ldr	r1, [r7, #16]
 800e254:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800e258:	4313      	orrs	r3, r2
 800e25a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	699b      	ldr	r3, [r3, #24]
 800e260:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800e268:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	da03      	bge.n	800e278 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800e270:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e274:	61bb      	str	r3, [r7, #24]
 800e276:	e001      	b.n	800e27c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800e278:	2300      	movs	r3, #0
 800e27a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800e27c:	6878      	ldr	r0, [r7, #4]
 800e27e:	f7ff fef9 	bl	800e074 <USB_GetHostSpeed>
 800e282:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800e284:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e288:	2b02      	cmp	r3, #2
 800e28a:	d106      	bne.n	800e29a <USB_HC_Init+0x1d6>
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	2b02      	cmp	r3, #2
 800e290:	d003      	beq.n	800e29a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800e292:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e296:	617b      	str	r3, [r7, #20]
 800e298:	e001      	b.n	800e29e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800e29a:	2300      	movs	r3, #0
 800e29c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e29e:	787b      	ldrb	r3, [r7, #1]
 800e2a0:	059b      	lsls	r3, r3, #22
 800e2a2:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800e2a6:	78bb      	ldrb	r3, [r7, #2]
 800e2a8:	02db      	lsls	r3, r3, #11
 800e2aa:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e2ae:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800e2b0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e2b4:	049b      	lsls	r3, r3, #18
 800e2b6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800e2ba:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800e2bc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800e2be:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800e2c2:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800e2c4:	69bb      	ldr	r3, [r7, #24]
 800e2c6:	431a      	orrs	r2, r3
 800e2c8:	697b      	ldr	r3, [r7, #20]
 800e2ca:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e2cc:	78fa      	ldrb	r2, [r7, #3]
 800e2ce:	0151      	lsls	r1, r2, #5
 800e2d0:	693a      	ldr	r2, [r7, #16]
 800e2d2:	440a      	add	r2, r1
 800e2d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800e2d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800e2dc:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800e2de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e2e2:	2b03      	cmp	r3, #3
 800e2e4:	d003      	beq.n	800e2ee <USB_HC_Init+0x22a>
 800e2e6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800e2ea:	2b01      	cmp	r3, #1
 800e2ec:	d10f      	bne.n	800e30e <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800e2ee:	78fb      	ldrb	r3, [r7, #3]
 800e2f0:	015a      	lsls	r2, r3, #5
 800e2f2:	693b      	ldr	r3, [r7, #16]
 800e2f4:	4413      	add	r3, r2
 800e2f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	78fa      	ldrb	r2, [r7, #3]
 800e2fe:	0151      	lsls	r1, r2, #5
 800e300:	693a      	ldr	r2, [r7, #16]
 800e302:	440a      	add	r2, r1
 800e304:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e308:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e30c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800e30e:	7ffb      	ldrb	r3, [r7, #31]
}
 800e310:	4618      	mov	r0, r3
 800e312:	3720      	adds	r7, #32
 800e314:	46bd      	mov	sp, r7
 800e316:	bd80      	pop	{r7, pc}
 800e318:	40040000 	.word	0x40040000

0800e31c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b08c      	sub	sp, #48	@ 0x30
 800e320:	af02      	add	r7, sp, #8
 800e322:	60f8      	str	r0, [r7, #12]
 800e324:	60b9      	str	r1, [r7, #8]
 800e326:	4613      	mov	r3, r2
 800e328:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800e32e:	68bb      	ldr	r3, [r7, #8]
 800e330:	785b      	ldrb	r3, [r3, #1]
 800e332:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800e334:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e338:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	4a5d      	ldr	r2, [pc, #372]	@ (800e4b4 <USB_HC_StartXfer+0x198>)
 800e33e:	4293      	cmp	r3, r2
 800e340:	d12f      	bne.n	800e3a2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800e342:	79fb      	ldrb	r3, [r7, #7]
 800e344:	2b01      	cmp	r3, #1
 800e346:	d11c      	bne.n	800e382 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800e348:	68bb      	ldr	r3, [r7, #8]
 800e34a:	7c9b      	ldrb	r3, [r3, #18]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d003      	beq.n	800e358 <USB_HC_StartXfer+0x3c>
 800e350:	68bb      	ldr	r3, [r7, #8]
 800e352:	7c9b      	ldrb	r3, [r3, #18]
 800e354:	2b02      	cmp	r3, #2
 800e356:	d124      	bne.n	800e3a2 <USB_HC_StartXfer+0x86>
 800e358:	68bb      	ldr	r3, [r7, #8]
 800e35a:	799b      	ldrb	r3, [r3, #6]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d120      	bne.n	800e3a2 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800e360:	69fb      	ldr	r3, [r7, #28]
 800e362:	015a      	lsls	r2, r3, #5
 800e364:	6a3b      	ldr	r3, [r7, #32]
 800e366:	4413      	add	r3, r2
 800e368:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e36c:	68db      	ldr	r3, [r3, #12]
 800e36e:	69fa      	ldr	r2, [r7, #28]
 800e370:	0151      	lsls	r1, r2, #5
 800e372:	6a3a      	ldr	r2, [r7, #32]
 800e374:	440a      	add	r2, r1
 800e376:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e37a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e37e:	60d3      	str	r3, [r2, #12]
 800e380:	e00f      	b.n	800e3a2 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800e382:	68bb      	ldr	r3, [r7, #8]
 800e384:	791b      	ldrb	r3, [r3, #4]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d10b      	bne.n	800e3a2 <USB_HC_StartXfer+0x86>
 800e38a:	68bb      	ldr	r3, [r7, #8]
 800e38c:	795b      	ldrb	r3, [r3, #5]
 800e38e:	2b01      	cmp	r3, #1
 800e390:	d107      	bne.n	800e3a2 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800e392:	68bb      	ldr	r3, [r7, #8]
 800e394:	785b      	ldrb	r3, [r3, #1]
 800e396:	4619      	mov	r1, r3
 800e398:	68f8      	ldr	r0, [r7, #12]
 800e39a:	f000 fb6b 	bl	800ea74 <USB_DoPing>
        return HAL_OK;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	e232      	b.n	800e808 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800e3a2:	68bb      	ldr	r3, [r7, #8]
 800e3a4:	799b      	ldrb	r3, [r3, #6]
 800e3a6:	2b01      	cmp	r3, #1
 800e3a8:	d158      	bne.n	800e45c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800e3aa:	2301      	movs	r3, #1
 800e3ac:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800e3ae:	68bb      	ldr	r3, [r7, #8]
 800e3b0:	78db      	ldrb	r3, [r3, #3]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d007      	beq.n	800e3c6 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e3b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e3b8:	68ba      	ldr	r2, [r7, #8]
 800e3ba:	8a92      	ldrh	r2, [r2, #20]
 800e3bc:	fb03 f202 	mul.w	r2, r3, r2
 800e3c0:	68bb      	ldr	r3, [r7, #8]
 800e3c2:	61da      	str	r2, [r3, #28]
 800e3c4:	e07c      	b.n	800e4c0 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800e3c6:	68bb      	ldr	r3, [r7, #8]
 800e3c8:	7c9b      	ldrb	r3, [r3, #18]
 800e3ca:	2b01      	cmp	r3, #1
 800e3cc:	d130      	bne.n	800e430 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800e3ce:	68bb      	ldr	r3, [r7, #8]
 800e3d0:	6a1b      	ldr	r3, [r3, #32]
 800e3d2:	2bbc      	cmp	r3, #188	@ 0xbc
 800e3d4:	d918      	bls.n	800e408 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	8a9b      	ldrh	r3, [r3, #20]
 800e3da:	461a      	mov	r2, r3
 800e3dc:	68bb      	ldr	r3, [r7, #8]
 800e3de:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800e3e0:	68bb      	ldr	r3, [r7, #8]
 800e3e2:	69da      	ldr	r2, [r3, #28]
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800e3e8:	68bb      	ldr	r3, [r7, #8]
 800e3ea:	68db      	ldr	r3, [r3, #12]
 800e3ec:	2b01      	cmp	r3, #1
 800e3ee:	d003      	beq.n	800e3f8 <USB_HC_StartXfer+0xdc>
 800e3f0:	68bb      	ldr	r3, [r7, #8]
 800e3f2:	68db      	ldr	r3, [r3, #12]
 800e3f4:	2b02      	cmp	r3, #2
 800e3f6:	d103      	bne.n	800e400 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800e3f8:	68bb      	ldr	r3, [r7, #8]
 800e3fa:	2202      	movs	r2, #2
 800e3fc:	60da      	str	r2, [r3, #12]
 800e3fe:	e05f      	b.n	800e4c0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800e400:	68bb      	ldr	r3, [r7, #8]
 800e402:	2201      	movs	r2, #1
 800e404:	60da      	str	r2, [r3, #12]
 800e406:	e05b      	b.n	800e4c0 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800e408:	68bb      	ldr	r3, [r7, #8]
 800e40a:	6a1a      	ldr	r2, [r3, #32]
 800e40c:	68bb      	ldr	r3, [r7, #8]
 800e40e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800e410:	68bb      	ldr	r3, [r7, #8]
 800e412:	68db      	ldr	r3, [r3, #12]
 800e414:	2b01      	cmp	r3, #1
 800e416:	d007      	beq.n	800e428 <USB_HC_StartXfer+0x10c>
 800e418:	68bb      	ldr	r3, [r7, #8]
 800e41a:	68db      	ldr	r3, [r3, #12]
 800e41c:	2b02      	cmp	r3, #2
 800e41e:	d003      	beq.n	800e428 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800e420:	68bb      	ldr	r3, [r7, #8]
 800e422:	2204      	movs	r2, #4
 800e424:	60da      	str	r2, [r3, #12]
 800e426:	e04b      	b.n	800e4c0 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800e428:	68bb      	ldr	r3, [r7, #8]
 800e42a:	2203      	movs	r2, #3
 800e42c:	60da      	str	r2, [r3, #12]
 800e42e:	e047      	b.n	800e4c0 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800e430:	79fb      	ldrb	r3, [r7, #7]
 800e432:	2b01      	cmp	r3, #1
 800e434:	d10d      	bne.n	800e452 <USB_HC_StartXfer+0x136>
 800e436:	68bb      	ldr	r3, [r7, #8]
 800e438:	6a1b      	ldr	r3, [r3, #32]
 800e43a:	68ba      	ldr	r2, [r7, #8]
 800e43c:	8a92      	ldrh	r2, [r2, #20]
 800e43e:	4293      	cmp	r3, r2
 800e440:	d907      	bls.n	800e452 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e442:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e444:	68ba      	ldr	r2, [r7, #8]
 800e446:	8a92      	ldrh	r2, [r2, #20]
 800e448:	fb03 f202 	mul.w	r2, r3, r2
 800e44c:	68bb      	ldr	r3, [r7, #8]
 800e44e:	61da      	str	r2, [r3, #28]
 800e450:	e036      	b.n	800e4c0 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800e452:	68bb      	ldr	r3, [r7, #8]
 800e454:	6a1a      	ldr	r2, [r3, #32]
 800e456:	68bb      	ldr	r3, [r7, #8]
 800e458:	61da      	str	r2, [r3, #28]
 800e45a:	e031      	b.n	800e4c0 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800e45c:	68bb      	ldr	r3, [r7, #8]
 800e45e:	6a1b      	ldr	r3, [r3, #32]
 800e460:	2b00      	cmp	r3, #0
 800e462:	d018      	beq.n	800e496 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800e464:	68bb      	ldr	r3, [r7, #8]
 800e466:	6a1b      	ldr	r3, [r3, #32]
 800e468:	68ba      	ldr	r2, [r7, #8]
 800e46a:	8a92      	ldrh	r2, [r2, #20]
 800e46c:	4413      	add	r3, r2
 800e46e:	3b01      	subs	r3, #1
 800e470:	68ba      	ldr	r2, [r7, #8]
 800e472:	8a92      	ldrh	r2, [r2, #20]
 800e474:	fbb3 f3f2 	udiv	r3, r3, r2
 800e478:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800e47a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800e47c:	8b7b      	ldrh	r3, [r7, #26]
 800e47e:	429a      	cmp	r2, r3
 800e480:	d90b      	bls.n	800e49a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800e482:	8b7b      	ldrh	r3, [r7, #26]
 800e484:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e486:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e488:	68ba      	ldr	r2, [r7, #8]
 800e48a:	8a92      	ldrh	r2, [r2, #20]
 800e48c:	fb03 f202 	mul.w	r2, r3, r2
 800e490:	68bb      	ldr	r3, [r7, #8]
 800e492:	61da      	str	r2, [r3, #28]
 800e494:	e001      	b.n	800e49a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800e496:	2301      	movs	r3, #1
 800e498:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800e49a:	68bb      	ldr	r3, [r7, #8]
 800e49c:	78db      	ldrb	r3, [r3, #3]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d00a      	beq.n	800e4b8 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e4a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e4a4:	68ba      	ldr	r2, [r7, #8]
 800e4a6:	8a92      	ldrh	r2, [r2, #20]
 800e4a8:	fb03 f202 	mul.w	r2, r3, r2
 800e4ac:	68bb      	ldr	r3, [r7, #8]
 800e4ae:	61da      	str	r2, [r3, #28]
 800e4b0:	e006      	b.n	800e4c0 <USB_HC_StartXfer+0x1a4>
 800e4b2:	bf00      	nop
 800e4b4:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800e4b8:	68bb      	ldr	r3, [r7, #8]
 800e4ba:	6a1a      	ldr	r2, [r3, #32]
 800e4bc:	68bb      	ldr	r3, [r7, #8]
 800e4be:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	69db      	ldr	r3, [r3, #28]
 800e4c4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e4c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e4ca:	04d9      	lsls	r1, r3, #19
 800e4cc:	4ba3      	ldr	r3, [pc, #652]	@ (800e75c <USB_HC_StartXfer+0x440>)
 800e4ce:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e4d0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800e4d2:	68bb      	ldr	r3, [r7, #8]
 800e4d4:	7d9b      	ldrb	r3, [r3, #22]
 800e4d6:	075b      	lsls	r3, r3, #29
 800e4d8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e4dc:	69f9      	ldr	r1, [r7, #28]
 800e4de:	0148      	lsls	r0, r1, #5
 800e4e0:	6a39      	ldr	r1, [r7, #32]
 800e4e2:	4401      	add	r1, r0
 800e4e4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e4e8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e4ea:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800e4ec:	79fb      	ldrb	r3, [r7, #7]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d009      	beq.n	800e506 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800e4f2:	68bb      	ldr	r3, [r7, #8]
 800e4f4:	6999      	ldr	r1, [r3, #24]
 800e4f6:	69fb      	ldr	r3, [r7, #28]
 800e4f8:	015a      	lsls	r2, r3, #5
 800e4fa:	6a3b      	ldr	r3, [r7, #32]
 800e4fc:	4413      	add	r3, r2
 800e4fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e502:	460a      	mov	r2, r1
 800e504:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800e506:	6a3b      	ldr	r3, [r7, #32]
 800e508:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e50c:	689b      	ldr	r3, [r3, #8]
 800e50e:	f003 0301 	and.w	r3, r3, #1
 800e512:	2b00      	cmp	r3, #0
 800e514:	bf0c      	ite	eq
 800e516:	2301      	moveq	r3, #1
 800e518:	2300      	movne	r3, #0
 800e51a:	b2db      	uxtb	r3, r3
 800e51c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800e51e:	69fb      	ldr	r3, [r7, #28]
 800e520:	015a      	lsls	r2, r3, #5
 800e522:	6a3b      	ldr	r3, [r7, #32]
 800e524:	4413      	add	r3, r2
 800e526:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	69fa      	ldr	r2, [r7, #28]
 800e52e:	0151      	lsls	r1, r2, #5
 800e530:	6a3a      	ldr	r2, [r7, #32]
 800e532:	440a      	add	r2, r1
 800e534:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e538:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e53c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800e53e:	69fb      	ldr	r3, [r7, #28]
 800e540:	015a      	lsls	r2, r3, #5
 800e542:	6a3b      	ldr	r3, [r7, #32]
 800e544:	4413      	add	r3, r2
 800e546:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e54a:	681a      	ldr	r2, [r3, #0]
 800e54c:	7e7b      	ldrb	r3, [r7, #25]
 800e54e:	075b      	lsls	r3, r3, #29
 800e550:	69f9      	ldr	r1, [r7, #28]
 800e552:	0148      	lsls	r0, r1, #5
 800e554:	6a39      	ldr	r1, [r7, #32]
 800e556:	4401      	add	r1, r0
 800e558:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800e55c:	4313      	orrs	r3, r2
 800e55e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800e560:	68bb      	ldr	r3, [r7, #8]
 800e562:	799b      	ldrb	r3, [r3, #6]
 800e564:	2b01      	cmp	r3, #1
 800e566:	f040 80c3 	bne.w	800e6f0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800e56a:	68bb      	ldr	r3, [r7, #8]
 800e56c:	7c5b      	ldrb	r3, [r3, #17]
 800e56e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800e570:	68ba      	ldr	r2, [r7, #8]
 800e572:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800e574:	4313      	orrs	r3, r2
 800e576:	69fa      	ldr	r2, [r7, #28]
 800e578:	0151      	lsls	r1, r2, #5
 800e57a:	6a3a      	ldr	r2, [r7, #32]
 800e57c:	440a      	add	r2, r1
 800e57e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800e582:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800e586:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800e588:	69fb      	ldr	r3, [r7, #28]
 800e58a:	015a      	lsls	r2, r3, #5
 800e58c:	6a3b      	ldr	r3, [r7, #32]
 800e58e:	4413      	add	r3, r2
 800e590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e594:	68db      	ldr	r3, [r3, #12]
 800e596:	69fa      	ldr	r2, [r7, #28]
 800e598:	0151      	lsls	r1, r2, #5
 800e59a:	6a3a      	ldr	r2, [r7, #32]
 800e59c:	440a      	add	r2, r1
 800e59e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e5a2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800e5a6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	79db      	ldrb	r3, [r3, #7]
 800e5ac:	2b01      	cmp	r3, #1
 800e5ae:	d123      	bne.n	800e5f8 <USB_HC_StartXfer+0x2dc>
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	78db      	ldrb	r3, [r3, #3]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d11f      	bne.n	800e5f8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800e5b8:	69fb      	ldr	r3, [r7, #28]
 800e5ba:	015a      	lsls	r2, r3, #5
 800e5bc:	6a3b      	ldr	r3, [r7, #32]
 800e5be:	4413      	add	r3, r2
 800e5c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e5c4:	685b      	ldr	r3, [r3, #4]
 800e5c6:	69fa      	ldr	r2, [r7, #28]
 800e5c8:	0151      	lsls	r1, r2, #5
 800e5ca:	6a3a      	ldr	r2, [r7, #32]
 800e5cc:	440a      	add	r2, r1
 800e5ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e5d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e5d6:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800e5d8:	69fb      	ldr	r3, [r7, #28]
 800e5da:	015a      	lsls	r2, r3, #5
 800e5dc:	6a3b      	ldr	r3, [r7, #32]
 800e5de:	4413      	add	r3, r2
 800e5e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e5e4:	68db      	ldr	r3, [r3, #12]
 800e5e6:	69fa      	ldr	r2, [r7, #28]
 800e5e8:	0151      	lsls	r1, r2, #5
 800e5ea:	6a3a      	ldr	r2, [r7, #32]
 800e5ec:	440a      	add	r2, r1
 800e5ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e5f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5f6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800e5f8:	68bb      	ldr	r3, [r7, #8]
 800e5fa:	7c9b      	ldrb	r3, [r3, #18]
 800e5fc:	2b01      	cmp	r3, #1
 800e5fe:	d003      	beq.n	800e608 <USB_HC_StartXfer+0x2ec>
 800e600:	68bb      	ldr	r3, [r7, #8]
 800e602:	7c9b      	ldrb	r3, [r3, #18]
 800e604:	2b03      	cmp	r3, #3
 800e606:	d117      	bne.n	800e638 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800e608:	68bb      	ldr	r3, [r7, #8]
 800e60a:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800e60c:	2b01      	cmp	r3, #1
 800e60e:	d113      	bne.n	800e638 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800e610:	68bb      	ldr	r3, [r7, #8]
 800e612:	78db      	ldrb	r3, [r3, #3]
 800e614:	2b01      	cmp	r3, #1
 800e616:	d10f      	bne.n	800e638 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800e618:	69fb      	ldr	r3, [r7, #28]
 800e61a:	015a      	lsls	r2, r3, #5
 800e61c:	6a3b      	ldr	r3, [r7, #32]
 800e61e:	4413      	add	r3, r2
 800e620:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e624:	685b      	ldr	r3, [r3, #4]
 800e626:	69fa      	ldr	r2, [r7, #28]
 800e628:	0151      	lsls	r1, r2, #5
 800e62a:	6a3a      	ldr	r2, [r7, #32]
 800e62c:	440a      	add	r2, r1
 800e62e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e636:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800e638:	68bb      	ldr	r3, [r7, #8]
 800e63a:	7c9b      	ldrb	r3, [r3, #18]
 800e63c:	2b01      	cmp	r3, #1
 800e63e:	d162      	bne.n	800e706 <USB_HC_StartXfer+0x3ea>
 800e640:	68bb      	ldr	r3, [r7, #8]
 800e642:	78db      	ldrb	r3, [r3, #3]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d15e      	bne.n	800e706 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800e648:	68bb      	ldr	r3, [r7, #8]
 800e64a:	68db      	ldr	r3, [r3, #12]
 800e64c:	3b01      	subs	r3, #1
 800e64e:	2b03      	cmp	r3, #3
 800e650:	d858      	bhi.n	800e704 <USB_HC_StartXfer+0x3e8>
 800e652:	a201      	add	r2, pc, #4	@ (adr r2, 800e658 <USB_HC_StartXfer+0x33c>)
 800e654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e658:	0800e669 	.word	0x0800e669
 800e65c:	0800e68b 	.word	0x0800e68b
 800e660:	0800e6ad 	.word	0x0800e6ad
 800e664:	0800e6cf 	.word	0x0800e6cf
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800e668:	69fb      	ldr	r3, [r7, #28]
 800e66a:	015a      	lsls	r2, r3, #5
 800e66c:	6a3b      	ldr	r3, [r7, #32]
 800e66e:	4413      	add	r3, r2
 800e670:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e674:	685b      	ldr	r3, [r3, #4]
 800e676:	69fa      	ldr	r2, [r7, #28]
 800e678:	0151      	lsls	r1, r2, #5
 800e67a:	6a3a      	ldr	r2, [r7, #32]
 800e67c:	440a      	add	r2, r1
 800e67e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e686:	6053      	str	r3, [r2, #4]
          break;
 800e688:	e03d      	b.n	800e706 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800e68a:	69fb      	ldr	r3, [r7, #28]
 800e68c:	015a      	lsls	r2, r3, #5
 800e68e:	6a3b      	ldr	r3, [r7, #32]
 800e690:	4413      	add	r3, r2
 800e692:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e696:	685b      	ldr	r3, [r3, #4]
 800e698:	69fa      	ldr	r2, [r7, #28]
 800e69a:	0151      	lsls	r1, r2, #5
 800e69c:	6a3a      	ldr	r2, [r7, #32]
 800e69e:	440a      	add	r2, r1
 800e6a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e6a4:	f043 030e 	orr.w	r3, r3, #14
 800e6a8:	6053      	str	r3, [r2, #4]
          break;
 800e6aa:	e02c      	b.n	800e706 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800e6ac:	69fb      	ldr	r3, [r7, #28]
 800e6ae:	015a      	lsls	r2, r3, #5
 800e6b0:	6a3b      	ldr	r3, [r7, #32]
 800e6b2:	4413      	add	r3, r2
 800e6b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e6b8:	685b      	ldr	r3, [r3, #4]
 800e6ba:	69fa      	ldr	r2, [r7, #28]
 800e6bc:	0151      	lsls	r1, r2, #5
 800e6be:	6a3a      	ldr	r2, [r7, #32]
 800e6c0:	440a      	add	r2, r1
 800e6c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e6c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e6ca:	6053      	str	r3, [r2, #4]
          break;
 800e6cc:	e01b      	b.n	800e706 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800e6ce:	69fb      	ldr	r3, [r7, #28]
 800e6d0:	015a      	lsls	r2, r3, #5
 800e6d2:	6a3b      	ldr	r3, [r7, #32]
 800e6d4:	4413      	add	r3, r2
 800e6d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e6da:	685b      	ldr	r3, [r3, #4]
 800e6dc:	69fa      	ldr	r2, [r7, #28]
 800e6de:	0151      	lsls	r1, r2, #5
 800e6e0:	6a3a      	ldr	r2, [r7, #32]
 800e6e2:	440a      	add	r2, r1
 800e6e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e6e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e6ec:	6053      	str	r3, [r2, #4]
          break;
 800e6ee:	e00a      	b.n	800e706 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800e6f0:	69fb      	ldr	r3, [r7, #28]
 800e6f2:	015a      	lsls	r2, r3, #5
 800e6f4:	6a3b      	ldr	r3, [r7, #32]
 800e6f6:	4413      	add	r3, r2
 800e6f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e6fc:	461a      	mov	r2, r3
 800e6fe:	2300      	movs	r3, #0
 800e700:	6053      	str	r3, [r2, #4]
 800e702:	e000      	b.n	800e706 <USB_HC_StartXfer+0x3ea>
          break;
 800e704:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800e706:	69fb      	ldr	r3, [r7, #28]
 800e708:	015a      	lsls	r2, r3, #5
 800e70a:	6a3b      	ldr	r3, [r7, #32]
 800e70c:	4413      	add	r3, r2
 800e70e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800e716:	693b      	ldr	r3, [r7, #16]
 800e718:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800e71c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800e71e:	68bb      	ldr	r3, [r7, #8]
 800e720:	78db      	ldrb	r3, [r3, #3]
 800e722:	2b00      	cmp	r3, #0
 800e724:	d004      	beq.n	800e730 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800e726:	693b      	ldr	r3, [r7, #16]
 800e728:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e72c:	613b      	str	r3, [r7, #16]
 800e72e:	e003      	b.n	800e738 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800e730:	693b      	ldr	r3, [r7, #16]
 800e732:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e736:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800e738:	693b      	ldr	r3, [r7, #16]
 800e73a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800e73e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800e740:	69fb      	ldr	r3, [r7, #28]
 800e742:	015a      	lsls	r2, r3, #5
 800e744:	6a3b      	ldr	r3, [r7, #32]
 800e746:	4413      	add	r3, r2
 800e748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e74c:	461a      	mov	r2, r3
 800e74e:	693b      	ldr	r3, [r7, #16]
 800e750:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800e752:	79fb      	ldrb	r3, [r7, #7]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d003      	beq.n	800e760 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800e758:	2300      	movs	r3, #0
 800e75a:	e055      	b.n	800e808 <USB_HC_StartXfer+0x4ec>
 800e75c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800e760:	68bb      	ldr	r3, [r7, #8]
 800e762:	78db      	ldrb	r3, [r3, #3]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d14e      	bne.n	800e806 <USB_HC_StartXfer+0x4ea>
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	6a1b      	ldr	r3, [r3, #32]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d04a      	beq.n	800e806 <USB_HC_StartXfer+0x4ea>
 800e770:	68bb      	ldr	r3, [r7, #8]
 800e772:	79db      	ldrb	r3, [r3, #7]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d146      	bne.n	800e806 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800e778:	68bb      	ldr	r3, [r7, #8]
 800e77a:	7c9b      	ldrb	r3, [r3, #18]
 800e77c:	2b03      	cmp	r3, #3
 800e77e:	d831      	bhi.n	800e7e4 <USB_HC_StartXfer+0x4c8>
 800e780:	a201      	add	r2, pc, #4	@ (adr r2, 800e788 <USB_HC_StartXfer+0x46c>)
 800e782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e786:	bf00      	nop
 800e788:	0800e799 	.word	0x0800e799
 800e78c:	0800e7bd 	.word	0x0800e7bd
 800e790:	0800e799 	.word	0x0800e799
 800e794:	0800e7bd 	.word	0x0800e7bd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	6a1b      	ldr	r3, [r3, #32]
 800e79c:	3303      	adds	r3, #3
 800e79e:	089b      	lsrs	r3, r3, #2
 800e7a0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800e7a2:	8afa      	ldrh	r2, [r7, #22]
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7a8:	b29b      	uxth	r3, r3
 800e7aa:	429a      	cmp	r2, r3
 800e7ac:	d91c      	bls.n	800e7e8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	699b      	ldr	r3, [r3, #24]
 800e7b2:	f043 0220 	orr.w	r2, r3, #32
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	619a      	str	r2, [r3, #24]
        }
        break;
 800e7ba:	e015      	b.n	800e7e8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800e7bc:	68bb      	ldr	r3, [r7, #8]
 800e7be:	6a1b      	ldr	r3, [r3, #32]
 800e7c0:	3303      	adds	r3, #3
 800e7c2:	089b      	lsrs	r3, r3, #2
 800e7c4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800e7c6:	8afa      	ldrh	r2, [r7, #22]
 800e7c8:	6a3b      	ldr	r3, [r7, #32]
 800e7ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e7ce:	691b      	ldr	r3, [r3, #16]
 800e7d0:	b29b      	uxth	r3, r3
 800e7d2:	429a      	cmp	r2, r3
 800e7d4:	d90a      	bls.n	800e7ec <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	699b      	ldr	r3, [r3, #24]
 800e7da:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	619a      	str	r2, [r3, #24]
        }
        break;
 800e7e2:	e003      	b.n	800e7ec <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800e7e4:	bf00      	nop
 800e7e6:	e002      	b.n	800e7ee <USB_HC_StartXfer+0x4d2>
        break;
 800e7e8:	bf00      	nop
 800e7ea:	e000      	b.n	800e7ee <USB_HC_StartXfer+0x4d2>
        break;
 800e7ec:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	6999      	ldr	r1, [r3, #24]
 800e7f2:	68bb      	ldr	r3, [r7, #8]
 800e7f4:	785a      	ldrb	r2, [r3, #1]
 800e7f6:	68bb      	ldr	r3, [r7, #8]
 800e7f8:	6a1b      	ldr	r3, [r3, #32]
 800e7fa:	b29b      	uxth	r3, r3
 800e7fc:	2000      	movs	r0, #0
 800e7fe:	9000      	str	r0, [sp, #0]
 800e800:	68f8      	ldr	r0, [r7, #12]
 800e802:	f7ff f9cf 	bl	800dba4 <USB_WritePacket>
  }

  return HAL_OK;
 800e806:	2300      	movs	r3, #0
}
 800e808:	4618      	mov	r0, r3
 800e80a:	3728      	adds	r7, #40	@ 0x28
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bd80      	pop	{r7, pc}

0800e810 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800e810:	b480      	push	{r7}
 800e812:	b085      	sub	sp, #20
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e822:	695b      	ldr	r3, [r3, #20]
 800e824:	b29b      	uxth	r3, r3
}
 800e826:	4618      	mov	r0, r3
 800e828:	3714      	adds	r7, #20
 800e82a:	46bd      	mov	sp, r7
 800e82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e830:	4770      	bx	lr

0800e832 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800e832:	b480      	push	{r7}
 800e834:	b089      	sub	sp, #36	@ 0x24
 800e836:	af00      	add	r7, sp, #0
 800e838:	6078      	str	r0, [r7, #4]
 800e83a:	460b      	mov	r3, r1
 800e83c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800e842:	78fb      	ldrb	r3, [r7, #3]
 800e844:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800e846:	2300      	movs	r3, #0
 800e848:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800e84a:	69bb      	ldr	r3, [r7, #24]
 800e84c:	015a      	lsls	r2, r3, #5
 800e84e:	69fb      	ldr	r3, [r7, #28]
 800e850:	4413      	add	r3, r2
 800e852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	0c9b      	lsrs	r3, r3, #18
 800e85a:	f003 0303 	and.w	r3, r3, #3
 800e85e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800e860:	69bb      	ldr	r3, [r7, #24]
 800e862:	015a      	lsls	r2, r3, #5
 800e864:	69fb      	ldr	r3, [r7, #28]
 800e866:	4413      	add	r3, r2
 800e868:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	0fdb      	lsrs	r3, r3, #31
 800e870:	f003 0301 	and.w	r3, r3, #1
 800e874:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800e876:	69bb      	ldr	r3, [r7, #24]
 800e878:	015a      	lsls	r2, r3, #5
 800e87a:	69fb      	ldr	r3, [r7, #28]
 800e87c:	4413      	add	r3, r2
 800e87e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e882:	685b      	ldr	r3, [r3, #4]
 800e884:	0fdb      	lsrs	r3, r3, #31
 800e886:	f003 0301 	and.w	r3, r3, #1
 800e88a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	689b      	ldr	r3, [r3, #8]
 800e890:	f003 0320 	and.w	r3, r3, #32
 800e894:	2b20      	cmp	r3, #32
 800e896:	d10d      	bne.n	800e8b4 <USB_HC_Halt+0x82>
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d10a      	bne.n	800e8b4 <USB_HC_Halt+0x82>
 800e89e:	693b      	ldr	r3, [r7, #16]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d005      	beq.n	800e8b0 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800e8a4:	697b      	ldr	r3, [r7, #20]
 800e8a6:	2b01      	cmp	r3, #1
 800e8a8:	d002      	beq.n	800e8b0 <USB_HC_Halt+0x7e>
 800e8aa:	697b      	ldr	r3, [r7, #20]
 800e8ac:	2b03      	cmp	r3, #3
 800e8ae:	d101      	bne.n	800e8b4 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	e0d8      	b.n	800ea66 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800e8b4:	697b      	ldr	r3, [r7, #20]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d002      	beq.n	800e8c0 <USB_HC_Halt+0x8e>
 800e8ba:	697b      	ldr	r3, [r7, #20]
 800e8bc:	2b02      	cmp	r3, #2
 800e8be:	d173      	bne.n	800e9a8 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800e8c0:	69bb      	ldr	r3, [r7, #24]
 800e8c2:	015a      	lsls	r2, r3, #5
 800e8c4:	69fb      	ldr	r3, [r7, #28]
 800e8c6:	4413      	add	r3, r2
 800e8c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	69ba      	ldr	r2, [r7, #24]
 800e8d0:	0151      	lsls	r1, r2, #5
 800e8d2:	69fa      	ldr	r2, [r7, #28]
 800e8d4:	440a      	add	r2, r1
 800e8d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e8da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e8de:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	689b      	ldr	r3, [r3, #8]
 800e8e4:	f003 0320 	and.w	r3, r3, #32
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d14a      	bne.n	800e982 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8f0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d133      	bne.n	800e960 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800e8f8:	69bb      	ldr	r3, [r7, #24]
 800e8fa:	015a      	lsls	r2, r3, #5
 800e8fc:	69fb      	ldr	r3, [r7, #28]
 800e8fe:	4413      	add	r3, r2
 800e900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	69ba      	ldr	r2, [r7, #24]
 800e908:	0151      	lsls	r1, r2, #5
 800e90a:	69fa      	ldr	r2, [r7, #28]
 800e90c:	440a      	add	r2, r1
 800e90e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e912:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e916:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e918:	69bb      	ldr	r3, [r7, #24]
 800e91a:	015a      	lsls	r2, r3, #5
 800e91c:	69fb      	ldr	r3, [r7, #28]
 800e91e:	4413      	add	r3, r2
 800e920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	69ba      	ldr	r2, [r7, #24]
 800e928:	0151      	lsls	r1, r2, #5
 800e92a:	69fa      	ldr	r2, [r7, #28]
 800e92c:	440a      	add	r2, r1
 800e92e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e932:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800e936:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800e938:	68bb      	ldr	r3, [r7, #8]
 800e93a:	3301      	adds	r3, #1
 800e93c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800e93e:	68bb      	ldr	r3, [r7, #8]
 800e940:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e944:	d82e      	bhi.n	800e9a4 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800e946:	69bb      	ldr	r3, [r7, #24]
 800e948:	015a      	lsls	r2, r3, #5
 800e94a:	69fb      	ldr	r3, [r7, #28]
 800e94c:	4413      	add	r3, r2
 800e94e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e958:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e95c:	d0ec      	beq.n	800e938 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e95e:	e081      	b.n	800ea64 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e960:	69bb      	ldr	r3, [r7, #24]
 800e962:	015a      	lsls	r2, r3, #5
 800e964:	69fb      	ldr	r3, [r7, #28]
 800e966:	4413      	add	r3, r2
 800e968:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	69ba      	ldr	r2, [r7, #24]
 800e970:	0151      	lsls	r1, r2, #5
 800e972:	69fa      	ldr	r2, [r7, #28]
 800e974:	440a      	add	r2, r1
 800e976:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e97a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800e97e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e980:	e070      	b.n	800ea64 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e982:	69bb      	ldr	r3, [r7, #24]
 800e984:	015a      	lsls	r2, r3, #5
 800e986:	69fb      	ldr	r3, [r7, #28]
 800e988:	4413      	add	r3, r2
 800e98a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	69ba      	ldr	r2, [r7, #24]
 800e992:	0151      	lsls	r1, r2, #5
 800e994:	69fa      	ldr	r2, [r7, #28]
 800e996:	440a      	add	r2, r1
 800e998:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e99c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800e9a0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e9a2:	e05f      	b.n	800ea64 <USB_HC_Halt+0x232>
            break;
 800e9a4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e9a6:	e05d      	b.n	800ea64 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800e9a8:	69bb      	ldr	r3, [r7, #24]
 800e9aa:	015a      	lsls	r2, r3, #5
 800e9ac:	69fb      	ldr	r3, [r7, #28]
 800e9ae:	4413      	add	r3, r2
 800e9b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	69ba      	ldr	r2, [r7, #24]
 800e9b8:	0151      	lsls	r1, r2, #5
 800e9ba:	69fa      	ldr	r2, [r7, #28]
 800e9bc:	440a      	add	r2, r1
 800e9be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e9c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e9c6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800e9c8:	69fb      	ldr	r3, [r7, #28]
 800e9ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e9ce:	691b      	ldr	r3, [r3, #16]
 800e9d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d133      	bne.n	800ea40 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800e9d8:	69bb      	ldr	r3, [r7, #24]
 800e9da:	015a      	lsls	r2, r3, #5
 800e9dc:	69fb      	ldr	r3, [r7, #28]
 800e9de:	4413      	add	r3, r2
 800e9e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	69ba      	ldr	r2, [r7, #24]
 800e9e8:	0151      	lsls	r1, r2, #5
 800e9ea:	69fa      	ldr	r2, [r7, #28]
 800e9ec:	440a      	add	r2, r1
 800e9ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800e9f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e9f6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e9f8:	69bb      	ldr	r3, [r7, #24]
 800e9fa:	015a      	lsls	r2, r3, #5
 800e9fc:	69fb      	ldr	r3, [r7, #28]
 800e9fe:	4413      	add	r3, r2
 800ea00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	69ba      	ldr	r2, [r7, #24]
 800ea08:	0151      	lsls	r1, r2, #5
 800ea0a:	69fa      	ldr	r2, [r7, #28]
 800ea0c:	440a      	add	r2, r1
 800ea0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ea12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ea16:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800ea18:	68bb      	ldr	r3, [r7, #8]
 800ea1a:	3301      	adds	r3, #1
 800ea1c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800ea1e:	68bb      	ldr	r3, [r7, #8]
 800ea20:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ea24:	d81d      	bhi.n	800ea62 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ea26:	69bb      	ldr	r3, [r7, #24]
 800ea28:	015a      	lsls	r2, r3, #5
 800ea2a:	69fb      	ldr	r3, [r7, #28]
 800ea2c:	4413      	add	r3, r2
 800ea2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ea38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea3c:	d0ec      	beq.n	800ea18 <USB_HC_Halt+0x1e6>
 800ea3e:	e011      	b.n	800ea64 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ea40:	69bb      	ldr	r3, [r7, #24]
 800ea42:	015a      	lsls	r2, r3, #5
 800ea44:	69fb      	ldr	r3, [r7, #28]
 800ea46:	4413      	add	r3, r2
 800ea48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	69ba      	ldr	r2, [r7, #24]
 800ea50:	0151      	lsls	r1, r2, #5
 800ea52:	69fa      	ldr	r2, [r7, #28]
 800ea54:	440a      	add	r2, r1
 800ea56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ea5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ea5e:	6013      	str	r3, [r2, #0]
 800ea60:	e000      	b.n	800ea64 <USB_HC_Halt+0x232>
          break;
 800ea62:	bf00      	nop
    }
  }

  return HAL_OK;
 800ea64:	2300      	movs	r3, #0
}
 800ea66:	4618      	mov	r0, r3
 800ea68:	3724      	adds	r7, #36	@ 0x24
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea70:	4770      	bx	lr
	...

0800ea74 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800ea74:	b480      	push	{r7}
 800ea76:	b087      	sub	sp, #28
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]
 800ea7c:	460b      	mov	r3, r1
 800ea7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800ea84:	78fb      	ldrb	r3, [r7, #3]
 800ea86:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800ea88:	2301      	movs	r3, #1
 800ea8a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	04da      	lsls	r2, r3, #19
 800ea90:	4b15      	ldr	r3, [pc, #84]	@ (800eae8 <USB_DoPing+0x74>)
 800ea92:	4013      	ands	r3, r2
 800ea94:	693a      	ldr	r2, [r7, #16]
 800ea96:	0151      	lsls	r1, r2, #5
 800ea98:	697a      	ldr	r2, [r7, #20]
 800ea9a:	440a      	add	r2, r1
 800ea9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800eaa0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800eaa4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800eaa6:	693b      	ldr	r3, [r7, #16]
 800eaa8:	015a      	lsls	r2, r3, #5
 800eaaa:	697b      	ldr	r3, [r7, #20]
 800eaac:	4413      	add	r3, r2
 800eaae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800eab6:	68bb      	ldr	r3, [r7, #8]
 800eab8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800eabc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800eabe:	68bb      	ldr	r3, [r7, #8]
 800eac0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800eac4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800eac6:	693b      	ldr	r3, [r7, #16]
 800eac8:	015a      	lsls	r2, r3, #5
 800eaca:	697b      	ldr	r3, [r7, #20]
 800eacc:	4413      	add	r3, r2
 800eace:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ead2:	461a      	mov	r2, r3
 800ead4:	68bb      	ldr	r3, [r7, #8]
 800ead6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800ead8:	2300      	movs	r3, #0
}
 800eada:	4618      	mov	r0, r3
 800eadc:	371c      	adds	r7, #28
 800eade:	46bd      	mov	sp, r7
 800eae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae4:	4770      	bx	lr
 800eae6:	bf00      	nop
 800eae8:	1ff80000 	.word	0x1ff80000

0800eaec <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b088      	sub	sp, #32
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800eafc:	2300      	movs	r3, #0
 800eafe:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800eb00:	6878      	ldr	r0, [r7, #4]
 800eb02:	f7fe ff92 	bl	800da2a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800eb06:	2110      	movs	r1, #16
 800eb08:	6878      	ldr	r0, [r7, #4]
 800eb0a:	f7fe ffeb 	bl	800dae4 <USB_FlushTxFifo>
 800eb0e:	4603      	mov	r3, r0
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d001      	beq.n	800eb18 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800eb14:	2301      	movs	r3, #1
 800eb16:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800eb18:	6878      	ldr	r0, [r7, #4]
 800eb1a:	f7ff f815 	bl	800db48 <USB_FlushRxFifo>
 800eb1e:	4603      	mov	r3, r0
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d001      	beq.n	800eb28 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800eb24:	2301      	movs	r3, #1
 800eb26:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800eb28:	2300      	movs	r3, #0
 800eb2a:	61bb      	str	r3, [r7, #24]
 800eb2c:	e01f      	b.n	800eb6e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800eb2e:	69bb      	ldr	r3, [r7, #24]
 800eb30:	015a      	lsls	r2, r3, #5
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	4413      	add	r3, r2
 800eb36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800eb3e:	693b      	ldr	r3, [r7, #16]
 800eb40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eb44:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eb4c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800eb4e:	693b      	ldr	r3, [r7, #16]
 800eb50:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800eb54:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800eb56:	69bb      	ldr	r3, [r7, #24]
 800eb58:	015a      	lsls	r2, r3, #5
 800eb5a:	697b      	ldr	r3, [r7, #20]
 800eb5c:	4413      	add	r3, r2
 800eb5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb62:	461a      	mov	r2, r3
 800eb64:	693b      	ldr	r3, [r7, #16]
 800eb66:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800eb68:	69bb      	ldr	r3, [r7, #24]
 800eb6a:	3301      	adds	r3, #1
 800eb6c:	61bb      	str	r3, [r7, #24]
 800eb6e:	69bb      	ldr	r3, [r7, #24]
 800eb70:	2b0f      	cmp	r3, #15
 800eb72:	d9dc      	bls.n	800eb2e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800eb74:	2300      	movs	r3, #0
 800eb76:	61bb      	str	r3, [r7, #24]
 800eb78:	e034      	b.n	800ebe4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800eb7a:	69bb      	ldr	r3, [r7, #24]
 800eb7c:	015a      	lsls	r2, r3, #5
 800eb7e:	697b      	ldr	r3, [r7, #20]
 800eb80:	4413      	add	r3, r2
 800eb82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800eb8a:	693b      	ldr	r3, [r7, #16]
 800eb8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eb90:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800eb98:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800eb9a:	693b      	ldr	r3, [r7, #16]
 800eb9c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800eba0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800eba2:	69bb      	ldr	r3, [r7, #24]
 800eba4:	015a      	lsls	r2, r3, #5
 800eba6:	697b      	ldr	r3, [r7, #20]
 800eba8:	4413      	add	r3, r2
 800ebaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ebae:	461a      	mov	r2, r3
 800ebb0:	693b      	ldr	r3, [r7, #16]
 800ebb2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	3301      	adds	r3, #1
 800ebb8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ebc0:	d80c      	bhi.n	800ebdc <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ebc2:	69bb      	ldr	r3, [r7, #24]
 800ebc4:	015a      	lsls	r2, r3, #5
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	4413      	add	r3, r2
 800ebca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ebd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ebd8:	d0ec      	beq.n	800ebb4 <USB_StopHost+0xc8>
 800ebda:	e000      	b.n	800ebde <USB_StopHost+0xf2>
        break;
 800ebdc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ebde:	69bb      	ldr	r3, [r7, #24]
 800ebe0:	3301      	adds	r3, #1
 800ebe2:	61bb      	str	r3, [r7, #24]
 800ebe4:	69bb      	ldr	r3, [r7, #24]
 800ebe6:	2b0f      	cmp	r3, #15
 800ebe8:	d9c7      	bls.n	800eb7a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800ebea:	697b      	ldr	r3, [r7, #20]
 800ebec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ebf0:	461a      	mov	r2, r3
 800ebf2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ebf6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ebfe:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	f7fe ff01 	bl	800da08 <USB_EnableGlobalInt>

  return ret;
 800ec06:	7ffb      	ldrb	r3, [r7, #31]
}
 800ec08:	4618      	mov	r0, r3
 800ec0a:	3720      	adds	r7, #32
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	bd80      	pop	{r7, pc}

0800ec10 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ec10:	b580      	push	{r7, lr}
 800ec12:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ec14:	4904      	ldr	r1, [pc, #16]	@ (800ec28 <MX_FATFS_Init+0x18>)
 800ec16:	4805      	ldr	r0, [pc, #20]	@ (800ec2c <MX_FATFS_Init+0x1c>)
 800ec18:	f002 fc64 	bl	80114e4 <FATFS_LinkDriver>
 800ec1c:	4603      	mov	r3, r0
 800ec1e:	461a      	mov	r2, r3
 800ec20:	4b03      	ldr	r3, [pc, #12]	@ (800ec30 <MX_FATFS_Init+0x20>)
 800ec22:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ec24:	bf00      	nop
 800ec26:	bd80      	pop	{r7, pc}
 800ec28:	20001048 	.word	0x20001048
 800ec2c:	08014578 	.word	0x08014578
 800ec30:	20001044 	.word	0x20001044

0800ec34 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b082      	sub	sp, #8
 800ec38:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800ec3e:	f000 f87b 	bl	800ed38 <BSP_SD_IsDetected>
 800ec42:	4603      	mov	r3, r0
 800ec44:	2b01      	cmp	r3, #1
 800ec46:	d001      	beq.n	800ec4c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800ec48:	2302      	movs	r3, #2
 800ec4a:	e012      	b.n	800ec72 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800ec4c:	480b      	ldr	r0, [pc, #44]	@ (800ec7c <BSP_SD_Init+0x48>)
 800ec4e:	f7fb f909 	bl	8009e64 <HAL_SD_Init>
 800ec52:	4603      	mov	r3, r0
 800ec54:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800ec56:	79fb      	ldrb	r3, [r7, #7]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d109      	bne.n	800ec70 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800ec5c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800ec60:	4806      	ldr	r0, [pc, #24]	@ (800ec7c <BSP_SD_Init+0x48>)
 800ec62:	f7fb fd51 	bl	800a708 <HAL_SD_ConfigWideBusOperation>
 800ec66:	4603      	mov	r3, r0
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d001      	beq.n	800ec70 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800ec70:	79fb      	ldrb	r3, [r7, #7]
}
 800ec72:	4618      	mov	r0, r3
 800ec74:	3708      	adds	r7, #8
 800ec76:	46bd      	mov	sp, r7
 800ec78:	bd80      	pop	{r7, pc}
 800ec7a:	bf00      	nop
 800ec7c:	20000b9c 	.word	0x20000b9c

0800ec80 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b086      	sub	sp, #24
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	60f8      	str	r0, [r7, #12]
 800ec88:	60b9      	str	r1, [r7, #8]
 800ec8a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ec8c:	2300      	movs	r3, #0
 800ec8e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	68ba      	ldr	r2, [r7, #8]
 800ec94:	68f9      	ldr	r1, [r7, #12]
 800ec96:	4806      	ldr	r0, [pc, #24]	@ (800ecb0 <BSP_SD_ReadBlocks_DMA+0x30>)
 800ec98:	f7fb f994 	bl	8009fc4 <HAL_SD_ReadBlocks_DMA>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d001      	beq.n	800eca6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800eca2:	2301      	movs	r3, #1
 800eca4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800eca6:	7dfb      	ldrb	r3, [r7, #23]
}
 800eca8:	4618      	mov	r0, r3
 800ecaa:	3718      	adds	r7, #24
 800ecac:	46bd      	mov	sp, r7
 800ecae:	bd80      	pop	{r7, pc}
 800ecb0:	20000b9c 	.word	0x20000b9c

0800ecb4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b086      	sub	sp, #24
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	60f8      	str	r0, [r7, #12]
 800ecbc:	60b9      	str	r1, [r7, #8]
 800ecbe:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	68ba      	ldr	r2, [r7, #8]
 800ecc8:	68f9      	ldr	r1, [r7, #12]
 800ecca:	4806      	ldr	r0, [pc, #24]	@ (800ece4 <BSP_SD_WriteBlocks_DMA+0x30>)
 800eccc:	f7fb fa5c 	bl	800a188 <HAL_SD_WriteBlocks_DMA>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d001      	beq.n	800ecda <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ecd6:	2301      	movs	r3, #1
 800ecd8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ecda:	7dfb      	ldrb	r3, [r7, #23]
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	3718      	adds	r7, #24
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bd80      	pop	{r7, pc}
 800ece4:	20000b9c 	.word	0x20000b9c

0800ece8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ecec:	4805      	ldr	r0, [pc, #20]	@ (800ed04 <BSP_SD_GetCardState+0x1c>)
 800ecee:	f7fb fda5 	bl	800a83c <HAL_SD_GetCardState>
 800ecf2:	4603      	mov	r3, r0
 800ecf4:	2b04      	cmp	r3, #4
 800ecf6:	bf14      	ite	ne
 800ecf8:	2301      	movne	r3, #1
 800ecfa:	2300      	moveq	r3, #0
 800ecfc:	b2db      	uxtb	r3, r3
}
 800ecfe:	4618      	mov	r0, r3
 800ed00:	bd80      	pop	{r7, pc}
 800ed02:	bf00      	nop
 800ed04:	20000b9c 	.word	0x20000b9c

0800ed08 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b082      	sub	sp, #8
 800ed0c:	af00      	add	r7, sp, #0
 800ed0e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800ed10:	6879      	ldr	r1, [r7, #4]
 800ed12:	4803      	ldr	r0, [pc, #12]	@ (800ed20 <BSP_SD_GetCardInfo+0x18>)
 800ed14:	f7fb fccc 	bl	800a6b0 <HAL_SD_GetCardInfo>
}
 800ed18:	bf00      	nop
 800ed1a:	3708      	adds	r7, #8
 800ed1c:	46bd      	mov	sp, r7
 800ed1e:	bd80      	pop	{r7, pc}
 800ed20:	20000b9c 	.word	0x20000b9c

0800ed24 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ed24:	b580      	push	{r7, lr}
 800ed26:	b082      	sub	sp, #8
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ed2c:	f000 f9b2 	bl	800f094 <BSP_SD_ReadCpltCallback>
}
 800ed30:	bf00      	nop
 800ed32:	3708      	adds	r7, #8
 800ed34:	46bd      	mov	sp, r7
 800ed36:	bd80      	pop	{r7, pc}

0800ed38 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b082      	sub	sp, #8
 800ed3c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ed3e:	2301      	movs	r3, #1
 800ed40:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ed42:	f000 f80b 	bl	800ed5c <BSP_PlatformIsDetected>
 800ed46:	4603      	mov	r3, r0
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d101      	bne.n	800ed50 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ed50:	79fb      	ldrb	r3, [r7, #7]
 800ed52:	b2db      	uxtb	r3, r3
}
 800ed54:	4618      	mov	r0, r3
 800ed56:	3708      	adds	r7, #8
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	bd80      	pop	{r7, pc}

0800ed5c <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b082      	sub	sp, #8
 800ed60:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ed62:	2301      	movs	r3, #1
 800ed64:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ed66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ed6a:	4806      	ldr	r0, [pc, #24]	@ (800ed84 <BSP_PlatformIsDetected+0x28>)
 800ed6c:	f7f6 f8fa 	bl	8004f64 <HAL_GPIO_ReadPin>
 800ed70:	4603      	mov	r3, r0
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d001      	beq.n	800ed7a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ed76:	2300      	movs	r3, #0
 800ed78:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800ed7a:	79fb      	ldrb	r3, [r7, #7]
}
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	3708      	adds	r7, #8
 800ed80:	46bd      	mov	sp, r7
 800ed82:	bd80      	pop	{r7, pc}
 800ed84:	40020800 	.word	0x40020800

0800ed88 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b084      	sub	sp, #16
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800ed90:	f002 fbf4 	bl	801157c <osKernelSysTick>
 800ed94:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800ed96:	e006      	b.n	800eda6 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ed98:	f7ff ffa6 	bl	800ece8 <BSP_SD_GetCardState>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d101      	bne.n	800eda6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800eda2:	2300      	movs	r3, #0
 800eda4:	e009      	b.n	800edba <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800eda6:	f002 fbe9 	bl	801157c <osKernelSysTick>
 800edaa:	4602      	mov	r2, r0
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	1ad3      	subs	r3, r2, r3
 800edb0:	687a      	ldr	r2, [r7, #4]
 800edb2:	429a      	cmp	r2, r3
 800edb4:	d8f0      	bhi.n	800ed98 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800edb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800edba:	4618      	mov	r0, r3
 800edbc:	3710      	adds	r7, #16
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bd80      	pop	{r7, pc}
	...

0800edc4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800edc4:	b580      	push	{r7, lr}
 800edc6:	b082      	sub	sp, #8
 800edc8:	af00      	add	r7, sp, #0
 800edca:	4603      	mov	r3, r0
 800edcc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800edce:	4b0b      	ldr	r3, [pc, #44]	@ (800edfc <SD_CheckStatus+0x38>)
 800edd0:	2201      	movs	r2, #1
 800edd2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800edd4:	f7ff ff88 	bl	800ece8 <BSP_SD_GetCardState>
 800edd8:	4603      	mov	r3, r0
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d107      	bne.n	800edee <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800edde:	4b07      	ldr	r3, [pc, #28]	@ (800edfc <SD_CheckStatus+0x38>)
 800ede0:	781b      	ldrb	r3, [r3, #0]
 800ede2:	b2db      	uxtb	r3, r3
 800ede4:	f023 0301 	bic.w	r3, r3, #1
 800ede8:	b2da      	uxtb	r2, r3
 800edea:	4b04      	ldr	r3, [pc, #16]	@ (800edfc <SD_CheckStatus+0x38>)
 800edec:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800edee:	4b03      	ldr	r3, [pc, #12]	@ (800edfc <SD_CheckStatus+0x38>)
 800edf0:	781b      	ldrb	r3, [r3, #0]
 800edf2:	b2db      	uxtb	r3, r3
}
 800edf4:	4618      	mov	r0, r3
 800edf6:	3708      	adds	r7, #8
 800edf8:	46bd      	mov	sp, r7
 800edfa:	bd80      	pop	{r7, pc}
 800edfc:	20000009 	.word	0x20000009

0800ee00 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ee00:	b590      	push	{r4, r7, lr}
 800ee02:	b087      	sub	sp, #28
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	4603      	mov	r3, r0
 800ee08:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800ee0a:	4b20      	ldr	r3, [pc, #128]	@ (800ee8c <SD_initialize+0x8c>)
 800ee0c:	2201      	movs	r2, #1
 800ee0e:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800ee10:	f002 fba8 	bl	8011564 <osKernelRunning>
 800ee14:	4603      	mov	r3, r0
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d030      	beq.n	800ee7c <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800ee1a:	f7ff ff0b 	bl	800ec34 <BSP_SD_Init>
 800ee1e:	4603      	mov	r3, r0
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d107      	bne.n	800ee34 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800ee24:	79fb      	ldrb	r3, [r7, #7]
 800ee26:	4618      	mov	r0, r3
 800ee28:	f7ff ffcc 	bl	800edc4 <SD_CheckStatus>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	461a      	mov	r2, r3
 800ee30:	4b16      	ldr	r3, [pc, #88]	@ (800ee8c <SD_initialize+0x8c>)
 800ee32:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800ee34:	4b15      	ldr	r3, [pc, #84]	@ (800ee8c <SD_initialize+0x8c>)
 800ee36:	781b      	ldrb	r3, [r3, #0]
 800ee38:	b2db      	uxtb	r3, r3
 800ee3a:	2b01      	cmp	r3, #1
 800ee3c:	d01e      	beq.n	800ee7c <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800ee3e:	4b14      	ldr	r3, [pc, #80]	@ (800ee90 <SD_initialize+0x90>)
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d10e      	bne.n	800ee64 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800ee46:	4b13      	ldr	r3, [pc, #76]	@ (800ee94 <SD_initialize+0x94>)
 800ee48:	f107 0408 	add.w	r4, r7, #8
 800ee4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ee4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800ee52:	f107 0308 	add.w	r3, r7, #8
 800ee56:	2100      	movs	r1, #0
 800ee58:	4618      	mov	r0, r3
 800ee5a:	f002 fbff 	bl	801165c <osMessageCreate>
 800ee5e:	4603      	mov	r3, r0
 800ee60:	4a0b      	ldr	r2, [pc, #44]	@ (800ee90 <SD_initialize+0x90>)
 800ee62:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800ee64:	4b0a      	ldr	r3, [pc, #40]	@ (800ee90 <SD_initialize+0x90>)
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d107      	bne.n	800ee7c <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800ee6c:	4b07      	ldr	r3, [pc, #28]	@ (800ee8c <SD_initialize+0x8c>)
 800ee6e:	781b      	ldrb	r3, [r3, #0]
 800ee70:	b2db      	uxtb	r3, r3
 800ee72:	f043 0301 	orr.w	r3, r3, #1
 800ee76:	b2da      	uxtb	r2, r3
 800ee78:	4b04      	ldr	r3, [pc, #16]	@ (800ee8c <SD_initialize+0x8c>)
 800ee7a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800ee7c:	4b03      	ldr	r3, [pc, #12]	@ (800ee8c <SD_initialize+0x8c>)
 800ee7e:	781b      	ldrb	r3, [r3, #0]
 800ee80:	b2db      	uxtb	r3, r3
}
 800ee82:	4618      	mov	r0, r3
 800ee84:	371c      	adds	r7, #28
 800ee86:	46bd      	mov	sp, r7
 800ee88:	bd90      	pop	{r4, r7, pc}
 800ee8a:	bf00      	nop
 800ee8c:	20000009 	.word	0x20000009
 800ee90:	2000104c 	.word	0x2000104c
 800ee94:	08014504 	.word	0x08014504

0800ee98 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	b082      	sub	sp, #8
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	4603      	mov	r3, r0
 800eea0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800eea2:	79fb      	ldrb	r3, [r7, #7]
 800eea4:	4618      	mov	r0, r3
 800eea6:	f7ff ff8d 	bl	800edc4 <SD_CheckStatus>
 800eeaa:	4603      	mov	r3, r0
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3708      	adds	r7, #8
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	bd80      	pop	{r7, pc}

0800eeb4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800eeb4:	b580      	push	{r7, lr}
 800eeb6:	b08a      	sub	sp, #40	@ 0x28
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	60b9      	str	r1, [r7, #8]
 800eebc:	607a      	str	r2, [r7, #4]
 800eebe:	603b      	str	r3, [r7, #0]
 800eec0:	4603      	mov	r3, r0
 800eec2:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800eec4:	2301      	movs	r3, #1
 800eec6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800eeca:	f247 5030 	movw	r0, #30000	@ 0x7530
 800eece:	f7ff ff5b 	bl	800ed88 <SD_CheckStatusWithTimeout>
 800eed2:	4603      	mov	r3, r0
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	da02      	bge.n	800eede <SD_read+0x2a>
  {
    return res;
 800eed8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eedc:	e032      	b.n	800ef44 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800eede:	683a      	ldr	r2, [r7, #0]
 800eee0:	6879      	ldr	r1, [r7, #4]
 800eee2:	68b8      	ldr	r0, [r7, #8]
 800eee4:	f7ff fecc 	bl	800ec80 <BSP_SD_ReadBlocks_DMA>
 800eee8:	4603      	mov	r3, r0
 800eeea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800eeee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d124      	bne.n	800ef40 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800eef6:	4b15      	ldr	r3, [pc, #84]	@ (800ef4c <SD_read+0x98>)
 800eef8:	6819      	ldr	r1, [r3, #0]
 800eefa:	f107 0314 	add.w	r3, r7, #20
 800eefe:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ef02:	4618      	mov	r0, r3
 800ef04:	f002 fc12 	bl	801172c <osMessageGet>

    if (event.status == osEventMessage)
 800ef08:	697b      	ldr	r3, [r7, #20]
 800ef0a:	2b10      	cmp	r3, #16
 800ef0c:	d118      	bne.n	800ef40 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800ef0e:	69bb      	ldr	r3, [r7, #24]
 800ef10:	2b01      	cmp	r3, #1
 800ef12:	d115      	bne.n	800ef40 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800ef14:	f002 fb32 	bl	801157c <osKernelSysTick>
 800ef18:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800ef1a:	e008      	b.n	800ef2e <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ef1c:	f7ff fee4 	bl	800ece8 <BSP_SD_GetCardState>
 800ef20:	4603      	mov	r3, r0
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d103      	bne.n	800ef2e <SD_read+0x7a>
              {
                res = RES_OK;
 800ef26:	2300      	movs	r3, #0
 800ef28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800ef2c:	e008      	b.n	800ef40 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800ef2e:	f002 fb25 	bl	801157c <osKernelSysTick>
 800ef32:	4602      	mov	r2, r0
 800ef34:	6a3b      	ldr	r3, [r7, #32]
 800ef36:	1ad3      	subs	r3, r2, r3
 800ef38:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ef3c:	4293      	cmp	r3, r2
 800ef3e:	d9ed      	bls.n	800ef1c <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800ef40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ef44:	4618      	mov	r0, r3
 800ef46:	3728      	adds	r7, #40	@ 0x28
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd80      	pop	{r7, pc}
 800ef4c:	2000104c 	.word	0x2000104c

0800ef50 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b08a      	sub	sp, #40	@ 0x28
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	60b9      	str	r1, [r7, #8]
 800ef58:	607a      	str	r2, [r7, #4]
 800ef5a:	603b      	str	r3, [r7, #0]
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ef60:	2301      	movs	r3, #1
 800ef62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ef66:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ef6a:	f7ff ff0d 	bl	800ed88 <SD_CheckStatusWithTimeout>
 800ef6e:	4603      	mov	r3, r0
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	da02      	bge.n	800ef7a <SD_write+0x2a>
  {
    return res;
 800ef74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ef78:	e02e      	b.n	800efd8 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ef7a:	683a      	ldr	r2, [r7, #0]
 800ef7c:	6879      	ldr	r1, [r7, #4]
 800ef7e:	68b8      	ldr	r0, [r7, #8]
 800ef80:	f7ff fe98 	bl	800ecb4 <BSP_SD_WriteBlocks_DMA>
 800ef84:	4603      	mov	r3, r0
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d124      	bne.n	800efd4 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800ef8a:	4b15      	ldr	r3, [pc, #84]	@ (800efe0 <SD_write+0x90>)
 800ef8c:	6819      	ldr	r1, [r3, #0]
 800ef8e:	f107 0314 	add.w	r3, r7, #20
 800ef92:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ef96:	4618      	mov	r0, r3
 800ef98:	f002 fbc8 	bl	801172c <osMessageGet>

    if (event.status == osEventMessage)
 800ef9c:	697b      	ldr	r3, [r7, #20]
 800ef9e:	2b10      	cmp	r3, #16
 800efa0:	d118      	bne.n	800efd4 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800efa2:	69bb      	ldr	r3, [r7, #24]
 800efa4:	2b02      	cmp	r3, #2
 800efa6:	d115      	bne.n	800efd4 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800efa8:	f002 fae8 	bl	801157c <osKernelSysTick>
 800efac:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800efae:	e008      	b.n	800efc2 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800efb0:	f7ff fe9a 	bl	800ece8 <BSP_SD_GetCardState>
 800efb4:	4603      	mov	r3, r0
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d103      	bne.n	800efc2 <SD_write+0x72>
          {
            res = RES_OK;
 800efba:	2300      	movs	r3, #0
 800efbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800efc0:	e008      	b.n	800efd4 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800efc2:	f002 fadb 	bl	801157c <osKernelSysTick>
 800efc6:	4602      	mov	r2, r0
 800efc8:	6a3b      	ldr	r3, [r7, #32]
 800efca:	1ad3      	subs	r3, r2, r3
 800efcc:	f247 522f 	movw	r2, #29999	@ 0x752f
 800efd0:	4293      	cmp	r3, r2
 800efd2:	d9ed      	bls.n	800efb0 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 800efd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800efd8:	4618      	mov	r0, r3
 800efda:	3728      	adds	r7, #40	@ 0x28
 800efdc:	46bd      	mov	sp, r7
 800efde:	bd80      	pop	{r7, pc}
 800efe0:	2000104c 	.word	0x2000104c

0800efe4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b08c      	sub	sp, #48	@ 0x30
 800efe8:	af00      	add	r7, sp, #0
 800efea:	4603      	mov	r3, r0
 800efec:	603a      	str	r2, [r7, #0]
 800efee:	71fb      	strb	r3, [r7, #7]
 800eff0:	460b      	mov	r3, r1
 800eff2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800eff4:	2301      	movs	r3, #1
 800eff6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800effa:	4b25      	ldr	r3, [pc, #148]	@ (800f090 <SD_ioctl+0xac>)
 800effc:	781b      	ldrb	r3, [r3, #0]
 800effe:	b2db      	uxtb	r3, r3
 800f000:	f003 0301 	and.w	r3, r3, #1
 800f004:	2b00      	cmp	r3, #0
 800f006:	d001      	beq.n	800f00c <SD_ioctl+0x28>
 800f008:	2303      	movs	r3, #3
 800f00a:	e03c      	b.n	800f086 <SD_ioctl+0xa2>

  switch (cmd)
 800f00c:	79bb      	ldrb	r3, [r7, #6]
 800f00e:	2b03      	cmp	r3, #3
 800f010:	d834      	bhi.n	800f07c <SD_ioctl+0x98>
 800f012:	a201      	add	r2, pc, #4	@ (adr r2, 800f018 <SD_ioctl+0x34>)
 800f014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f018:	0800f029 	.word	0x0800f029
 800f01c:	0800f031 	.word	0x0800f031
 800f020:	0800f049 	.word	0x0800f049
 800f024:	0800f063 	.word	0x0800f063
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800f028:	2300      	movs	r3, #0
 800f02a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f02e:	e028      	b.n	800f082 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800f030:	f107 030c 	add.w	r3, r7, #12
 800f034:	4618      	mov	r0, r3
 800f036:	f7ff fe67 	bl	800ed08 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800f03a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f03c:	683b      	ldr	r3, [r7, #0]
 800f03e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f040:	2300      	movs	r3, #0
 800f042:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f046:	e01c      	b.n	800f082 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f048:	f107 030c 	add.w	r3, r7, #12
 800f04c:	4618      	mov	r0, r3
 800f04e:	f7ff fe5b 	bl	800ed08 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f054:	b29a      	uxth	r2, r3
 800f056:	683b      	ldr	r3, [r7, #0]
 800f058:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f05a:	2300      	movs	r3, #0
 800f05c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f060:	e00f      	b.n	800f082 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f062:	f107 030c 	add.w	r3, r7, #12
 800f066:	4618      	mov	r0, r3
 800f068:	f7ff fe4e 	bl	800ed08 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f06c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f06e:	0a5a      	lsrs	r2, r3, #9
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f074:	2300      	movs	r3, #0
 800f076:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f07a:	e002      	b.n	800f082 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800f07c:	2304      	movs	r3, #4
 800f07e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800f082:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800f086:	4618      	mov	r0, r3
 800f088:	3730      	adds	r7, #48	@ 0x30
 800f08a:	46bd      	mov	sp, r7
 800f08c:	bd80      	pop	{r7, pc}
 800f08e:	bf00      	nop
 800f090:	20000009 	.word	0x20000009

0800f094 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800f094:	b580      	push	{r7, lr}
 800f096:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800f098:	4b04      	ldr	r3, [pc, #16]	@ (800f0ac <BSP_SD_ReadCpltCallback+0x18>)
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	2200      	movs	r2, #0
 800f09e:	2101      	movs	r1, #1
 800f0a0:	4618      	mov	r0, r3
 800f0a2:	f002 fb03 	bl	80116ac <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800f0a6:	bf00      	nop
 800f0a8:	bd80      	pop	{r7, pc}
 800f0aa:	bf00      	nop
 800f0ac:	2000104c 	.word	0x2000104c

0800f0b0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800f0b0:	b590      	push	{r4, r7, lr}
 800f0b2:	b089      	sub	sp, #36	@ 0x24
 800f0b4:	af04      	add	r7, sp, #16
 800f0b6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800f0b8:	2301      	movs	r3, #1
 800f0ba:	2202      	movs	r2, #2
 800f0bc:	2102      	movs	r1, #2
 800f0be:	6878      	ldr	r0, [r7, #4]
 800f0c0:	f000 fcbd 	bl	800fa3e <USBH_FindInterface>
 800f0c4:	4603      	mov	r3, r0
 800f0c6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f0c8:	7bfb      	ldrb	r3, [r7, #15]
 800f0ca:	2bff      	cmp	r3, #255	@ 0xff
 800f0cc:	d002      	beq.n	800f0d4 <USBH_CDC_InterfaceInit+0x24>
 800f0ce:	7bfb      	ldrb	r3, [r7, #15]
 800f0d0:	2b01      	cmp	r3, #1
 800f0d2:	d901      	bls.n	800f0d8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f0d4:	2302      	movs	r3, #2
 800f0d6:	e13d      	b.n	800f354 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800f0d8:	7bfb      	ldrb	r3, [r7, #15]
 800f0da:	4619      	mov	r1, r3
 800f0dc:	6878      	ldr	r0, [r7, #4]
 800f0de:	f000 fc92 	bl	800fa06 <USBH_SelectInterface>
 800f0e2:	4603      	mov	r3, r0
 800f0e4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800f0e6:	7bbb      	ldrb	r3, [r7, #14]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d001      	beq.n	800f0f0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800f0ec:	2302      	movs	r3, #2
 800f0ee:	e131      	b.n	800f354 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800f0f6:	2050      	movs	r0, #80	@ 0x50
 800f0f8:	f005 f88a 	bl	8014210 <malloc>
 800f0fc:	4603      	mov	r3, r0
 800f0fe:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f106:	69db      	ldr	r3, [r3, #28]
 800f108:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800f10a:	68bb      	ldr	r3, [r7, #8]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d101      	bne.n	800f114 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800f110:	2302      	movs	r3, #2
 800f112:	e11f      	b.n	800f354 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800f114:	2250      	movs	r2, #80	@ 0x50
 800f116:	2100      	movs	r1, #0
 800f118:	68b8      	ldr	r0, [r7, #8]
 800f11a:	f005 f937 	bl	801438c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f11e:	7bfb      	ldrb	r3, [r7, #15]
 800f120:	687a      	ldr	r2, [r7, #4]
 800f122:	211a      	movs	r1, #26
 800f124:	fb01 f303 	mul.w	r3, r1, r3
 800f128:	4413      	add	r3, r2
 800f12a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f12e:	781b      	ldrb	r3, [r3, #0]
 800f130:	b25b      	sxtb	r3, r3
 800f132:	2b00      	cmp	r3, #0
 800f134:	da15      	bge.n	800f162 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f136:	7bfb      	ldrb	r3, [r7, #15]
 800f138:	687a      	ldr	r2, [r7, #4]
 800f13a:	211a      	movs	r1, #26
 800f13c:	fb01 f303 	mul.w	r3, r1, r3
 800f140:	4413      	add	r3, r2
 800f142:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f146:	781a      	ldrb	r2, [r3, #0]
 800f148:	68bb      	ldr	r3, [r7, #8]
 800f14a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f14c:	7bfb      	ldrb	r3, [r7, #15]
 800f14e:	687a      	ldr	r2, [r7, #4]
 800f150:	211a      	movs	r1, #26
 800f152:	fb01 f303 	mul.w	r3, r1, r3
 800f156:	4413      	add	r3, r2
 800f158:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f15c:	881a      	ldrh	r2, [r3, #0]
 800f15e:	68bb      	ldr	r3, [r7, #8]
 800f160:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800f162:	68bb      	ldr	r3, [r7, #8]
 800f164:	785b      	ldrb	r3, [r3, #1]
 800f166:	4619      	mov	r1, r3
 800f168:	6878      	ldr	r0, [r7, #4]
 800f16a:	f002 f90c 	bl	8011386 <USBH_AllocPipe>
 800f16e:	4603      	mov	r3, r0
 800f170:	461a      	mov	r2, r3
 800f172:	68bb      	ldr	r3, [r7, #8]
 800f174:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800f176:	68bb      	ldr	r3, [r7, #8]
 800f178:	7819      	ldrb	r1, [r3, #0]
 800f17a:	68bb      	ldr	r3, [r7, #8]
 800f17c:	7858      	ldrb	r0, [r3, #1]
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f18a:	68ba      	ldr	r2, [r7, #8]
 800f18c:	8952      	ldrh	r2, [r2, #10]
 800f18e:	9202      	str	r2, [sp, #8]
 800f190:	2203      	movs	r2, #3
 800f192:	9201      	str	r2, [sp, #4]
 800f194:	9300      	str	r3, [sp, #0]
 800f196:	4623      	mov	r3, r4
 800f198:	4602      	mov	r2, r0
 800f19a:	6878      	ldr	r0, [r7, #4]
 800f19c:	f002 f8c4 	bl	8011328 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	781b      	ldrb	r3, [r3, #0]
 800f1a4:	2200      	movs	r2, #0
 800f1a6:	4619      	mov	r1, r3
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f004 ffab 	bl	8014104 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	2200      	movs	r2, #0
 800f1b2:	210a      	movs	r1, #10
 800f1b4:	6878      	ldr	r0, [r7, #4]
 800f1b6:	f000 fc42 	bl	800fa3e <USBH_FindInterface>
 800f1ba:	4603      	mov	r3, r0
 800f1bc:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800f1be:	7bfb      	ldrb	r3, [r7, #15]
 800f1c0:	2bff      	cmp	r3, #255	@ 0xff
 800f1c2:	d002      	beq.n	800f1ca <USBH_CDC_InterfaceInit+0x11a>
 800f1c4:	7bfb      	ldrb	r3, [r7, #15]
 800f1c6:	2b01      	cmp	r3, #1
 800f1c8:	d901      	bls.n	800f1ce <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800f1ca:	2302      	movs	r3, #2
 800f1cc:	e0c2      	b.n	800f354 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800f1ce:	7bfb      	ldrb	r3, [r7, #15]
 800f1d0:	687a      	ldr	r2, [r7, #4]
 800f1d2:	211a      	movs	r1, #26
 800f1d4:	fb01 f303 	mul.w	r3, r1, r3
 800f1d8:	4413      	add	r3, r2
 800f1da:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f1de:	781b      	ldrb	r3, [r3, #0]
 800f1e0:	b25b      	sxtb	r3, r3
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	da16      	bge.n	800f214 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f1e6:	7bfb      	ldrb	r3, [r7, #15]
 800f1e8:	687a      	ldr	r2, [r7, #4]
 800f1ea:	211a      	movs	r1, #26
 800f1ec:	fb01 f303 	mul.w	r3, r1, r3
 800f1f0:	4413      	add	r3, r2
 800f1f2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f1f6:	781a      	ldrb	r2, [r3, #0]
 800f1f8:	68bb      	ldr	r3, [r7, #8]
 800f1fa:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f1fc:	7bfb      	ldrb	r3, [r7, #15]
 800f1fe:	687a      	ldr	r2, [r7, #4]
 800f200:	211a      	movs	r1, #26
 800f202:	fb01 f303 	mul.w	r3, r1, r3
 800f206:	4413      	add	r3, r2
 800f208:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f20c:	881a      	ldrh	r2, [r3, #0]
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	835a      	strh	r2, [r3, #26]
 800f212:	e015      	b.n	800f240 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800f214:	7bfb      	ldrb	r3, [r7, #15]
 800f216:	687a      	ldr	r2, [r7, #4]
 800f218:	211a      	movs	r1, #26
 800f21a:	fb01 f303 	mul.w	r3, r1, r3
 800f21e:	4413      	add	r3, r2
 800f220:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800f224:	781a      	ldrb	r2, [r3, #0]
 800f226:	68bb      	ldr	r3, [r7, #8]
 800f228:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800f22a:	7bfb      	ldrb	r3, [r7, #15]
 800f22c:	687a      	ldr	r2, [r7, #4]
 800f22e:	211a      	movs	r1, #26
 800f230:	fb01 f303 	mul.w	r3, r1, r3
 800f234:	4413      	add	r3, r2
 800f236:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800f23a:	881a      	ldrh	r2, [r3, #0]
 800f23c:	68bb      	ldr	r3, [r7, #8]
 800f23e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800f240:	7bfb      	ldrb	r3, [r7, #15]
 800f242:	687a      	ldr	r2, [r7, #4]
 800f244:	211a      	movs	r1, #26
 800f246:	fb01 f303 	mul.w	r3, r1, r3
 800f24a:	4413      	add	r3, r2
 800f24c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f250:	781b      	ldrb	r3, [r3, #0]
 800f252:	b25b      	sxtb	r3, r3
 800f254:	2b00      	cmp	r3, #0
 800f256:	da16      	bge.n	800f286 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f258:	7bfb      	ldrb	r3, [r7, #15]
 800f25a:	687a      	ldr	r2, [r7, #4]
 800f25c:	211a      	movs	r1, #26
 800f25e:	fb01 f303 	mul.w	r3, r1, r3
 800f262:	4413      	add	r3, r2
 800f264:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f268:	781a      	ldrb	r2, [r3, #0]
 800f26a:	68bb      	ldr	r3, [r7, #8]
 800f26c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f26e:	7bfb      	ldrb	r3, [r7, #15]
 800f270:	687a      	ldr	r2, [r7, #4]
 800f272:	211a      	movs	r1, #26
 800f274:	fb01 f303 	mul.w	r3, r1, r3
 800f278:	4413      	add	r3, r2
 800f27a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f27e:	881a      	ldrh	r2, [r3, #0]
 800f280:	68bb      	ldr	r3, [r7, #8]
 800f282:	835a      	strh	r2, [r3, #26]
 800f284:	e015      	b.n	800f2b2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800f286:	7bfb      	ldrb	r3, [r7, #15]
 800f288:	687a      	ldr	r2, [r7, #4]
 800f28a:	211a      	movs	r1, #26
 800f28c:	fb01 f303 	mul.w	r3, r1, r3
 800f290:	4413      	add	r3, r2
 800f292:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800f296:	781a      	ldrb	r2, [r3, #0]
 800f298:	68bb      	ldr	r3, [r7, #8]
 800f29a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800f29c:	7bfb      	ldrb	r3, [r7, #15]
 800f29e:	687a      	ldr	r2, [r7, #4]
 800f2a0:	211a      	movs	r1, #26
 800f2a2:	fb01 f303 	mul.w	r3, r1, r3
 800f2a6:	4413      	add	r3, r2
 800f2a8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800f2ac:	881a      	ldrh	r2, [r3, #0]
 800f2ae:	68bb      	ldr	r3, [r7, #8]
 800f2b0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800f2b2:	68bb      	ldr	r3, [r7, #8]
 800f2b4:	7b9b      	ldrb	r3, [r3, #14]
 800f2b6:	4619      	mov	r1, r3
 800f2b8:	6878      	ldr	r0, [r7, #4]
 800f2ba:	f002 f864 	bl	8011386 <USBH_AllocPipe>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	461a      	mov	r2, r3
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800f2c6:	68bb      	ldr	r3, [r7, #8]
 800f2c8:	7bdb      	ldrb	r3, [r3, #15]
 800f2ca:	4619      	mov	r1, r3
 800f2cc:	6878      	ldr	r0, [r7, #4]
 800f2ce:	f002 f85a 	bl	8011386 <USBH_AllocPipe>
 800f2d2:	4603      	mov	r3, r0
 800f2d4:	461a      	mov	r2, r3
 800f2d6:	68bb      	ldr	r3, [r7, #8]
 800f2d8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800f2da:	68bb      	ldr	r3, [r7, #8]
 800f2dc:	7b59      	ldrb	r1, [r3, #13]
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	7b98      	ldrb	r0, [r3, #14]
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f2ee:	68ba      	ldr	r2, [r7, #8]
 800f2f0:	8b12      	ldrh	r2, [r2, #24]
 800f2f2:	9202      	str	r2, [sp, #8]
 800f2f4:	2202      	movs	r2, #2
 800f2f6:	9201      	str	r2, [sp, #4]
 800f2f8:	9300      	str	r3, [sp, #0]
 800f2fa:	4623      	mov	r3, r4
 800f2fc:	4602      	mov	r2, r0
 800f2fe:	6878      	ldr	r0, [r7, #4]
 800f300:	f002 f812 	bl	8011328 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	7b19      	ldrb	r1, [r3, #12]
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	7bd8      	ldrb	r0, [r3, #15]
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800f318:	68ba      	ldr	r2, [r7, #8]
 800f31a:	8b52      	ldrh	r2, [r2, #26]
 800f31c:	9202      	str	r2, [sp, #8]
 800f31e:	2202      	movs	r2, #2
 800f320:	9201      	str	r2, [sp, #4]
 800f322:	9300      	str	r3, [sp, #0]
 800f324:	4623      	mov	r3, r4
 800f326:	4602      	mov	r2, r0
 800f328:	6878      	ldr	r0, [r7, #4]
 800f32a:	f001 fffd 	bl	8011328 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800f32e:	68bb      	ldr	r3, [r7, #8]
 800f330:	2200      	movs	r2, #0
 800f332:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800f336:	68bb      	ldr	r3, [r7, #8]
 800f338:	7b5b      	ldrb	r3, [r3, #13]
 800f33a:	2200      	movs	r2, #0
 800f33c:	4619      	mov	r1, r3
 800f33e:	6878      	ldr	r0, [r7, #4]
 800f340:	f004 fee0 	bl	8014104 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800f344:	68bb      	ldr	r3, [r7, #8]
 800f346:	7b1b      	ldrb	r3, [r3, #12]
 800f348:	2200      	movs	r2, #0
 800f34a:	4619      	mov	r1, r3
 800f34c:	6878      	ldr	r0, [r7, #4]
 800f34e:	f004 fed9 	bl	8014104 <USBH_LL_SetToggle>

  return USBH_OK;
 800f352:	2300      	movs	r3, #0
}
 800f354:	4618      	mov	r0, r3
 800f356:	3714      	adds	r7, #20
 800f358:	46bd      	mov	sp, r7
 800f35a:	bd90      	pop	{r4, r7, pc}

0800f35c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b084      	sub	sp, #16
 800f360:	af00      	add	r7, sp, #0
 800f362:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f36a:	69db      	ldr	r3, [r3, #28]
 800f36c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	781b      	ldrb	r3, [r3, #0]
 800f372:	2b00      	cmp	r3, #0
 800f374:	d00e      	beq.n	800f394 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	781b      	ldrb	r3, [r3, #0]
 800f37a:	4619      	mov	r1, r3
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	f001 fff2 	bl	8011366 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	781b      	ldrb	r3, [r3, #0]
 800f386:	4619      	mov	r1, r3
 800f388:	6878      	ldr	r0, [r7, #4]
 800f38a:	f002 f81d 	bl	80113c8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	2200      	movs	r2, #0
 800f392:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	7b1b      	ldrb	r3, [r3, #12]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d00e      	beq.n	800f3ba <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	7b1b      	ldrb	r3, [r3, #12]
 800f3a0:	4619      	mov	r1, r3
 800f3a2:	6878      	ldr	r0, [r7, #4]
 800f3a4:	f001 ffdf 	bl	8011366 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	7b1b      	ldrb	r3, [r3, #12]
 800f3ac:	4619      	mov	r1, r3
 800f3ae:	6878      	ldr	r0, [r7, #4]
 800f3b0:	f002 f80a 	bl	80113c8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	7b5b      	ldrb	r3, [r3, #13]
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d00e      	beq.n	800f3e0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	7b5b      	ldrb	r3, [r3, #13]
 800f3c6:	4619      	mov	r1, r3
 800f3c8:	6878      	ldr	r0, [r7, #4]
 800f3ca:	f001 ffcc 	bl	8011366 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	7b5b      	ldrb	r3, [r3, #13]
 800f3d2:	4619      	mov	r1, r3
 800f3d4:	6878      	ldr	r0, [r7, #4]
 800f3d6:	f001 fff7 	bl	80113c8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	2200      	movs	r2, #0
 800f3de:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f3e6:	69db      	ldr	r3, [r3, #28]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d00b      	beq.n	800f404 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f3f2:	69db      	ldr	r3, [r3, #28]
 800f3f4:	4618      	mov	r0, r3
 800f3f6:	f004 ff13 	bl	8014220 <free>
    phost->pActiveClass->pData = 0U;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f400:	2200      	movs	r2, #0
 800f402:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800f404:	2300      	movs	r3, #0
}
 800f406:	4618      	mov	r0, r3
 800f408:	3710      	adds	r7, #16
 800f40a:	46bd      	mov	sp, r7
 800f40c:	bd80      	pop	{r7, pc}

0800f40e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800f40e:	b580      	push	{r7, lr}
 800f410:	b084      	sub	sp, #16
 800f412:	af00      	add	r7, sp, #0
 800f414:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f41c:	69db      	ldr	r3, [r3, #28]
 800f41e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	3340      	adds	r3, #64	@ 0x40
 800f424:	4619      	mov	r1, r3
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f000 f8b1 	bl	800f58e <GetLineCoding>
 800f42c:	4603      	mov	r3, r0
 800f42e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800f430:	7afb      	ldrb	r3, [r7, #11]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d105      	bne.n	800f442 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800f43c:	2102      	movs	r1, #2
 800f43e:	6878      	ldr	r0, [r7, #4]
 800f440:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800f442:	7afb      	ldrb	r3, [r7, #11]
}
 800f444:	4618      	mov	r0, r3
 800f446:	3710      	adds	r7, #16
 800f448:	46bd      	mov	sp, r7
 800f44a:	bd80      	pop	{r7, pc}

0800f44c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b084      	sub	sp, #16
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800f454:	2301      	movs	r3, #1
 800f456:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800f458:	2300      	movs	r3, #0
 800f45a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f462:	69db      	ldr	r3, [r3, #28]
 800f464:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800f466:	68bb      	ldr	r3, [r7, #8]
 800f468:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800f46c:	2b04      	cmp	r3, #4
 800f46e:	d877      	bhi.n	800f560 <USBH_CDC_Process+0x114>
 800f470:	a201      	add	r2, pc, #4	@ (adr r2, 800f478 <USBH_CDC_Process+0x2c>)
 800f472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f476:	bf00      	nop
 800f478:	0800f48d 	.word	0x0800f48d
 800f47c:	0800f493 	.word	0x0800f493
 800f480:	0800f4c3 	.word	0x0800f4c3
 800f484:	0800f537 	.word	0x0800f537
 800f488:	0800f545 	.word	0x0800f545
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800f48c:	2300      	movs	r3, #0
 800f48e:	73fb      	strb	r3, [r7, #15]
      break;
 800f490:	e06d      	b.n	800f56e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800f492:	68bb      	ldr	r3, [r7, #8]
 800f494:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f496:	4619      	mov	r1, r3
 800f498:	6878      	ldr	r0, [r7, #4]
 800f49a:	f000 f897 	bl	800f5cc <SetLineCoding>
 800f49e:	4603      	mov	r3, r0
 800f4a0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800f4a2:	7bbb      	ldrb	r3, [r7, #14]
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d104      	bne.n	800f4b2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800f4a8:	68bb      	ldr	r3, [r7, #8]
 800f4aa:	2202      	movs	r2, #2
 800f4ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800f4b0:	e058      	b.n	800f564 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800f4b2:	7bbb      	ldrb	r3, [r7, #14]
 800f4b4:	2b01      	cmp	r3, #1
 800f4b6:	d055      	beq.n	800f564 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800f4b8:	68bb      	ldr	r3, [r7, #8]
 800f4ba:	2204      	movs	r2, #4
 800f4bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800f4c0:	e050      	b.n	800f564 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800f4c2:	68bb      	ldr	r3, [r7, #8]
 800f4c4:	3340      	adds	r3, #64	@ 0x40
 800f4c6:	4619      	mov	r1, r3
 800f4c8:	6878      	ldr	r0, [r7, #4]
 800f4ca:	f000 f860 	bl	800f58e <GetLineCoding>
 800f4ce:	4603      	mov	r3, r0
 800f4d0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800f4d2:	7bbb      	ldrb	r3, [r7, #14]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d126      	bne.n	800f526 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800f4d8:	68bb      	ldr	r3, [r7, #8]
 800f4da:	2200      	movs	r2, #0
 800f4dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800f4e0:	68bb      	ldr	r3, [r7, #8]
 800f4e2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800f4e6:	68bb      	ldr	r3, [r7, #8]
 800f4e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f4ea:	791b      	ldrb	r3, [r3, #4]
 800f4ec:	429a      	cmp	r2, r3
 800f4ee:	d13b      	bne.n	800f568 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800f4f0:	68bb      	ldr	r3, [r7, #8]
 800f4f2:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800f4f6:	68bb      	ldr	r3, [r7, #8]
 800f4f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f4fa:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800f4fc:	429a      	cmp	r2, r3
 800f4fe:	d133      	bne.n	800f568 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800f500:	68bb      	ldr	r3, [r7, #8]
 800f502:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800f506:	68bb      	ldr	r3, [r7, #8]
 800f508:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f50a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800f50c:	429a      	cmp	r2, r3
 800f50e:	d12b      	bne.n	800f568 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800f510:	68bb      	ldr	r3, [r7, #8]
 800f512:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f514:	68bb      	ldr	r3, [r7, #8]
 800f516:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f518:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800f51a:	429a      	cmp	r2, r3
 800f51c:	d124      	bne.n	800f568 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800f51e:	6878      	ldr	r0, [r7, #4]
 800f520:	f000 f96a 	bl	800f7f8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800f524:	e020      	b.n	800f568 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800f526:	7bbb      	ldrb	r3, [r7, #14]
 800f528:	2b01      	cmp	r3, #1
 800f52a:	d01d      	beq.n	800f568 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800f52c:	68bb      	ldr	r3, [r7, #8]
 800f52e:	2204      	movs	r2, #4
 800f530:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800f534:	e018      	b.n	800f568 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800f536:	6878      	ldr	r0, [r7, #4]
 800f538:	f000 f867 	bl	800f60a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f000 f8e6 	bl	800f70e <CDC_ProcessReception>
      break;
 800f542:	e014      	b.n	800f56e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800f544:	2100      	movs	r1, #0
 800f546:	6878      	ldr	r0, [r7, #4]
 800f548:	f001 f8ff 	bl	801074a <USBH_ClrFeature>
 800f54c:	4603      	mov	r3, r0
 800f54e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800f550:	7bbb      	ldrb	r3, [r7, #14]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d10a      	bne.n	800f56c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800f556:	68bb      	ldr	r3, [r7, #8]
 800f558:	2200      	movs	r2, #0
 800f55a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800f55e:	e005      	b.n	800f56c <USBH_CDC_Process+0x120>

    default:
      break;
 800f560:	bf00      	nop
 800f562:	e004      	b.n	800f56e <USBH_CDC_Process+0x122>
      break;
 800f564:	bf00      	nop
 800f566:	e002      	b.n	800f56e <USBH_CDC_Process+0x122>
      break;
 800f568:	bf00      	nop
 800f56a:	e000      	b.n	800f56e <USBH_CDC_Process+0x122>
      break;
 800f56c:	bf00      	nop

  }

  return status;
 800f56e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f570:	4618      	mov	r0, r3
 800f572:	3710      	adds	r7, #16
 800f574:	46bd      	mov	sp, r7
 800f576:	bd80      	pop	{r7, pc}

0800f578 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800f578:	b480      	push	{r7}
 800f57a:	b083      	sub	sp, #12
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800f580:	2300      	movs	r3, #0
}
 800f582:	4618      	mov	r0, r3
 800f584:	370c      	adds	r7, #12
 800f586:	46bd      	mov	sp, r7
 800f588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58c:	4770      	bx	lr

0800f58e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800f58e:	b580      	push	{r7, lr}
 800f590:	b082      	sub	sp, #8
 800f592:	af00      	add	r7, sp, #0
 800f594:	6078      	str	r0, [r7, #4]
 800f596:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	22a1      	movs	r2, #161	@ 0xa1
 800f59c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	2221      	movs	r2, #33	@ 0x21
 800f5a2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	2200      	movs	r2, #0
 800f5ae:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	2207      	movs	r2, #7
 800f5b4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	2207      	movs	r2, #7
 800f5ba:	4619      	mov	r1, r3
 800f5bc:	6878      	ldr	r0, [r7, #4]
 800f5be:	f001 fbf9 	bl	8010db4 <USBH_CtlReq>
 800f5c2:	4603      	mov	r3, r0
}
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	3708      	adds	r7, #8
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}

0800f5cc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b082      	sub	sp, #8
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
 800f5d4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	2221      	movs	r2, #33	@ 0x21
 800f5da:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	2220      	movs	r2, #32
 800f5e0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	2200      	movs	r2, #0
 800f5e6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	2207      	movs	r2, #7
 800f5f2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800f5f4:	683b      	ldr	r3, [r7, #0]
 800f5f6:	2207      	movs	r2, #7
 800f5f8:	4619      	mov	r1, r3
 800f5fa:	6878      	ldr	r0, [r7, #4]
 800f5fc:	f001 fbda 	bl	8010db4 <USBH_CtlReq>
 800f600:	4603      	mov	r3, r0
}
 800f602:	4618      	mov	r0, r3
 800f604:	3708      	adds	r7, #8
 800f606:	46bd      	mov	sp, r7
 800f608:	bd80      	pop	{r7, pc}

0800f60a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800f60a:	b580      	push	{r7, lr}
 800f60c:	b086      	sub	sp, #24
 800f60e:	af02      	add	r7, sp, #8
 800f610:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f618:	69db      	ldr	r3, [r3, #28]
 800f61a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800f61c:	2300      	movs	r3, #0
 800f61e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800f626:	2b01      	cmp	r3, #1
 800f628:	d002      	beq.n	800f630 <CDC_ProcessTransmission+0x26>
 800f62a:	2b02      	cmp	r3, #2
 800f62c:	d023      	beq.n	800f676 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800f62e:	e06a      	b.n	800f706 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f634:	68fa      	ldr	r2, [r7, #12]
 800f636:	8b12      	ldrh	r2, [r2, #24]
 800f638:	4293      	cmp	r3, r2
 800f63a:	d90b      	bls.n	800f654 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	69d9      	ldr	r1, [r3, #28]
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	8b1a      	ldrh	r2, [r3, #24]
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	7b5b      	ldrb	r3, [r3, #13]
 800f648:	2001      	movs	r0, #1
 800f64a:	9000      	str	r0, [sp, #0]
 800f64c:	6878      	ldr	r0, [r7, #4]
 800f64e:	f001 fe28 	bl	80112a2 <USBH_BulkSendData>
 800f652:	e00b      	b.n	800f66c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800f65c:	b29a      	uxth	r2, r3
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	7b5b      	ldrb	r3, [r3, #13]
 800f662:	2001      	movs	r0, #1
 800f664:	9000      	str	r0, [sp, #0]
 800f666:	6878      	ldr	r0, [r7, #4]
 800f668:	f001 fe1b 	bl	80112a2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	2202      	movs	r2, #2
 800f670:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800f674:	e047      	b.n	800f706 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	7b5b      	ldrb	r3, [r3, #13]
 800f67a:	4619      	mov	r1, r3
 800f67c:	6878      	ldr	r0, [r7, #4]
 800f67e:	f004 fd17 	bl	80140b0 <USBH_LL_GetURBState>
 800f682:	4603      	mov	r3, r0
 800f684:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800f686:	7afb      	ldrb	r3, [r7, #11]
 800f688:	2b01      	cmp	r3, #1
 800f68a:	d12e      	bne.n	800f6ea <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f690:	68fa      	ldr	r2, [r7, #12]
 800f692:	8b12      	ldrh	r2, [r2, #24]
 800f694:	4293      	cmp	r3, r2
 800f696:	d90e      	bls.n	800f6b6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f69c:	68fa      	ldr	r2, [r7, #12]
 800f69e:	8b12      	ldrh	r2, [r2, #24]
 800f6a0:	1a9a      	subs	r2, r3, r2
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	69db      	ldr	r3, [r3, #28]
 800f6aa:	68fa      	ldr	r2, [r7, #12]
 800f6ac:	8b12      	ldrh	r2, [r2, #24]
 800f6ae:	441a      	add	r2, r3
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	61da      	str	r2, [r3, #28]
 800f6b4:	e002      	b.n	800f6bc <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d004      	beq.n	800f6ce <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	2201      	movs	r2, #1
 800f6c8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800f6cc:	e006      	b.n	800f6dc <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800f6d6:	6878      	ldr	r0, [r7, #4]
 800f6d8:	f000 f87a 	bl	800f7d0 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800f6dc:	2300      	movs	r3, #0
 800f6de:	2200      	movs	r2, #0
 800f6e0:	2104      	movs	r1, #4
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f000 febc 	bl	8010460 <USBH_OS_PutMessage>
      break;
 800f6e8:	e00c      	b.n	800f704 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 800f6ea:	7afb      	ldrb	r3, [r7, #11]
 800f6ec:	2b02      	cmp	r3, #2
 800f6ee:	d109      	bne.n	800f704 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	2201      	movs	r2, #1
 800f6f4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	2104      	movs	r1, #4
 800f6fe:	6878      	ldr	r0, [r7, #4]
 800f700:	f000 feae 	bl	8010460 <USBH_OS_PutMessage>
      break;
 800f704:	bf00      	nop
  }
}
 800f706:	bf00      	nop
 800f708:	3710      	adds	r7, #16
 800f70a:	46bd      	mov	sp, r7
 800f70c:	bd80      	pop	{r7, pc}

0800f70e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800f70e:	b580      	push	{r7, lr}
 800f710:	b086      	sub	sp, #24
 800f712:	af00      	add	r7, sp, #0
 800f714:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800f71c:	69db      	ldr	r3, [r3, #28]
 800f71e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800f720:	2300      	movs	r3, #0
 800f722:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800f724:	697b      	ldr	r3, [r7, #20]
 800f726:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800f72a:	2b03      	cmp	r3, #3
 800f72c:	d002      	beq.n	800f734 <CDC_ProcessReception+0x26>
 800f72e:	2b04      	cmp	r3, #4
 800f730:	d00e      	beq.n	800f750 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800f732:	e049      	b.n	800f7c8 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 800f734:	697b      	ldr	r3, [r7, #20]
 800f736:	6a19      	ldr	r1, [r3, #32]
 800f738:	697b      	ldr	r3, [r7, #20]
 800f73a:	8b5a      	ldrh	r2, [r3, #26]
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	7b1b      	ldrb	r3, [r3, #12]
 800f740:	6878      	ldr	r0, [r7, #4]
 800f742:	f001 fdd3 	bl	80112ec <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800f746:	697b      	ldr	r3, [r7, #20]
 800f748:	2204      	movs	r2, #4
 800f74a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800f74e:	e03b      	b.n	800f7c8 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800f750:	697b      	ldr	r3, [r7, #20]
 800f752:	7b1b      	ldrb	r3, [r3, #12]
 800f754:	4619      	mov	r1, r3
 800f756:	6878      	ldr	r0, [r7, #4]
 800f758:	f004 fcaa 	bl	80140b0 <USBH_LL_GetURBState>
 800f75c:	4603      	mov	r3, r0
 800f75e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800f760:	7cfb      	ldrb	r3, [r7, #19]
 800f762:	2b01      	cmp	r3, #1
 800f764:	d12f      	bne.n	800f7c6 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800f766:	697b      	ldr	r3, [r7, #20]
 800f768:	7b1b      	ldrb	r3, [r3, #12]
 800f76a:	4619      	mov	r1, r3
 800f76c:	6878      	ldr	r0, [r7, #4]
 800f76e:	f004 fc1f 	bl	8013fb0 <USBH_LL_GetLastXferSize>
 800f772:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800f774:	697b      	ldr	r3, [r7, #20]
 800f776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f778:	68fa      	ldr	r2, [r7, #12]
 800f77a:	429a      	cmp	r2, r3
 800f77c:	d016      	beq.n	800f7ac <CDC_ProcessReception+0x9e>
 800f77e:	697b      	ldr	r3, [r7, #20]
 800f780:	8b5b      	ldrh	r3, [r3, #26]
 800f782:	461a      	mov	r2, r3
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	4293      	cmp	r3, r2
 800f788:	d110      	bne.n	800f7ac <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800f78a:	697b      	ldr	r3, [r7, #20]
 800f78c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	1ad2      	subs	r2, r2, r3
 800f792:	697b      	ldr	r3, [r7, #20]
 800f794:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	6a1a      	ldr	r2, [r3, #32]
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	441a      	add	r2, r3
 800f79e:	697b      	ldr	r3, [r7, #20]
 800f7a0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800f7a2:	697b      	ldr	r3, [r7, #20]
 800f7a4:	2203      	movs	r2, #3
 800f7a6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 800f7aa:	e006      	b.n	800f7ba <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800f7ac:	697b      	ldr	r3, [r7, #20]
 800f7ae:	2200      	movs	r2, #0
 800f7b0:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800f7b4:	6878      	ldr	r0, [r7, #4]
 800f7b6:	f000 f815 	bl	800f7e4 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	2200      	movs	r2, #0
 800f7be:	2104      	movs	r1, #4
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f000 fe4d 	bl	8010460 <USBH_OS_PutMessage>
      break;
 800f7c6:	bf00      	nop
  }
}
 800f7c8:	bf00      	nop
 800f7ca:	3718      	adds	r7, #24
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}

0800f7d0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800f7d0:	b480      	push	{r7}
 800f7d2:	b083      	sub	sp, #12
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800f7d8:	bf00      	nop
 800f7da:	370c      	adds	r7, #12
 800f7dc:	46bd      	mov	sp, r7
 800f7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e2:	4770      	bx	lr

0800f7e4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800f7e4:	b480      	push	{r7}
 800f7e6:	b083      	sub	sp, #12
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800f7ec:	bf00      	nop
 800f7ee:	370c      	adds	r7, #12
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f6:	4770      	bx	lr

0800f7f8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800f7f8:	b480      	push	{r7}
 800f7fa:	b083      	sub	sp, #12
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800f800:	bf00      	nop
 800f802:	370c      	adds	r7, #12
 800f804:	46bd      	mov	sp, r7
 800f806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f80a:	4770      	bx	lr

0800f80c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800f80c:	b5b0      	push	{r4, r5, r7, lr}
 800f80e:	b090      	sub	sp, #64	@ 0x40
 800f810:	af00      	add	r7, sp, #0
 800f812:	60f8      	str	r0, [r7, #12]
 800f814:	60b9      	str	r1, [r7, #8]
 800f816:	4613      	mov	r3, r2
 800f818:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d101      	bne.n	800f824 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800f820:	2302      	movs	r3, #2
 800f822:	e04d      	b.n	800f8c0 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	79fa      	ldrb	r2, [r7, #7]
 800f828:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	2200      	movs	r2, #0
 800f830:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	2200      	movs	r2, #0
 800f838:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800f83c:	68f8      	ldr	r0, [r7, #12]
 800f83e:	f000 f847 	bl	800f8d0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	2200      	movs	r2, #0
 800f846:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	2200      	movs	r2, #0
 800f84e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800f852:	68fb      	ldr	r3, [r7, #12]
 800f854:	2200      	movs	r2, #0
 800f856:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	2200      	movs	r2, #0
 800f85e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800f862:	68bb      	ldr	r3, [r7, #8]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d003      	beq.n	800f870 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	68ba      	ldr	r2, [r7, #8]
 800f86c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800f870:	4b15      	ldr	r3, [pc, #84]	@ (800f8c8 <USBH_Init+0xbc>)
 800f872:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800f876:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f878:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 800f87c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800f880:	2100      	movs	r1, #0
 800f882:	4618      	mov	r0, r3
 800f884:	f001 feea 	bl	801165c <osMessageCreate>
 800f888:	4602      	mov	r2, r0
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800f890:	4b0e      	ldr	r3, [pc, #56]	@ (800f8cc <USBH_Init+0xc0>)
 800f892:	f107 0414 	add.w	r4, r7, #20
 800f896:	461d      	mov	r5, r3
 800f898:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f89a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f89c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800f8a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 800f8a4:	f107 0314 	add.w	r3, r7, #20
 800f8a8:	68f9      	ldr	r1, [r7, #12]
 800f8aa:	4618      	mov	r0, r3
 800f8ac:	f001 fe76 	bl	801159c <osThreadCreate>
 800f8b0:	4602      	mov	r2, r0
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800f8b8:	68f8      	ldr	r0, [r7, #12]
 800f8ba:	f004 fac5 	bl	8013e48 <USBH_LL_Init>

  return USBH_OK;
 800f8be:	2300      	movs	r3, #0
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3740      	adds	r7, #64	@ 0x40
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bdb0      	pop	{r4, r5, r7, pc}
 800f8c8:	08014518 	.word	0x08014518
 800f8cc:	08014534 	.word	0x08014534

0800f8d0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800f8d0:	b580      	push	{r7, lr}
 800f8d2:	b084      	sub	sp, #16
 800f8d4:	af00      	add	r7, sp, #0
 800f8d6:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800f8d8:	2300      	movs	r3, #0
 800f8da:	60fb      	str	r3, [r7, #12]
 800f8dc:	e009      	b.n	800f8f2 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800f8de:	687a      	ldr	r2, [r7, #4]
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	33e0      	adds	r3, #224	@ 0xe0
 800f8e4:	009b      	lsls	r3, r3, #2
 800f8e6:	4413      	add	r3, r2
 800f8e8:	2200      	movs	r2, #0
 800f8ea:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	3301      	adds	r3, #1
 800f8f0:	60fb      	str	r3, [r7, #12]
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	2b0f      	cmp	r3, #15
 800f8f6:	d9f2      	bls.n	800f8de <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	60fb      	str	r3, [r7, #12]
 800f8fc:	e009      	b.n	800f912 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800f8fe:	687a      	ldr	r2, [r7, #4]
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	4413      	add	r3, r2
 800f904:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800f908:	2200      	movs	r2, #0
 800f90a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	3301      	adds	r3, #1
 800f910:	60fb      	str	r3, [r7, #12]
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f918:	d3f1      	bcc.n	800f8fe <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	2200      	movs	r2, #0
 800f91e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	2200      	movs	r2, #0
 800f924:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	2201      	movs	r2, #1
 800f92a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	2200      	movs	r2, #0
 800f930:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	2201      	movs	r2, #1
 800f938:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	2240      	movs	r2, #64	@ 0x40
 800f93e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	2200      	movs	r2, #0
 800f944:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	2200      	movs	r2, #0
 800f94a:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	2201      	movs	r2, #1
 800f952:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	2200      	movs	r2, #0
 800f95a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	2200      	movs	r2, #0
 800f962:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	331c      	adds	r3, #28
 800f96a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f96e:	2100      	movs	r1, #0
 800f970:	4618      	mov	r0, r3
 800f972:	f004 fd0b 	bl	801438c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800f97c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f980:	2100      	movs	r1, #0
 800f982:	4618      	mov	r0, r3
 800f984:	f004 fd02 	bl	801438c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800f98e:	2212      	movs	r2, #18
 800f990:	2100      	movs	r1, #0
 800f992:	4618      	mov	r0, r3
 800f994:	f004 fcfa 	bl	801438c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800f99e:	223e      	movs	r2, #62	@ 0x3e
 800f9a0:	2100      	movs	r1, #0
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	f004 fcf2 	bl	801438c <memset>

  return USBH_OK;
 800f9a8:	2300      	movs	r3, #0
}
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	3710      	adds	r7, #16
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	bd80      	pop	{r7, pc}

0800f9b2 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800f9b2:	b480      	push	{r7}
 800f9b4:	b085      	sub	sp, #20
 800f9b6:	af00      	add	r7, sp, #0
 800f9b8:	6078      	str	r0, [r7, #4]
 800f9ba:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800f9bc:	2300      	movs	r3, #0
 800f9be:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800f9c0:	683b      	ldr	r3, [r7, #0]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d016      	beq.n	800f9f4 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d10e      	bne.n	800f9ee <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800f9d6:	1c59      	adds	r1, r3, #1
 800f9d8:	687a      	ldr	r2, [r7, #4]
 800f9da:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800f9de:	687a      	ldr	r2, [r7, #4]
 800f9e0:	33de      	adds	r3, #222	@ 0xde
 800f9e2:	6839      	ldr	r1, [r7, #0]
 800f9e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	73fb      	strb	r3, [r7, #15]
 800f9ec:	e004      	b.n	800f9f8 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800f9ee:	2302      	movs	r3, #2
 800f9f0:	73fb      	strb	r3, [r7, #15]
 800f9f2:	e001      	b.n	800f9f8 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800f9f4:	2302      	movs	r3, #2
 800f9f6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800f9f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	3714      	adds	r7, #20
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa04:	4770      	bx	lr

0800fa06 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800fa06:	b480      	push	{r7}
 800fa08:	b085      	sub	sp, #20
 800fa0a:	af00      	add	r7, sp, #0
 800fa0c:	6078      	str	r0, [r7, #4]
 800fa0e:	460b      	mov	r3, r1
 800fa10:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800fa12:	2300      	movs	r3, #0
 800fa14:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800fa1c:	78fa      	ldrb	r2, [r7, #3]
 800fa1e:	429a      	cmp	r2, r3
 800fa20:	d204      	bcs.n	800fa2c <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	78fa      	ldrb	r2, [r7, #3]
 800fa26:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800fa2a:	e001      	b.n	800fa30 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800fa2c:	2302      	movs	r3, #2
 800fa2e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800fa30:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa32:	4618      	mov	r0, r3
 800fa34:	3714      	adds	r7, #20
 800fa36:	46bd      	mov	sp, r7
 800fa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3c:	4770      	bx	lr

0800fa3e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800fa3e:	b480      	push	{r7}
 800fa40:	b087      	sub	sp, #28
 800fa42:	af00      	add	r7, sp, #0
 800fa44:	6078      	str	r0, [r7, #4]
 800fa46:	4608      	mov	r0, r1
 800fa48:	4611      	mov	r1, r2
 800fa4a:	461a      	mov	r2, r3
 800fa4c:	4603      	mov	r3, r0
 800fa4e:	70fb      	strb	r3, [r7, #3]
 800fa50:	460b      	mov	r3, r1
 800fa52:	70bb      	strb	r3, [r7, #2]
 800fa54:	4613      	mov	r3, r2
 800fa56:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800fa58:	2300      	movs	r3, #0
 800fa5a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800fa5c:	2300      	movs	r3, #0
 800fa5e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800fa66:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800fa68:	e025      	b.n	800fab6 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800fa6a:	7dfb      	ldrb	r3, [r7, #23]
 800fa6c:	221a      	movs	r2, #26
 800fa6e:	fb02 f303 	mul.w	r3, r2, r3
 800fa72:	3308      	adds	r3, #8
 800fa74:	68fa      	ldr	r2, [r7, #12]
 800fa76:	4413      	add	r3, r2
 800fa78:	3302      	adds	r3, #2
 800fa7a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800fa7c:	693b      	ldr	r3, [r7, #16]
 800fa7e:	795b      	ldrb	r3, [r3, #5]
 800fa80:	78fa      	ldrb	r2, [r7, #3]
 800fa82:	429a      	cmp	r2, r3
 800fa84:	d002      	beq.n	800fa8c <USBH_FindInterface+0x4e>
 800fa86:	78fb      	ldrb	r3, [r7, #3]
 800fa88:	2bff      	cmp	r3, #255	@ 0xff
 800fa8a:	d111      	bne.n	800fab0 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800fa8c:	693b      	ldr	r3, [r7, #16]
 800fa8e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800fa90:	78ba      	ldrb	r2, [r7, #2]
 800fa92:	429a      	cmp	r2, r3
 800fa94:	d002      	beq.n	800fa9c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800fa96:	78bb      	ldrb	r3, [r7, #2]
 800fa98:	2bff      	cmp	r3, #255	@ 0xff
 800fa9a:	d109      	bne.n	800fab0 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800fa9c:	693b      	ldr	r3, [r7, #16]
 800fa9e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800faa0:	787a      	ldrb	r2, [r7, #1]
 800faa2:	429a      	cmp	r2, r3
 800faa4:	d002      	beq.n	800faac <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800faa6:	787b      	ldrb	r3, [r7, #1]
 800faa8:	2bff      	cmp	r3, #255	@ 0xff
 800faaa:	d101      	bne.n	800fab0 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800faac:	7dfb      	ldrb	r3, [r7, #23]
 800faae:	e006      	b.n	800fabe <USBH_FindInterface+0x80>
    }
    if_ix++;
 800fab0:	7dfb      	ldrb	r3, [r7, #23]
 800fab2:	3301      	adds	r3, #1
 800fab4:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800fab6:	7dfb      	ldrb	r3, [r7, #23]
 800fab8:	2b01      	cmp	r3, #1
 800faba:	d9d6      	bls.n	800fa6a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800fabc:	23ff      	movs	r3, #255	@ 0xff
}
 800fabe:	4618      	mov	r0, r3
 800fac0:	371c      	adds	r7, #28
 800fac2:	46bd      	mov	sp, r7
 800fac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac8:	4770      	bx	lr

0800faca <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800faca:	b580      	push	{r7, lr}
 800facc:	b082      	sub	sp, #8
 800face:	af00      	add	r7, sp, #0
 800fad0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800fad2:	6878      	ldr	r0, [r7, #4]
 800fad4:	f004 f9f4 	bl	8013ec0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800fad8:	2101      	movs	r1, #1
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f004 fafb 	bl	80140d6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800fae0:	2300      	movs	r3, #0
}
 800fae2:	4618      	mov	r0, r3
 800fae4:	3708      	adds	r7, #8
 800fae6:	46bd      	mov	sp, r7
 800fae8:	bd80      	pop	{r7, pc}
	...

0800faec <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b088      	sub	sp, #32
 800faf0:	af04      	add	r7, sp, #16
 800faf2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800faf4:	2302      	movs	r3, #2
 800faf6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800faf8:	2300      	movs	r3, #0
 800fafa:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800fb02:	b2db      	uxtb	r3, r3
 800fb04:	2b01      	cmp	r3, #1
 800fb06:	d102      	bne.n	800fb0e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	2203      	movs	r2, #3
 800fb0c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	781b      	ldrb	r3, [r3, #0]
 800fb12:	b2db      	uxtb	r3, r3
 800fb14:	2b0b      	cmp	r3, #11
 800fb16:	f200 81f5 	bhi.w	800ff04 <USBH_Process+0x418>
 800fb1a:	a201      	add	r2, pc, #4	@ (adr r2, 800fb20 <USBH_Process+0x34>)
 800fb1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb20:	0800fb51 	.word	0x0800fb51
 800fb24:	0800fb8f 	.word	0x0800fb8f
 800fb28:	0800fc05 	.word	0x0800fc05
 800fb2c:	0800fe93 	.word	0x0800fe93
 800fb30:	0800ff05 	.word	0x0800ff05
 800fb34:	0800fcb1 	.word	0x0800fcb1
 800fb38:	0800fe2d 	.word	0x0800fe2d
 800fb3c:	0800fcf3 	.word	0x0800fcf3
 800fb40:	0800fd1f 	.word	0x0800fd1f
 800fb44:	0800fd47 	.word	0x0800fd47
 800fb48:	0800fd95 	.word	0x0800fd95
 800fb4c:	0800fe7b 	.word	0x0800fe7b
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800fb56:	b2db      	uxtb	r3, r3
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	f000 81d5 	beq.w	800ff08 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	2201      	movs	r2, #1
 800fb62:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800fb64:	20c8      	movs	r0, #200	@ 0xc8
 800fb66:	f004 fb00 	bl	801416a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800fb6a:	6878      	ldr	r0, [r7, #4]
 800fb6c:	f004 fa05 	bl	8013f7a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	2200      	movs	r2, #0
 800fb74:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fb80:	2300      	movs	r3, #0
 800fb82:	2200      	movs	r2, #0
 800fb84:	2101      	movs	r1, #1
 800fb86:	6878      	ldr	r0, [r7, #4]
 800fb88:	f000 fc6a 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800fb8c:	e1bc      	b.n	800ff08 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800fb94:	b2db      	uxtb	r3, r3
 800fb96:	2b01      	cmp	r3, #1
 800fb98:	d107      	bne.n	800fbaa <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	2202      	movs	r2, #2
 800fba6:	701a      	strb	r2, [r3, #0]
 800fba8:	e025      	b.n	800fbf6 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800fbb0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800fbb4:	d914      	bls.n	800fbe0 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800fbbc:	3301      	adds	r3, #1
 800fbbe:	b2da      	uxtb	r2, r3
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800fbcc:	2b03      	cmp	r3, #3
 800fbce:	d903      	bls.n	800fbd8 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	220d      	movs	r2, #13
 800fbd4:	701a      	strb	r2, [r3, #0]
 800fbd6:	e00e      	b.n	800fbf6 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	2200      	movs	r2, #0
 800fbdc:	701a      	strb	r2, [r3, #0]
 800fbde:	e00a      	b.n	800fbf6 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800fbe6:	f103 020a 	add.w	r2, r3, #10
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800fbf0:	200a      	movs	r0, #10
 800fbf2:	f004 faba 	bl	801416a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	2200      	movs	r2, #0
 800fbfa:	2101      	movs	r1, #1
 800fbfc:	6878      	ldr	r0, [r7, #4]
 800fbfe:	f000 fc2f 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800fc02:	e188      	b.n	800ff16 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d005      	beq.n	800fc1a <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fc14:	2104      	movs	r1, #4
 800fc16:	6878      	ldr	r0, [r7, #4]
 800fc18:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800fc1a:	2064      	movs	r0, #100	@ 0x64
 800fc1c:	f004 faa5 	bl	801416a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800fc20:	6878      	ldr	r0, [r7, #4]
 800fc22:	f004 f983 	bl	8013f2c <USBH_LL_GetSpeed>
 800fc26:	4603      	mov	r3, r0
 800fc28:	461a      	mov	r2, r3
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	2205      	movs	r2, #5
 800fc34:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800fc36:	2100      	movs	r1, #0
 800fc38:	6878      	ldr	r0, [r7, #4]
 800fc3a:	f001 fba4 	bl	8011386 <USBH_AllocPipe>
 800fc3e:	4603      	mov	r3, r0
 800fc40:	461a      	mov	r2, r3
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800fc46:	2180      	movs	r1, #128	@ 0x80
 800fc48:	6878      	ldr	r0, [r7, #4]
 800fc4a:	f001 fb9c 	bl	8011386 <USBH_AllocPipe>
 800fc4e:	4603      	mov	r3, r0
 800fc50:	461a      	mov	r2, r3
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	7919      	ldrb	r1, [r3, #4]
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800fc66:	687a      	ldr	r2, [r7, #4]
 800fc68:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800fc6a:	9202      	str	r2, [sp, #8]
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	9201      	str	r2, [sp, #4]
 800fc70:	9300      	str	r3, [sp, #0]
 800fc72:	4603      	mov	r3, r0
 800fc74:	2280      	movs	r2, #128	@ 0x80
 800fc76:	6878      	ldr	r0, [r7, #4]
 800fc78:	f001 fb56 	bl	8011328 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	7959      	ldrb	r1, [r3, #5]
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800fc8c:	687a      	ldr	r2, [r7, #4]
 800fc8e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800fc90:	9202      	str	r2, [sp, #8]
 800fc92:	2200      	movs	r2, #0
 800fc94:	9201      	str	r2, [sp, #4]
 800fc96:	9300      	str	r3, [sp, #0]
 800fc98:	4603      	mov	r3, r0
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	6878      	ldr	r0, [r7, #4]
 800fc9e:	f001 fb43 	bl	8011328 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fca2:	2300      	movs	r3, #0
 800fca4:	2200      	movs	r2, #0
 800fca6:	2101      	movs	r1, #1
 800fca8:	6878      	ldr	r0, [r7, #4]
 800fcaa:	f000 fbd9 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800fcae:	e132      	b.n	800ff16 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800fcb0:	6878      	ldr	r0, [r7, #4]
 800fcb2:	f000 f935 	bl	800ff20 <USBH_HandleEnum>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800fcba:	7bbb      	ldrb	r3, [r7, #14]
 800fcbc:	b2db      	uxtb	r3, r3
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	f040 8124 	bne.w	800ff0c <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	2200      	movs	r2, #0
 800fcc8:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800fcd2:	2b01      	cmp	r3, #1
 800fcd4:	d103      	bne.n	800fcde <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	2208      	movs	r2, #8
 800fcda:	701a      	strb	r2, [r3, #0]
 800fcdc:	e002      	b.n	800fce4 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	2207      	movs	r2, #7
 800fce2:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800fce4:	2300      	movs	r3, #0
 800fce6:	2200      	movs	r2, #0
 800fce8:	2105      	movs	r1, #5
 800fcea:	6878      	ldr	r0, [r7, #4]
 800fcec:	f000 fbb8 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800fcf0:	e10c      	b.n	800ff0c <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	f000 8109 	beq.w	800ff10 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fd04:	2101      	movs	r1, #1
 800fd06:	6878      	ldr	r0, [r7, #4]
 800fd08:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	2208      	movs	r2, #8
 800fd0e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800fd10:	2300      	movs	r3, #0
 800fd12:	2200      	movs	r2, #0
 800fd14:	2105      	movs	r1, #5
 800fd16:	6878      	ldr	r0, [r7, #4]
 800fd18:	f000 fba2 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800fd1c:	e0f8      	b.n	800ff10 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800fd24:	4619      	mov	r1, r3
 800fd26:	6878      	ldr	r0, [r7, #4]
 800fd28:	f000 fcc8 	bl	80106bc <USBH_SetCfg>
 800fd2c:	4603      	mov	r3, r0
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d102      	bne.n	800fd38 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	2209      	movs	r2, #9
 800fd36:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fd38:	2300      	movs	r3, #0
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	2101      	movs	r1, #1
 800fd3e:	6878      	ldr	r0, [r7, #4]
 800fd40:	f000 fb8e 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800fd44:	e0e7      	b.n	800ff16 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800fd4c:	f003 0320 	and.w	r3, r3, #32
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d015      	beq.n	800fd80 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800fd54:	2101      	movs	r1, #1
 800fd56:	6878      	ldr	r0, [r7, #4]
 800fd58:	f000 fcd3 	bl	8010702 <USBH_SetFeature>
 800fd5c:	4603      	mov	r3, r0
 800fd5e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800fd60:	7bbb      	ldrb	r3, [r7, #14]
 800fd62:	b2db      	uxtb	r3, r3
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d103      	bne.n	800fd70 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	220a      	movs	r2, #10
 800fd6c:	701a      	strb	r2, [r3, #0]
 800fd6e:	e00a      	b.n	800fd86 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 800fd70:	7bbb      	ldrb	r3, [r7, #14]
 800fd72:	b2db      	uxtb	r3, r3
 800fd74:	2b03      	cmp	r3, #3
 800fd76:	d106      	bne.n	800fd86 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	220a      	movs	r2, #10
 800fd7c:	701a      	strb	r2, [r3, #0]
 800fd7e:	e002      	b.n	800fd86 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	220a      	movs	r2, #10
 800fd84:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fd86:	2300      	movs	r3, #0
 800fd88:	2200      	movs	r2, #0
 800fd8a:	2101      	movs	r1, #1
 800fd8c:	6878      	ldr	r0, [r7, #4]
 800fd8e:	f000 fb67 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800fd92:	e0c0      	b.n	800ff16 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d03f      	beq.n	800fe1e <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2200      	movs	r2, #0
 800fda2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800fda6:	2300      	movs	r3, #0
 800fda8:	73fb      	strb	r3, [r7, #15]
 800fdaa:	e016      	b.n	800fdda <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800fdac:	7bfa      	ldrb	r2, [r7, #15]
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	32de      	adds	r2, #222	@ 0xde
 800fdb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdb6:	791a      	ldrb	r2, [r3, #4]
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800fdbe:	429a      	cmp	r2, r3
 800fdc0:	d108      	bne.n	800fdd4 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 800fdc2:	7bfa      	ldrb	r2, [r7, #15]
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	32de      	adds	r2, #222	@ 0xde
 800fdc8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800fdd2:	e005      	b.n	800fde0 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800fdd4:	7bfb      	ldrb	r3, [r7, #15]
 800fdd6:	3301      	adds	r3, #1
 800fdd8:	73fb      	strb	r3, [r7, #15]
 800fdda:	7bfb      	ldrb	r3, [r7, #15]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d0e5      	beq.n	800fdac <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d016      	beq.n	800fe18 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fdf0:	689b      	ldr	r3, [r3, #8]
 800fdf2:	6878      	ldr	r0, [r7, #4]
 800fdf4:	4798      	blx	r3
 800fdf6:	4603      	mov	r3, r0
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d109      	bne.n	800fe10 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	2206      	movs	r2, #6
 800fe00:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fe08:	2103      	movs	r1, #3
 800fe0a:	6878      	ldr	r0, [r7, #4]
 800fe0c:	4798      	blx	r3
 800fe0e:	e006      	b.n	800fe1e <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	220d      	movs	r2, #13
 800fe14:	701a      	strb	r2, [r3, #0]
 800fe16:	e002      	b.n	800fe1e <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	220d      	movs	r2, #13
 800fe1c:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800fe1e:	2300      	movs	r3, #0
 800fe20:	2200      	movs	r2, #0
 800fe22:	2105      	movs	r1, #5
 800fe24:	6878      	ldr	r0, [r7, #4]
 800fe26:	f000 fb1b 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800fe2a:	e074      	b.n	800ff16 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d017      	beq.n	800fe66 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fe3c:	691b      	ldr	r3, [r3, #16]
 800fe3e:	6878      	ldr	r0, [r7, #4]
 800fe40:	4798      	blx	r3
 800fe42:	4603      	mov	r3, r0
 800fe44:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800fe46:	7bbb      	ldrb	r3, [r7, #14]
 800fe48:	b2db      	uxtb	r3, r3
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d103      	bne.n	800fe56 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	220b      	movs	r2, #11
 800fe52:	701a      	strb	r2, [r3, #0]
 800fe54:	e00a      	b.n	800fe6c <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 800fe56:	7bbb      	ldrb	r3, [r7, #14]
 800fe58:	b2db      	uxtb	r3, r3
 800fe5a:	2b02      	cmp	r3, #2
 800fe5c:	d106      	bne.n	800fe6c <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	220d      	movs	r2, #13
 800fe62:	701a      	strb	r2, [r3, #0]
 800fe64:	e002      	b.n	800fe6c <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	220d      	movs	r2, #13
 800fe6a:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	2200      	movs	r2, #0
 800fe70:	2105      	movs	r1, #5
 800fe72:	6878      	ldr	r0, [r7, #4]
 800fe74:	f000 faf4 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800fe78:	e04d      	b.n	800ff16 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d047      	beq.n	800ff14 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fe8a:	695b      	ldr	r3, [r3, #20]
 800fe8c:	6878      	ldr	r0, [r7, #4]
 800fe8e:	4798      	blx	r3
      }
      break;
 800fe90:	e040      	b.n	800ff14 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	2200      	movs	r2, #0
 800fe96:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800fe9a:	6878      	ldr	r0, [r7, #4]
 800fe9c:	f7ff fd18 	bl	800f8d0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d009      	beq.n	800febe <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800feb0:	68db      	ldr	r3, [r3, #12]
 800feb2:	6878      	ldr	r0, [r7, #4]
 800feb4:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	2200      	movs	r2, #0
 800feba:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d005      	beq.n	800fed4 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800fece:	2105      	movs	r1, #5
 800fed0:	6878      	ldr	r0, [r7, #4]
 800fed2:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800feda:	b2db      	uxtb	r3, r3
 800fedc:	2b01      	cmp	r3, #1
 800fede:	d107      	bne.n	800fef0 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2200      	movs	r2, #0
 800fee4:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800fee8:	6878      	ldr	r0, [r7, #4]
 800feea:	f7ff fdee 	bl	800faca <USBH_Start>
 800feee:	e002      	b.n	800fef6 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 800fef0:	6878      	ldr	r0, [r7, #4]
 800fef2:	f003 ffe5 	bl	8013ec0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800fef6:	2300      	movs	r3, #0
 800fef8:	2200      	movs	r2, #0
 800fefa:	2101      	movs	r1, #1
 800fefc:	6878      	ldr	r0, [r7, #4]
 800fefe:	f000 faaf 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ff02:	e008      	b.n	800ff16 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 800ff04:	bf00      	nop
 800ff06:	e006      	b.n	800ff16 <USBH_Process+0x42a>
      break;
 800ff08:	bf00      	nop
 800ff0a:	e004      	b.n	800ff16 <USBH_Process+0x42a>
      break;
 800ff0c:	bf00      	nop
 800ff0e:	e002      	b.n	800ff16 <USBH_Process+0x42a>
    break;
 800ff10:	bf00      	nop
 800ff12:	e000      	b.n	800ff16 <USBH_Process+0x42a>
      break;
 800ff14:	bf00      	nop
  }
  return USBH_OK;
 800ff16:	2300      	movs	r3, #0
}
 800ff18:	4618      	mov	r0, r3
 800ff1a:	3710      	adds	r7, #16
 800ff1c:	46bd      	mov	sp, r7
 800ff1e:	bd80      	pop	{r7, pc}

0800ff20 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b088      	sub	sp, #32
 800ff24:	af04      	add	r7, sp, #16
 800ff26:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800ff28:	2301      	movs	r3, #1
 800ff2a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800ff2c:	2301      	movs	r3, #1
 800ff2e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	785b      	ldrb	r3, [r3, #1]
 800ff34:	2b07      	cmp	r3, #7
 800ff36:	f200 81db 	bhi.w	80102f0 <USBH_HandleEnum+0x3d0>
 800ff3a:	a201      	add	r2, pc, #4	@ (adr r2, 800ff40 <USBH_HandleEnum+0x20>)
 800ff3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff40:	0800ff61 	.word	0x0800ff61
 800ff44:	0801001b 	.word	0x0801001b
 800ff48:	08010085 	.word	0x08010085
 800ff4c:	0801010f 	.word	0x0801010f
 800ff50:	08010179 	.word	0x08010179
 800ff54:	080101e9 	.word	0x080101e9
 800ff58:	08010253 	.word	0x08010253
 800ff5c:	080102b1 	.word	0x080102b1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800ff60:	2108      	movs	r1, #8
 800ff62:	6878      	ldr	r0, [r7, #4]
 800ff64:	f000 fac7 	bl	80104f6 <USBH_Get_DevDesc>
 800ff68:	4603      	mov	r3, r0
 800ff6a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ff6c:	7bbb      	ldrb	r3, [r7, #14]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d12e      	bne.n	800ffd0 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	2201      	movs	r2, #1
 800ff80:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	7919      	ldrb	r1, [r3, #4]
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800ff92:	687a      	ldr	r2, [r7, #4]
 800ff94:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800ff96:	9202      	str	r2, [sp, #8]
 800ff98:	2200      	movs	r2, #0
 800ff9a:	9201      	str	r2, [sp, #4]
 800ff9c:	9300      	str	r3, [sp, #0]
 800ff9e:	4603      	mov	r3, r0
 800ffa0:	2280      	movs	r2, #128	@ 0x80
 800ffa2:	6878      	ldr	r0, [r7, #4]
 800ffa4:	f001 f9c0 	bl	8011328 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	7959      	ldrb	r1, [r3, #5]
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800ffb8:	687a      	ldr	r2, [r7, #4]
 800ffba:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800ffbc:	9202      	str	r2, [sp, #8]
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	9201      	str	r2, [sp, #4]
 800ffc2:	9300      	str	r3, [sp, #0]
 800ffc4:	4603      	mov	r3, r0
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	6878      	ldr	r0, [r7, #4]
 800ffca:	f001 f9ad 	bl	8011328 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800ffce:	e191      	b.n	80102f4 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ffd0:	7bbb      	ldrb	r3, [r7, #14]
 800ffd2:	2b03      	cmp	r3, #3
 800ffd4:	f040 818e 	bne.w	80102f4 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800ffde:	3301      	adds	r3, #1
 800ffe0:	b2da      	uxtb	r2, r3
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800ffee:	2b03      	cmp	r3, #3
 800fff0:	d903      	bls.n	800fffa <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	220d      	movs	r2, #13
 800fff6:	701a      	strb	r2, [r3, #0]
      break;
 800fff8:	e17c      	b.n	80102f4 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	795b      	ldrb	r3, [r3, #5]
 800fffe:	4619      	mov	r1, r3
 8010000:	6878      	ldr	r0, [r7, #4]
 8010002:	f001 f9e1 	bl	80113c8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	791b      	ldrb	r3, [r3, #4]
 801000a:	4619      	mov	r1, r3
 801000c:	6878      	ldr	r0, [r7, #4]
 801000e:	f001 f9db 	bl	80113c8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	2200      	movs	r2, #0
 8010016:	701a      	strb	r2, [r3, #0]
      break;
 8010018:	e16c      	b.n	80102f4 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 801001a:	2112      	movs	r1, #18
 801001c:	6878      	ldr	r0, [r7, #4]
 801001e:	f000 fa6a 	bl	80104f6 <USBH_Get_DevDesc>
 8010022:	4603      	mov	r3, r0
 8010024:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010026:	7bbb      	ldrb	r3, [r7, #14]
 8010028:	2b00      	cmp	r3, #0
 801002a:	d103      	bne.n	8010034 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	2202      	movs	r2, #2
 8010030:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8010032:	e161      	b.n	80102f8 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010034:	7bbb      	ldrb	r3, [r7, #14]
 8010036:	2b03      	cmp	r3, #3
 8010038:	f040 815e 	bne.w	80102f8 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010042:	3301      	adds	r3, #1
 8010044:	b2da      	uxtb	r2, r3
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010052:	2b03      	cmp	r3, #3
 8010054:	d903      	bls.n	801005e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	220d      	movs	r2, #13
 801005a:	701a      	strb	r2, [r3, #0]
      break;
 801005c:	e14c      	b.n	80102f8 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	795b      	ldrb	r3, [r3, #5]
 8010062:	4619      	mov	r1, r3
 8010064:	6878      	ldr	r0, [r7, #4]
 8010066:	f001 f9af 	bl	80113c8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	791b      	ldrb	r3, [r3, #4]
 801006e:	4619      	mov	r1, r3
 8010070:	6878      	ldr	r0, [r7, #4]
 8010072:	f001 f9a9 	bl	80113c8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	2200      	movs	r2, #0
 801007a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	2200      	movs	r2, #0
 8010080:	701a      	strb	r2, [r3, #0]
      break;
 8010082:	e139      	b.n	80102f8 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8010084:	2101      	movs	r1, #1
 8010086:	6878      	ldr	r0, [r7, #4]
 8010088:	f000 faf4 	bl	8010674 <USBH_SetAddress>
 801008c:	4603      	mov	r3, r0
 801008e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8010090:	7bbb      	ldrb	r3, [r7, #14]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d130      	bne.n	80100f8 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8010096:	2002      	movs	r0, #2
 8010098:	f004 f867 	bl	801416a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	2201      	movs	r2, #1
 80100a0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	2203      	movs	r2, #3
 80100a8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	7919      	ldrb	r1, [r3, #4]
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80100ba:	687a      	ldr	r2, [r7, #4]
 80100bc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80100be:	9202      	str	r2, [sp, #8]
 80100c0:	2200      	movs	r2, #0
 80100c2:	9201      	str	r2, [sp, #4]
 80100c4:	9300      	str	r3, [sp, #0]
 80100c6:	4603      	mov	r3, r0
 80100c8:	2280      	movs	r2, #128	@ 0x80
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	f001 f92c 	bl	8011328 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	7959      	ldrb	r1, [r3, #5]
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80100e0:	687a      	ldr	r2, [r7, #4]
 80100e2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80100e4:	9202      	str	r2, [sp, #8]
 80100e6:	2200      	movs	r2, #0
 80100e8:	9201      	str	r2, [sp, #4]
 80100ea:	9300      	str	r3, [sp, #0]
 80100ec:	4603      	mov	r3, r0
 80100ee:	2200      	movs	r2, #0
 80100f0:	6878      	ldr	r0, [r7, #4]
 80100f2:	f001 f919 	bl	8011328 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80100f6:	e101      	b.n	80102fc <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80100f8:	7bbb      	ldrb	r3, [r7, #14]
 80100fa:	2b03      	cmp	r3, #3
 80100fc:	f040 80fe 	bne.w	80102fc <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	220d      	movs	r2, #13
 8010104:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	2200      	movs	r2, #0
 801010a:	705a      	strb	r2, [r3, #1]
      break;
 801010c:	e0f6      	b.n	80102fc <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 801010e:	2109      	movs	r1, #9
 8010110:	6878      	ldr	r0, [r7, #4]
 8010112:	f000 fa1c 	bl	801054e <USBH_Get_CfgDesc>
 8010116:	4603      	mov	r3, r0
 8010118:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801011a:	7bbb      	ldrb	r3, [r7, #14]
 801011c:	2b00      	cmp	r3, #0
 801011e:	d103      	bne.n	8010128 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	2204      	movs	r2, #4
 8010124:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8010126:	e0eb      	b.n	8010300 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010128:	7bbb      	ldrb	r3, [r7, #14]
 801012a:	2b03      	cmp	r3, #3
 801012c:	f040 80e8 	bne.w	8010300 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010136:	3301      	adds	r3, #1
 8010138:	b2da      	uxtb	r2, r3
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8010146:	2b03      	cmp	r3, #3
 8010148:	d903      	bls.n	8010152 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	220d      	movs	r2, #13
 801014e:	701a      	strb	r2, [r3, #0]
      break;
 8010150:	e0d6      	b.n	8010300 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	795b      	ldrb	r3, [r3, #5]
 8010156:	4619      	mov	r1, r3
 8010158:	6878      	ldr	r0, [r7, #4]
 801015a:	f001 f935 	bl	80113c8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	791b      	ldrb	r3, [r3, #4]
 8010162:	4619      	mov	r1, r3
 8010164:	6878      	ldr	r0, [r7, #4]
 8010166:	f001 f92f 	bl	80113c8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	2200      	movs	r2, #0
 801016e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	2200      	movs	r2, #0
 8010174:	701a      	strb	r2, [r3, #0]
      break;
 8010176:	e0c3      	b.n	8010300 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 801017e:	4619      	mov	r1, r3
 8010180:	6878      	ldr	r0, [r7, #4]
 8010182:	f000 f9e4 	bl	801054e <USBH_Get_CfgDesc>
 8010186:	4603      	mov	r3, r0
 8010188:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801018a:	7bbb      	ldrb	r3, [r7, #14]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d103      	bne.n	8010198 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	2205      	movs	r2, #5
 8010194:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8010196:	e0b5      	b.n	8010304 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010198:	7bbb      	ldrb	r3, [r7, #14]
 801019a:	2b03      	cmp	r3, #3
 801019c:	f040 80b2 	bne.w	8010304 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80101a6:	3301      	adds	r3, #1
 80101a8:	b2da      	uxtb	r2, r3
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80101b6:	2b03      	cmp	r3, #3
 80101b8:	d903      	bls.n	80101c2 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	220d      	movs	r2, #13
 80101be:	701a      	strb	r2, [r3, #0]
      break;
 80101c0:	e0a0      	b.n	8010304 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	795b      	ldrb	r3, [r3, #5]
 80101c6:	4619      	mov	r1, r3
 80101c8:	6878      	ldr	r0, [r7, #4]
 80101ca:	f001 f8fd 	bl	80113c8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	791b      	ldrb	r3, [r3, #4]
 80101d2:	4619      	mov	r1, r3
 80101d4:	6878      	ldr	r0, [r7, #4]
 80101d6:	f001 f8f7 	bl	80113c8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	2200      	movs	r2, #0
 80101de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	2200      	movs	r2, #0
 80101e4:	701a      	strb	r2, [r3, #0]
      break;
 80101e6:	e08d      	b.n	8010304 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d025      	beq.n	801023e <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80101fe:	23ff      	movs	r3, #255	@ 0xff
 8010200:	6878      	ldr	r0, [r7, #4]
 8010202:	f000 f9ce 	bl	80105a2 <USBH_Get_StringDesc>
 8010206:	4603      	mov	r3, r0
 8010208:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801020a:	7bbb      	ldrb	r3, [r7, #14]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d109      	bne.n	8010224 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	2206      	movs	r2, #6
 8010214:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010216:	2300      	movs	r3, #0
 8010218:	2200      	movs	r2, #0
 801021a:	2105      	movs	r1, #5
 801021c:	6878      	ldr	r0, [r7, #4]
 801021e:	f000 f91f 	bl	8010460 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010222:	e071      	b.n	8010308 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010224:	7bbb      	ldrb	r3, [r7, #14]
 8010226:	2b03      	cmp	r3, #3
 8010228:	d16e      	bne.n	8010308 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	2206      	movs	r2, #6
 801022e:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010230:	2300      	movs	r3, #0
 8010232:	2200      	movs	r2, #0
 8010234:	2105      	movs	r1, #5
 8010236:	6878      	ldr	r0, [r7, #4]
 8010238:	f000 f912 	bl	8010460 <USBH_OS_PutMessage>
      break;
 801023c:	e064      	b.n	8010308 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	2206      	movs	r2, #6
 8010242:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8010244:	2300      	movs	r3, #0
 8010246:	2200      	movs	r2, #0
 8010248:	2105      	movs	r1, #5
 801024a:	6878      	ldr	r0, [r7, #4]
 801024c:	f000 f908 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8010250:	e05a      	b.n	8010308 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8010258:	2b00      	cmp	r3, #0
 801025a:	d01f      	beq.n	801029c <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8010268:	23ff      	movs	r3, #255	@ 0xff
 801026a:	6878      	ldr	r0, [r7, #4]
 801026c:	f000 f999 	bl	80105a2 <USBH_Get_StringDesc>
 8010270:	4603      	mov	r3, r0
 8010272:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8010274:	7bbb      	ldrb	r3, [r7, #14]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d103      	bne.n	8010282 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	2207      	movs	r2, #7
 801027e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8010280:	e044      	b.n	801030c <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8010282:	7bbb      	ldrb	r3, [r7, #14]
 8010284:	2b03      	cmp	r3, #3
 8010286:	d141      	bne.n	801030c <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	2207      	movs	r2, #7
 801028c:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801028e:	2300      	movs	r3, #0
 8010290:	2200      	movs	r2, #0
 8010292:	2105      	movs	r1, #5
 8010294:	6878      	ldr	r0, [r7, #4]
 8010296:	f000 f8e3 	bl	8010460 <USBH_OS_PutMessage>
      break;
 801029a:	e037      	b.n	801030c <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	2207      	movs	r2, #7
 80102a0:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80102a2:	2300      	movs	r3, #0
 80102a4:	2200      	movs	r2, #0
 80102a6:	2105      	movs	r1, #5
 80102a8:	6878      	ldr	r0, [r7, #4]
 80102aa:	f000 f8d9 	bl	8010460 <USBH_OS_PutMessage>
      break;
 80102ae:	e02d      	b.n	801030c <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d017      	beq.n	80102ea <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80102c6:	23ff      	movs	r3, #255	@ 0xff
 80102c8:	6878      	ldr	r0, [r7, #4]
 80102ca:	f000 f96a 	bl	80105a2 <USBH_Get_StringDesc>
 80102ce:	4603      	mov	r3, r0
 80102d0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80102d2:	7bbb      	ldrb	r3, [r7, #14]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d102      	bne.n	80102de <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80102d8:	2300      	movs	r3, #0
 80102da:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80102dc:	e018      	b.n	8010310 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80102de:	7bbb      	ldrb	r3, [r7, #14]
 80102e0:	2b03      	cmp	r3, #3
 80102e2:	d115      	bne.n	8010310 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 80102e4:	2300      	movs	r3, #0
 80102e6:	73fb      	strb	r3, [r7, #15]
      break;
 80102e8:	e012      	b.n	8010310 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 80102ea:	2300      	movs	r3, #0
 80102ec:	73fb      	strb	r3, [r7, #15]
      break;
 80102ee:	e00f      	b.n	8010310 <USBH_HandleEnum+0x3f0>

    default:
      break;
 80102f0:	bf00      	nop
 80102f2:	e00e      	b.n	8010312 <USBH_HandleEnum+0x3f2>
      break;
 80102f4:	bf00      	nop
 80102f6:	e00c      	b.n	8010312 <USBH_HandleEnum+0x3f2>
      break;
 80102f8:	bf00      	nop
 80102fa:	e00a      	b.n	8010312 <USBH_HandleEnum+0x3f2>
      break;
 80102fc:	bf00      	nop
 80102fe:	e008      	b.n	8010312 <USBH_HandleEnum+0x3f2>
      break;
 8010300:	bf00      	nop
 8010302:	e006      	b.n	8010312 <USBH_HandleEnum+0x3f2>
      break;
 8010304:	bf00      	nop
 8010306:	e004      	b.n	8010312 <USBH_HandleEnum+0x3f2>
      break;
 8010308:	bf00      	nop
 801030a:	e002      	b.n	8010312 <USBH_HandleEnum+0x3f2>
      break;
 801030c:	bf00      	nop
 801030e:	e000      	b.n	8010312 <USBH_HandleEnum+0x3f2>
      break;
 8010310:	bf00      	nop
  }
  return Status;
 8010312:	7bfb      	ldrb	r3, [r7, #15]
}
 8010314:	4618      	mov	r0, r3
 8010316:	3710      	adds	r7, #16
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}

0801031c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 801031c:	b480      	push	{r7}
 801031e:	b083      	sub	sp, #12
 8010320:	af00      	add	r7, sp, #0
 8010322:	6078      	str	r0, [r7, #4]
 8010324:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	683a      	ldr	r2, [r7, #0]
 801032a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 801032e:	bf00      	nop
 8010330:	370c      	adds	r7, #12
 8010332:	46bd      	mov	sp, r7
 8010334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010338:	4770      	bx	lr

0801033a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 801033a:	b580      	push	{r7, lr}
 801033c:	b082      	sub	sp, #8
 801033e:	af00      	add	r7, sp, #0
 8010340:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8010348:	1c5a      	adds	r2, r3, #1
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8010350:	6878      	ldr	r0, [r7, #4]
 8010352:	f000 f804 	bl	801035e <USBH_HandleSof>
}
 8010356:	bf00      	nop
 8010358:	3708      	adds	r7, #8
 801035a:	46bd      	mov	sp, r7
 801035c:	bd80      	pop	{r7, pc}

0801035e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 801035e:	b580      	push	{r7, lr}
 8010360:	b082      	sub	sp, #8
 8010362:	af00      	add	r7, sp, #0
 8010364:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	781b      	ldrb	r3, [r3, #0]
 801036a:	b2db      	uxtb	r3, r3
 801036c:	2b0b      	cmp	r3, #11
 801036e:	d10a      	bne.n	8010386 <USBH_HandleSof+0x28>
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010376:	2b00      	cmp	r3, #0
 8010378:	d005      	beq.n	8010386 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8010380:	699b      	ldr	r3, [r3, #24]
 8010382:	6878      	ldr	r0, [r7, #4]
 8010384:	4798      	blx	r3
  }
}
 8010386:	bf00      	nop
 8010388:	3708      	adds	r7, #8
 801038a:	46bd      	mov	sp, r7
 801038c:	bd80      	pop	{r7, pc}

0801038e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 801038e:	b580      	push	{r7, lr}
 8010390:	b082      	sub	sp, #8
 8010392:	af00      	add	r7, sp, #0
 8010394:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	2201      	movs	r2, #1
 801039a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801039e:	2300      	movs	r3, #0
 80103a0:	2200      	movs	r2, #0
 80103a2:	2101      	movs	r1, #1
 80103a4:	6878      	ldr	r0, [r7, #4]
 80103a6:	f000 f85b 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80103aa:	bf00      	nop
}
 80103ac:	3708      	adds	r7, #8
 80103ae:	46bd      	mov	sp, r7
 80103b0:	bd80      	pop	{r7, pc}

080103b2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80103b2:	b480      	push	{r7}
 80103b4:	b083      	sub	sp, #12
 80103b6:	af00      	add	r7, sp, #0
 80103b8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	2200      	movs	r2, #0
 80103be:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2201      	movs	r2, #1
 80103c6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80103ca:	bf00      	nop
}
 80103cc:	370c      	adds	r7, #12
 80103ce:	46bd      	mov	sp, r7
 80103d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d4:	4770      	bx	lr

080103d6 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80103d6:	b580      	push	{r7, lr}
 80103d8:	b082      	sub	sp, #8
 80103da:	af00      	add	r7, sp, #0
 80103dc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	2201      	movs	r2, #1
 80103e2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	2200      	movs	r2, #0
 80103ea:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	2200      	movs	r2, #0
 80103f2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80103f6:	2300      	movs	r3, #0
 80103f8:	2200      	movs	r2, #0
 80103fa:	2101      	movs	r1, #1
 80103fc:	6878      	ldr	r0, [r7, #4]
 80103fe:	f000 f82f 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8010402:	2300      	movs	r3, #0
}
 8010404:	4618      	mov	r0, r3
 8010406:	3708      	adds	r7, #8
 8010408:	46bd      	mov	sp, r7
 801040a:	bd80      	pop	{r7, pc}

0801040c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b082      	sub	sp, #8
 8010410:	af00      	add	r7, sp, #0
 8010412:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2201      	movs	r2, #1
 8010418:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	2200      	movs	r2, #0
 8010420:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	2200      	movs	r2, #0
 8010428:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 801042c:	6878      	ldr	r0, [r7, #4]
 801042e:	f003 fd62 	bl	8013ef6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	791b      	ldrb	r3, [r3, #4]
 8010436:	4619      	mov	r1, r3
 8010438:	6878      	ldr	r0, [r7, #4]
 801043a:	f000 ffc5 	bl	80113c8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	795b      	ldrb	r3, [r3, #5]
 8010442:	4619      	mov	r1, r3
 8010444:	6878      	ldr	r0, [r7, #4]
 8010446:	f000 ffbf 	bl	80113c8 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 801044a:	2300      	movs	r3, #0
 801044c:	2200      	movs	r2, #0
 801044e:	2101      	movs	r1, #1
 8010450:	6878      	ldr	r0, [r7, #4]
 8010452:	f000 f805 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8010456:	2300      	movs	r3, #0
}
 8010458:	4618      	mov	r0, r3
 801045a:	3708      	adds	r7, #8
 801045c:	46bd      	mov	sp, r7
 801045e:	bd80      	pop	{r7, pc}

08010460 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8010460:	b580      	push	{r7, lr}
 8010462:	b086      	sub	sp, #24
 8010464:	af00      	add	r7, sp, #0
 8010466:	60f8      	str	r0, [r7, #12]
 8010468:	607a      	str	r2, [r7, #4]
 801046a:	603b      	str	r3, [r7, #0]
 801046c:	460b      	mov	r3, r1
 801046e:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8010470:	7afa      	ldrb	r2, [r7, #11]
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 801047e:	4618      	mov	r0, r3
 8010480:	f001 f9c8 	bl	8011814 <osMessageWaiting>
 8010484:	4603      	mov	r3, r0
 8010486:	f1c3 0310 	rsb	r3, r3, #16
 801048a:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 801048c:	697b      	ldr	r3, [r7, #20]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d009      	beq.n	80104a6 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 801049e:	687a      	ldr	r2, [r7, #4]
 80104a0:	4619      	mov	r1, r3
 80104a2:	f001 f903 	bl	80116ac <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 80104a6:	bf00      	nop
 80104a8:	3718      	adds	r7, #24
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bd80      	pop	{r7, pc}

080104ae <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 80104ae:	b580      	push	{r7, lr}
 80104b0:	b086      	sub	sp, #24
 80104b2:	af00      	add	r7, sp, #0
 80104b4:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 80104bc:	f107 030c 	add.w	r3, r7, #12
 80104c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80104c4:	4618      	mov	r0, r3
 80104c6:	f001 f931 	bl	801172c <osMessageGet>
    if (event.status == osEventMessage)
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	2b10      	cmp	r3, #16
 80104ce:	d1f2      	bne.n	80104b6 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 80104d0:	6878      	ldr	r0, [r7, #4]
 80104d2:	f7ff fb0b 	bl	800faec <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 80104d6:	e7ee      	b.n	80104b6 <USBH_Process_OS+0x8>

080104d8 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b082      	sub	sp, #8
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80104e0:	2300      	movs	r3, #0
 80104e2:	2200      	movs	r2, #0
 80104e4:	2101      	movs	r1, #1
 80104e6:	6878      	ldr	r0, [r7, #4]
 80104e8:	f7ff ffba 	bl	8010460 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80104ec:	2300      	movs	r3, #0
}
 80104ee:	4618      	mov	r0, r3
 80104f0:	3708      	adds	r7, #8
 80104f2:	46bd      	mov	sp, r7
 80104f4:	bd80      	pop	{r7, pc}

080104f6 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80104f6:	b580      	push	{r7, lr}
 80104f8:	b086      	sub	sp, #24
 80104fa:	af02      	add	r7, sp, #8
 80104fc:	6078      	str	r0, [r7, #4]
 80104fe:	460b      	mov	r3, r1
 8010500:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8010502:	887b      	ldrh	r3, [r7, #2]
 8010504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010508:	d901      	bls.n	801050e <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 801050a:	2303      	movs	r3, #3
 801050c:	e01b      	b.n	8010546 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8010514:	887b      	ldrh	r3, [r7, #2]
 8010516:	9300      	str	r3, [sp, #0]
 8010518:	4613      	mov	r3, r2
 801051a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801051e:	2100      	movs	r1, #0
 8010520:	6878      	ldr	r0, [r7, #4]
 8010522:	f000 f872 	bl	801060a <USBH_GetDescriptor>
 8010526:	4603      	mov	r3, r0
 8010528:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 801052a:	7bfb      	ldrb	r3, [r7, #15]
 801052c:	2b00      	cmp	r3, #0
 801052e:	d109      	bne.n	8010544 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8010536:	887a      	ldrh	r2, [r7, #2]
 8010538:	4619      	mov	r1, r3
 801053a:	6878      	ldr	r0, [r7, #4]
 801053c:	f000 f92a 	bl	8010794 <USBH_ParseDevDesc>
 8010540:	4603      	mov	r3, r0
 8010542:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8010544:	7bfb      	ldrb	r3, [r7, #15]
}
 8010546:	4618      	mov	r0, r3
 8010548:	3710      	adds	r7, #16
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}

0801054e <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 801054e:	b580      	push	{r7, lr}
 8010550:	b086      	sub	sp, #24
 8010552:	af02      	add	r7, sp, #8
 8010554:	6078      	str	r0, [r7, #4]
 8010556:	460b      	mov	r3, r1
 8010558:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	331c      	adds	r3, #28
 801055e:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8010560:	887b      	ldrh	r3, [r7, #2]
 8010562:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010566:	d901      	bls.n	801056c <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8010568:	2303      	movs	r3, #3
 801056a:	e016      	b.n	801059a <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 801056c:	887b      	ldrh	r3, [r7, #2]
 801056e:	9300      	str	r3, [sp, #0]
 8010570:	68bb      	ldr	r3, [r7, #8]
 8010572:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010576:	2100      	movs	r1, #0
 8010578:	6878      	ldr	r0, [r7, #4]
 801057a:	f000 f846 	bl	801060a <USBH_GetDescriptor>
 801057e:	4603      	mov	r3, r0
 8010580:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8010582:	7bfb      	ldrb	r3, [r7, #15]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d107      	bne.n	8010598 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8010588:	887b      	ldrh	r3, [r7, #2]
 801058a:	461a      	mov	r2, r3
 801058c:	68b9      	ldr	r1, [r7, #8]
 801058e:	6878      	ldr	r0, [r7, #4]
 8010590:	f000 f9b0 	bl	80108f4 <USBH_ParseCfgDesc>
 8010594:	4603      	mov	r3, r0
 8010596:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8010598:	7bfb      	ldrb	r3, [r7, #15]
}
 801059a:	4618      	mov	r0, r3
 801059c:	3710      	adds	r7, #16
 801059e:	46bd      	mov	sp, r7
 80105a0:	bd80      	pop	{r7, pc}

080105a2 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80105a2:	b580      	push	{r7, lr}
 80105a4:	b088      	sub	sp, #32
 80105a6:	af02      	add	r7, sp, #8
 80105a8:	60f8      	str	r0, [r7, #12]
 80105aa:	607a      	str	r2, [r7, #4]
 80105ac:	461a      	mov	r2, r3
 80105ae:	460b      	mov	r3, r1
 80105b0:	72fb      	strb	r3, [r7, #11]
 80105b2:	4613      	mov	r3, r2
 80105b4:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80105b6:	893b      	ldrh	r3, [r7, #8]
 80105b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80105bc:	d802      	bhi.n	80105c4 <USBH_Get_StringDesc+0x22>
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d101      	bne.n	80105c8 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80105c4:	2303      	movs	r3, #3
 80105c6:	e01c      	b.n	8010602 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80105c8:	7afb      	ldrb	r3, [r7, #11]
 80105ca:	b29b      	uxth	r3, r3
 80105cc:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80105d0:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80105d8:	893b      	ldrh	r3, [r7, #8]
 80105da:	9300      	str	r3, [sp, #0]
 80105dc:	460b      	mov	r3, r1
 80105de:	2100      	movs	r1, #0
 80105e0:	68f8      	ldr	r0, [r7, #12]
 80105e2:	f000 f812 	bl	801060a <USBH_GetDescriptor>
 80105e6:	4603      	mov	r3, r0
 80105e8:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80105ea:	7dfb      	ldrb	r3, [r7, #23]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d107      	bne.n	8010600 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80105f6:	893a      	ldrh	r2, [r7, #8]
 80105f8:	6879      	ldr	r1, [r7, #4]
 80105fa:	4618      	mov	r0, r3
 80105fc:	f000 fb8d 	bl	8010d1a <USBH_ParseStringDesc>
  }

  return status;
 8010600:	7dfb      	ldrb	r3, [r7, #23]
}
 8010602:	4618      	mov	r0, r3
 8010604:	3718      	adds	r7, #24
 8010606:	46bd      	mov	sp, r7
 8010608:	bd80      	pop	{r7, pc}

0801060a <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 801060a:	b580      	push	{r7, lr}
 801060c:	b084      	sub	sp, #16
 801060e:	af00      	add	r7, sp, #0
 8010610:	60f8      	str	r0, [r7, #12]
 8010612:	607b      	str	r3, [r7, #4]
 8010614:	460b      	mov	r3, r1
 8010616:	72fb      	strb	r3, [r7, #11]
 8010618:	4613      	mov	r3, r2
 801061a:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	789b      	ldrb	r3, [r3, #2]
 8010620:	2b01      	cmp	r3, #1
 8010622:	d11c      	bne.n	801065e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8010624:	7afb      	ldrb	r3, [r7, #11]
 8010626:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801062a:	b2da      	uxtb	r2, r3
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	2206      	movs	r2, #6
 8010634:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	893a      	ldrh	r2, [r7, #8]
 801063a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 801063c:	893b      	ldrh	r3, [r7, #8]
 801063e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010642:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010646:	d104      	bne.n	8010652 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	f240 4209 	movw	r2, #1033	@ 0x409
 801064e:	829a      	strh	r2, [r3, #20]
 8010650:	e002      	b.n	8010658 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	2200      	movs	r2, #0
 8010656:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	8b3a      	ldrh	r2, [r7, #24]
 801065c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 801065e:	8b3b      	ldrh	r3, [r7, #24]
 8010660:	461a      	mov	r2, r3
 8010662:	6879      	ldr	r1, [r7, #4]
 8010664:	68f8      	ldr	r0, [r7, #12]
 8010666:	f000 fba5 	bl	8010db4 <USBH_CtlReq>
 801066a:	4603      	mov	r3, r0
}
 801066c:	4618      	mov	r0, r3
 801066e:	3710      	adds	r7, #16
 8010670:	46bd      	mov	sp, r7
 8010672:	bd80      	pop	{r7, pc}

08010674 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8010674:	b580      	push	{r7, lr}
 8010676:	b082      	sub	sp, #8
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
 801067c:	460b      	mov	r3, r1
 801067e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	789b      	ldrb	r3, [r3, #2]
 8010684:	2b01      	cmp	r3, #1
 8010686:	d10f      	bne.n	80106a8 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	2200      	movs	r2, #0
 801068c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	2205      	movs	r2, #5
 8010692:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8010694:	78fb      	ldrb	r3, [r7, #3]
 8010696:	b29a      	uxth	r2, r3
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	2200      	movs	r2, #0
 80106a0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	2200      	movs	r2, #0
 80106a6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80106a8:	2200      	movs	r2, #0
 80106aa:	2100      	movs	r1, #0
 80106ac:	6878      	ldr	r0, [r7, #4]
 80106ae:	f000 fb81 	bl	8010db4 <USBH_CtlReq>
 80106b2:	4603      	mov	r3, r0
}
 80106b4:	4618      	mov	r0, r3
 80106b6:	3708      	adds	r7, #8
 80106b8:	46bd      	mov	sp, r7
 80106ba:	bd80      	pop	{r7, pc}

080106bc <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80106bc:	b580      	push	{r7, lr}
 80106be:	b082      	sub	sp, #8
 80106c0:	af00      	add	r7, sp, #0
 80106c2:	6078      	str	r0, [r7, #4]
 80106c4:	460b      	mov	r3, r1
 80106c6:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	789b      	ldrb	r3, [r3, #2]
 80106cc:	2b01      	cmp	r3, #1
 80106ce:	d10e      	bne.n	80106ee <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	2200      	movs	r2, #0
 80106d4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	2209      	movs	r2, #9
 80106da:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	887a      	ldrh	r2, [r7, #2]
 80106e0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	2200      	movs	r2, #0
 80106e6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	2200      	movs	r2, #0
 80106ec:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80106ee:	2200      	movs	r2, #0
 80106f0:	2100      	movs	r1, #0
 80106f2:	6878      	ldr	r0, [r7, #4]
 80106f4:	f000 fb5e 	bl	8010db4 <USBH_CtlReq>
 80106f8:	4603      	mov	r3, r0
}
 80106fa:	4618      	mov	r0, r3
 80106fc:	3708      	adds	r7, #8
 80106fe:	46bd      	mov	sp, r7
 8010700:	bd80      	pop	{r7, pc}

08010702 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8010702:	b580      	push	{r7, lr}
 8010704:	b082      	sub	sp, #8
 8010706:	af00      	add	r7, sp, #0
 8010708:	6078      	str	r0, [r7, #4]
 801070a:	460b      	mov	r3, r1
 801070c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	789b      	ldrb	r3, [r3, #2]
 8010712:	2b01      	cmp	r3, #1
 8010714:	d10f      	bne.n	8010736 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2200      	movs	r2, #0
 801071a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	2203      	movs	r2, #3
 8010720:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8010722:	78fb      	ldrb	r3, [r7, #3]
 8010724:	b29a      	uxth	r2, r3
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	2200      	movs	r2, #0
 801072e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	2200      	movs	r2, #0
 8010734:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8010736:	2200      	movs	r2, #0
 8010738:	2100      	movs	r1, #0
 801073a:	6878      	ldr	r0, [r7, #4]
 801073c:	f000 fb3a 	bl	8010db4 <USBH_CtlReq>
 8010740:	4603      	mov	r3, r0
}
 8010742:	4618      	mov	r0, r3
 8010744:	3708      	adds	r7, #8
 8010746:	46bd      	mov	sp, r7
 8010748:	bd80      	pop	{r7, pc}

0801074a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 801074a:	b580      	push	{r7, lr}
 801074c:	b082      	sub	sp, #8
 801074e:	af00      	add	r7, sp, #0
 8010750:	6078      	str	r0, [r7, #4]
 8010752:	460b      	mov	r3, r1
 8010754:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	789b      	ldrb	r3, [r3, #2]
 801075a:	2b01      	cmp	r3, #1
 801075c:	d10f      	bne.n	801077e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	2202      	movs	r2, #2
 8010762:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	2201      	movs	r2, #1
 8010768:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	2200      	movs	r2, #0
 801076e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8010770:	78fb      	ldrb	r3, [r7, #3]
 8010772:	b29a      	uxth	r2, r3
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	2200      	movs	r2, #0
 801077c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801077e:	2200      	movs	r2, #0
 8010780:	2100      	movs	r1, #0
 8010782:	6878      	ldr	r0, [r7, #4]
 8010784:	f000 fb16 	bl	8010db4 <USBH_CtlReq>
 8010788:	4603      	mov	r3, r0
}
 801078a:	4618      	mov	r0, r3
 801078c:	3708      	adds	r7, #8
 801078e:	46bd      	mov	sp, r7
 8010790:	bd80      	pop	{r7, pc}
	...

08010794 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8010794:	b480      	push	{r7}
 8010796:	b087      	sub	sp, #28
 8010798:	af00      	add	r7, sp, #0
 801079a:	60f8      	str	r0, [r7, #12]
 801079c:	60b9      	str	r1, [r7, #8]
 801079e:	4613      	mov	r3, r2
 80107a0:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80107a8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80107aa:	2300      	movs	r3, #0
 80107ac:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80107ae:	68bb      	ldr	r3, [r7, #8]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d101      	bne.n	80107b8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80107b4:	2302      	movs	r3, #2
 80107b6:	e094      	b.n	80108e2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80107b8:	68bb      	ldr	r3, [r7, #8]
 80107ba:	781a      	ldrb	r2, [r3, #0]
 80107bc:	693b      	ldr	r3, [r7, #16]
 80107be:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80107c0:	68bb      	ldr	r3, [r7, #8]
 80107c2:	785a      	ldrb	r2, [r3, #1]
 80107c4:	693b      	ldr	r3, [r7, #16]
 80107c6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80107c8:	68bb      	ldr	r3, [r7, #8]
 80107ca:	3302      	adds	r3, #2
 80107cc:	781b      	ldrb	r3, [r3, #0]
 80107ce:	461a      	mov	r2, r3
 80107d0:	68bb      	ldr	r3, [r7, #8]
 80107d2:	3303      	adds	r3, #3
 80107d4:	781b      	ldrb	r3, [r3, #0]
 80107d6:	021b      	lsls	r3, r3, #8
 80107d8:	b29b      	uxth	r3, r3
 80107da:	4313      	orrs	r3, r2
 80107dc:	b29a      	uxth	r2, r3
 80107de:	693b      	ldr	r3, [r7, #16]
 80107e0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80107e2:	68bb      	ldr	r3, [r7, #8]
 80107e4:	791a      	ldrb	r2, [r3, #4]
 80107e6:	693b      	ldr	r3, [r7, #16]
 80107e8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80107ea:	68bb      	ldr	r3, [r7, #8]
 80107ec:	795a      	ldrb	r2, [r3, #5]
 80107ee:	693b      	ldr	r3, [r7, #16]
 80107f0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80107f2:	68bb      	ldr	r3, [r7, #8]
 80107f4:	799a      	ldrb	r2, [r3, #6]
 80107f6:	693b      	ldr	r3, [r7, #16]
 80107f8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80107fa:	68bb      	ldr	r3, [r7, #8]
 80107fc:	79da      	ldrb	r2, [r3, #7]
 80107fe:	693b      	ldr	r3, [r7, #16]
 8010800:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010808:	2b00      	cmp	r3, #0
 801080a:	d004      	beq.n	8010816 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8010812:	2b01      	cmp	r3, #1
 8010814:	d11b      	bne.n	801084e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8010816:	693b      	ldr	r3, [r7, #16]
 8010818:	79db      	ldrb	r3, [r3, #7]
 801081a:	2b20      	cmp	r3, #32
 801081c:	dc0f      	bgt.n	801083e <USBH_ParseDevDesc+0xaa>
 801081e:	2b08      	cmp	r3, #8
 8010820:	db0f      	blt.n	8010842 <USBH_ParseDevDesc+0xae>
 8010822:	3b08      	subs	r3, #8
 8010824:	4a32      	ldr	r2, [pc, #200]	@ (80108f0 <USBH_ParseDevDesc+0x15c>)
 8010826:	fa22 f303 	lsr.w	r3, r2, r3
 801082a:	f003 0301 	and.w	r3, r3, #1
 801082e:	2b00      	cmp	r3, #0
 8010830:	bf14      	ite	ne
 8010832:	2301      	movne	r3, #1
 8010834:	2300      	moveq	r3, #0
 8010836:	b2db      	uxtb	r3, r3
 8010838:	2b00      	cmp	r3, #0
 801083a:	d106      	bne.n	801084a <USBH_ParseDevDesc+0xb6>
 801083c:	e001      	b.n	8010842 <USBH_ParseDevDesc+0xae>
 801083e:	2b40      	cmp	r3, #64	@ 0x40
 8010840:	d003      	beq.n	801084a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8010842:	693b      	ldr	r3, [r7, #16]
 8010844:	2208      	movs	r2, #8
 8010846:	71da      	strb	r2, [r3, #7]
        break;
 8010848:	e000      	b.n	801084c <USBH_ParseDevDesc+0xb8>
        break;
 801084a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 801084c:	e00e      	b.n	801086c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010854:	2b02      	cmp	r3, #2
 8010856:	d107      	bne.n	8010868 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8010858:	693b      	ldr	r3, [r7, #16]
 801085a:	79db      	ldrb	r3, [r3, #7]
 801085c:	2b08      	cmp	r3, #8
 801085e:	d005      	beq.n	801086c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8010860:	693b      	ldr	r3, [r7, #16]
 8010862:	2208      	movs	r2, #8
 8010864:	71da      	strb	r2, [r3, #7]
 8010866:	e001      	b.n	801086c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8010868:	2303      	movs	r3, #3
 801086a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 801086c:	88fb      	ldrh	r3, [r7, #6]
 801086e:	2b08      	cmp	r3, #8
 8010870:	d936      	bls.n	80108e0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8010872:	68bb      	ldr	r3, [r7, #8]
 8010874:	3308      	adds	r3, #8
 8010876:	781b      	ldrb	r3, [r3, #0]
 8010878:	461a      	mov	r2, r3
 801087a:	68bb      	ldr	r3, [r7, #8]
 801087c:	3309      	adds	r3, #9
 801087e:	781b      	ldrb	r3, [r3, #0]
 8010880:	021b      	lsls	r3, r3, #8
 8010882:	b29b      	uxth	r3, r3
 8010884:	4313      	orrs	r3, r2
 8010886:	b29a      	uxth	r2, r3
 8010888:	693b      	ldr	r3, [r7, #16]
 801088a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 801088c:	68bb      	ldr	r3, [r7, #8]
 801088e:	330a      	adds	r3, #10
 8010890:	781b      	ldrb	r3, [r3, #0]
 8010892:	461a      	mov	r2, r3
 8010894:	68bb      	ldr	r3, [r7, #8]
 8010896:	330b      	adds	r3, #11
 8010898:	781b      	ldrb	r3, [r3, #0]
 801089a:	021b      	lsls	r3, r3, #8
 801089c:	b29b      	uxth	r3, r3
 801089e:	4313      	orrs	r3, r2
 80108a0:	b29a      	uxth	r2, r3
 80108a2:	693b      	ldr	r3, [r7, #16]
 80108a4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80108a6:	68bb      	ldr	r3, [r7, #8]
 80108a8:	330c      	adds	r3, #12
 80108aa:	781b      	ldrb	r3, [r3, #0]
 80108ac:	461a      	mov	r2, r3
 80108ae:	68bb      	ldr	r3, [r7, #8]
 80108b0:	330d      	adds	r3, #13
 80108b2:	781b      	ldrb	r3, [r3, #0]
 80108b4:	021b      	lsls	r3, r3, #8
 80108b6:	b29b      	uxth	r3, r3
 80108b8:	4313      	orrs	r3, r2
 80108ba:	b29a      	uxth	r2, r3
 80108bc:	693b      	ldr	r3, [r7, #16]
 80108be:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80108c0:	68bb      	ldr	r3, [r7, #8]
 80108c2:	7b9a      	ldrb	r2, [r3, #14]
 80108c4:	693b      	ldr	r3, [r7, #16]
 80108c6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80108c8:	68bb      	ldr	r3, [r7, #8]
 80108ca:	7bda      	ldrb	r2, [r3, #15]
 80108cc:	693b      	ldr	r3, [r7, #16]
 80108ce:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80108d0:	68bb      	ldr	r3, [r7, #8]
 80108d2:	7c1a      	ldrb	r2, [r3, #16]
 80108d4:	693b      	ldr	r3, [r7, #16]
 80108d6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80108d8:	68bb      	ldr	r3, [r7, #8]
 80108da:	7c5a      	ldrb	r2, [r3, #17]
 80108dc:	693b      	ldr	r3, [r7, #16]
 80108de:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80108e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80108e2:	4618      	mov	r0, r3
 80108e4:	371c      	adds	r7, #28
 80108e6:	46bd      	mov	sp, r7
 80108e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ec:	4770      	bx	lr
 80108ee:	bf00      	nop
 80108f0:	01000101 	.word	0x01000101

080108f4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80108f4:	b580      	push	{r7, lr}
 80108f6:	b08c      	sub	sp, #48	@ 0x30
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	60f8      	str	r0, [r7, #12]
 80108fc:	60b9      	str	r1, [r7, #8]
 80108fe:	4613      	mov	r3, r2
 8010900:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8010908:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 801090a:	2300      	movs	r3, #0
 801090c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8010910:	2300      	movs	r3, #0
 8010912:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8010916:	2300      	movs	r3, #0
 8010918:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 801091c:	68bb      	ldr	r3, [r7, #8]
 801091e:	2b00      	cmp	r3, #0
 8010920:	d101      	bne.n	8010926 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8010922:	2302      	movs	r3, #2
 8010924:	e0de      	b.n	8010ae4 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8010926:	68bb      	ldr	r3, [r7, #8]
 8010928:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 801092a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801092c:	781b      	ldrb	r3, [r3, #0]
 801092e:	2b09      	cmp	r3, #9
 8010930:	d002      	beq.n	8010938 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8010932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010934:	2209      	movs	r2, #9
 8010936:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8010938:	68bb      	ldr	r3, [r7, #8]
 801093a:	781a      	ldrb	r2, [r3, #0]
 801093c:	6a3b      	ldr	r3, [r7, #32]
 801093e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8010940:	68bb      	ldr	r3, [r7, #8]
 8010942:	785a      	ldrb	r2, [r3, #1]
 8010944:	6a3b      	ldr	r3, [r7, #32]
 8010946:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8010948:	68bb      	ldr	r3, [r7, #8]
 801094a:	3302      	adds	r3, #2
 801094c:	781b      	ldrb	r3, [r3, #0]
 801094e:	461a      	mov	r2, r3
 8010950:	68bb      	ldr	r3, [r7, #8]
 8010952:	3303      	adds	r3, #3
 8010954:	781b      	ldrb	r3, [r3, #0]
 8010956:	021b      	lsls	r3, r3, #8
 8010958:	b29b      	uxth	r3, r3
 801095a:	4313      	orrs	r3, r2
 801095c:	b29b      	uxth	r3, r3
 801095e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010962:	bf28      	it	cs
 8010964:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8010968:	b29a      	uxth	r2, r3
 801096a:	6a3b      	ldr	r3, [r7, #32]
 801096c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 801096e:	68bb      	ldr	r3, [r7, #8]
 8010970:	791a      	ldrb	r2, [r3, #4]
 8010972:	6a3b      	ldr	r3, [r7, #32]
 8010974:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8010976:	68bb      	ldr	r3, [r7, #8]
 8010978:	795a      	ldrb	r2, [r3, #5]
 801097a:	6a3b      	ldr	r3, [r7, #32]
 801097c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 801097e:	68bb      	ldr	r3, [r7, #8]
 8010980:	799a      	ldrb	r2, [r3, #6]
 8010982:	6a3b      	ldr	r3, [r7, #32]
 8010984:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8010986:	68bb      	ldr	r3, [r7, #8]
 8010988:	79da      	ldrb	r2, [r3, #7]
 801098a:	6a3b      	ldr	r3, [r7, #32]
 801098c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 801098e:	68bb      	ldr	r3, [r7, #8]
 8010990:	7a1a      	ldrb	r2, [r3, #8]
 8010992:	6a3b      	ldr	r3, [r7, #32]
 8010994:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8010996:	88fb      	ldrh	r3, [r7, #6]
 8010998:	2b09      	cmp	r3, #9
 801099a:	f240 80a1 	bls.w	8010ae0 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 801099e:	2309      	movs	r3, #9
 80109a0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80109a2:	2300      	movs	r3, #0
 80109a4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80109a6:	e085      	b.n	8010ab4 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80109a8:	f107 0316 	add.w	r3, r7, #22
 80109ac:	4619      	mov	r1, r3
 80109ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80109b0:	f000 f9e6 	bl	8010d80 <USBH_GetNextDesc>
 80109b4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80109b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109b8:	785b      	ldrb	r3, [r3, #1]
 80109ba:	2b04      	cmp	r3, #4
 80109bc:	d17a      	bne.n	8010ab4 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80109be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109c0:	781b      	ldrb	r3, [r3, #0]
 80109c2:	2b09      	cmp	r3, #9
 80109c4:	d002      	beq.n	80109cc <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80109c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109c8:	2209      	movs	r2, #9
 80109ca:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80109cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80109d0:	221a      	movs	r2, #26
 80109d2:	fb02 f303 	mul.w	r3, r2, r3
 80109d6:	3308      	adds	r3, #8
 80109d8:	6a3a      	ldr	r2, [r7, #32]
 80109da:	4413      	add	r3, r2
 80109dc:	3302      	adds	r3, #2
 80109de:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80109e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80109e2:	69f8      	ldr	r0, [r7, #28]
 80109e4:	f000 f882 	bl	8010aec <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80109e8:	2300      	movs	r3, #0
 80109ea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80109ee:	2300      	movs	r3, #0
 80109f0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80109f2:	e043      	b.n	8010a7c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80109f4:	f107 0316 	add.w	r3, r7, #22
 80109f8:	4619      	mov	r1, r3
 80109fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80109fc:	f000 f9c0 	bl	8010d80 <USBH_GetNextDesc>
 8010a00:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a04:	785b      	ldrb	r3, [r3, #1]
 8010a06:	2b05      	cmp	r3, #5
 8010a08:	d138      	bne.n	8010a7c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8010a0a:	69fb      	ldr	r3, [r7, #28]
 8010a0c:	795b      	ldrb	r3, [r3, #5]
 8010a0e:	2b01      	cmp	r3, #1
 8010a10:	d113      	bne.n	8010a3a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010a12:	69fb      	ldr	r3, [r7, #28]
 8010a14:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8010a16:	2b02      	cmp	r3, #2
 8010a18:	d003      	beq.n	8010a22 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8010a1a:	69fb      	ldr	r3, [r7, #28]
 8010a1c:	799b      	ldrb	r3, [r3, #6]
 8010a1e:	2b03      	cmp	r3, #3
 8010a20:	d10b      	bne.n	8010a3a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010a22:	69fb      	ldr	r3, [r7, #28]
 8010a24:	79db      	ldrb	r3, [r3, #7]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d10b      	bne.n	8010a42 <USBH_ParseCfgDesc+0x14e>
 8010a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a2c:	781b      	ldrb	r3, [r3, #0]
 8010a2e:	2b09      	cmp	r3, #9
 8010a30:	d007      	beq.n	8010a42 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8010a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a34:	2209      	movs	r2, #9
 8010a36:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010a38:	e003      	b.n	8010a42 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8010a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a3c:	2207      	movs	r2, #7
 8010a3e:	701a      	strb	r2, [r3, #0]
 8010a40:	e000      	b.n	8010a44 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8010a42:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8010a44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010a48:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010a4c:	3201      	adds	r2, #1
 8010a4e:	00d2      	lsls	r2, r2, #3
 8010a50:	211a      	movs	r1, #26
 8010a52:	fb01 f303 	mul.w	r3, r1, r3
 8010a56:	4413      	add	r3, r2
 8010a58:	3308      	adds	r3, #8
 8010a5a:	6a3a      	ldr	r2, [r7, #32]
 8010a5c:	4413      	add	r3, r2
 8010a5e:	3304      	adds	r3, #4
 8010a60:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8010a62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010a64:	69b9      	ldr	r1, [r7, #24]
 8010a66:	68f8      	ldr	r0, [r7, #12]
 8010a68:	f000 f86f 	bl	8010b4a <USBH_ParseEPDesc>
 8010a6c:	4603      	mov	r3, r0
 8010a6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8010a72:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010a76:	3301      	adds	r3, #1
 8010a78:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8010a7c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010a80:	2b01      	cmp	r3, #1
 8010a82:	d80a      	bhi.n	8010a9a <USBH_ParseCfgDesc+0x1a6>
 8010a84:	69fb      	ldr	r3, [r7, #28]
 8010a86:	791b      	ldrb	r3, [r3, #4]
 8010a88:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010a8c:	429a      	cmp	r2, r3
 8010a8e:	d204      	bcs.n	8010a9a <USBH_ParseCfgDesc+0x1a6>
 8010a90:	6a3b      	ldr	r3, [r7, #32]
 8010a92:	885a      	ldrh	r2, [r3, #2]
 8010a94:	8afb      	ldrh	r3, [r7, #22]
 8010a96:	429a      	cmp	r2, r3
 8010a98:	d8ac      	bhi.n	80109f4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8010a9a:	69fb      	ldr	r3, [r7, #28]
 8010a9c:	791b      	ldrb	r3, [r3, #4]
 8010a9e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010aa2:	429a      	cmp	r2, r3
 8010aa4:	d201      	bcs.n	8010aaa <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8010aa6:	2303      	movs	r3, #3
 8010aa8:	e01c      	b.n	8010ae4 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8010aaa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010aae:	3301      	adds	r3, #1
 8010ab0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8010ab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010ab8:	2b01      	cmp	r3, #1
 8010aba:	d805      	bhi.n	8010ac8 <USBH_ParseCfgDesc+0x1d4>
 8010abc:	6a3b      	ldr	r3, [r7, #32]
 8010abe:	885a      	ldrh	r2, [r3, #2]
 8010ac0:	8afb      	ldrh	r3, [r7, #22]
 8010ac2:	429a      	cmp	r2, r3
 8010ac4:	f63f af70 	bhi.w	80109a8 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8010ac8:	6a3b      	ldr	r3, [r7, #32]
 8010aca:	791b      	ldrb	r3, [r3, #4]
 8010acc:	2b02      	cmp	r3, #2
 8010ace:	bf28      	it	cs
 8010ad0:	2302      	movcs	r3, #2
 8010ad2:	b2db      	uxtb	r3, r3
 8010ad4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8010ad8:	429a      	cmp	r2, r3
 8010ada:	d201      	bcs.n	8010ae0 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8010adc:	2303      	movs	r3, #3
 8010ade:	e001      	b.n	8010ae4 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8010ae0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010ae4:	4618      	mov	r0, r3
 8010ae6:	3730      	adds	r7, #48	@ 0x30
 8010ae8:	46bd      	mov	sp, r7
 8010aea:	bd80      	pop	{r7, pc}

08010aec <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8010aec:	b480      	push	{r7}
 8010aee:	b083      	sub	sp, #12
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	6078      	str	r0, [r7, #4]
 8010af4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8010af6:	683b      	ldr	r3, [r7, #0]
 8010af8:	781a      	ldrb	r2, [r3, #0]
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8010afe:	683b      	ldr	r3, [r7, #0]
 8010b00:	785a      	ldrb	r2, [r3, #1]
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8010b06:	683b      	ldr	r3, [r7, #0]
 8010b08:	789a      	ldrb	r2, [r3, #2]
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8010b0e:	683b      	ldr	r3, [r7, #0]
 8010b10:	78da      	ldrb	r2, [r3, #3]
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	791a      	ldrb	r2, [r3, #4]
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8010b1e:	683b      	ldr	r3, [r7, #0]
 8010b20:	795a      	ldrb	r2, [r3, #5]
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8010b26:	683b      	ldr	r3, [r7, #0]
 8010b28:	799a      	ldrb	r2, [r3, #6]
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8010b2e:	683b      	ldr	r3, [r7, #0]
 8010b30:	79da      	ldrb	r2, [r3, #7]
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8010b36:	683b      	ldr	r3, [r7, #0]
 8010b38:	7a1a      	ldrb	r2, [r3, #8]
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	721a      	strb	r2, [r3, #8]
}
 8010b3e:	bf00      	nop
 8010b40:	370c      	adds	r7, #12
 8010b42:	46bd      	mov	sp, r7
 8010b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b48:	4770      	bx	lr

08010b4a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8010b4a:	b480      	push	{r7}
 8010b4c:	b087      	sub	sp, #28
 8010b4e:	af00      	add	r7, sp, #0
 8010b50:	60f8      	str	r0, [r7, #12]
 8010b52:	60b9      	str	r1, [r7, #8]
 8010b54:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8010b56:	2300      	movs	r3, #0
 8010b58:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	781a      	ldrb	r2, [r3, #0]
 8010b5e:	68bb      	ldr	r3, [r7, #8]
 8010b60:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	785a      	ldrb	r2, [r3, #1]
 8010b66:	68bb      	ldr	r3, [r7, #8]
 8010b68:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	789a      	ldrb	r2, [r3, #2]
 8010b6e:	68bb      	ldr	r3, [r7, #8]
 8010b70:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	78da      	ldrb	r2, [r3, #3]
 8010b76:	68bb      	ldr	r3, [r7, #8]
 8010b78:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	3304      	adds	r3, #4
 8010b7e:	781b      	ldrb	r3, [r3, #0]
 8010b80:	461a      	mov	r2, r3
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	3305      	adds	r3, #5
 8010b86:	781b      	ldrb	r3, [r3, #0]
 8010b88:	021b      	lsls	r3, r3, #8
 8010b8a:	b29b      	uxth	r3, r3
 8010b8c:	4313      	orrs	r3, r2
 8010b8e:	b29a      	uxth	r2, r3
 8010b90:	68bb      	ldr	r3, [r7, #8]
 8010b92:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	799a      	ldrb	r2, [r3, #6]
 8010b98:	68bb      	ldr	r3, [r7, #8]
 8010b9a:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8010b9c:	68bb      	ldr	r3, [r7, #8]
 8010b9e:	889b      	ldrh	r3, [r3, #4]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d009      	beq.n	8010bb8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8010ba4:	68bb      	ldr	r3, [r7, #8]
 8010ba6:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8010ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010bac:	d804      	bhi.n	8010bb8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8010bae:	68bb      	ldr	r3, [r7, #8]
 8010bb0:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8010bb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010bb6:	d901      	bls.n	8010bbc <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8010bb8:	2303      	movs	r3, #3
 8010bba:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d136      	bne.n	8010c34 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8010bc6:	68bb      	ldr	r3, [r7, #8]
 8010bc8:	78db      	ldrb	r3, [r3, #3]
 8010bca:	f003 0303 	and.w	r3, r3, #3
 8010bce:	2b02      	cmp	r3, #2
 8010bd0:	d108      	bne.n	8010be4 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8010bd2:	68bb      	ldr	r3, [r7, #8]
 8010bd4:	889b      	ldrh	r3, [r3, #4]
 8010bd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010bda:	f240 8097 	bls.w	8010d0c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010bde:	2303      	movs	r3, #3
 8010be0:	75fb      	strb	r3, [r7, #23]
 8010be2:	e093      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8010be4:	68bb      	ldr	r3, [r7, #8]
 8010be6:	78db      	ldrb	r3, [r3, #3]
 8010be8:	f003 0303 	and.w	r3, r3, #3
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d107      	bne.n	8010c00 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8010bf0:	68bb      	ldr	r3, [r7, #8]
 8010bf2:	889b      	ldrh	r3, [r3, #4]
 8010bf4:	2b40      	cmp	r3, #64	@ 0x40
 8010bf6:	f240 8089 	bls.w	8010d0c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010bfa:	2303      	movs	r3, #3
 8010bfc:	75fb      	strb	r3, [r7, #23]
 8010bfe:	e085      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8010c00:	68bb      	ldr	r3, [r7, #8]
 8010c02:	78db      	ldrb	r3, [r3, #3]
 8010c04:	f003 0303 	and.w	r3, r3, #3
 8010c08:	2b01      	cmp	r3, #1
 8010c0a:	d005      	beq.n	8010c18 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8010c0c:	68bb      	ldr	r3, [r7, #8]
 8010c0e:	78db      	ldrb	r3, [r3, #3]
 8010c10:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8010c14:	2b03      	cmp	r3, #3
 8010c16:	d10a      	bne.n	8010c2e <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8010c18:	68bb      	ldr	r3, [r7, #8]
 8010c1a:	799b      	ldrb	r3, [r3, #6]
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d003      	beq.n	8010c28 <USBH_ParseEPDesc+0xde>
 8010c20:	68bb      	ldr	r3, [r7, #8]
 8010c22:	799b      	ldrb	r3, [r3, #6]
 8010c24:	2b10      	cmp	r3, #16
 8010c26:	d970      	bls.n	8010d0a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8010c28:	2303      	movs	r3, #3
 8010c2a:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8010c2c:	e06d      	b.n	8010d0a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8010c2e:	2303      	movs	r3, #3
 8010c30:	75fb      	strb	r3, [r7, #23]
 8010c32:	e06b      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010c3a:	2b01      	cmp	r3, #1
 8010c3c:	d13c      	bne.n	8010cb8 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8010c3e:	68bb      	ldr	r3, [r7, #8]
 8010c40:	78db      	ldrb	r3, [r3, #3]
 8010c42:	f003 0303 	and.w	r3, r3, #3
 8010c46:	2b02      	cmp	r3, #2
 8010c48:	d005      	beq.n	8010c56 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8010c4a:	68bb      	ldr	r3, [r7, #8]
 8010c4c:	78db      	ldrb	r3, [r3, #3]
 8010c4e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d106      	bne.n	8010c64 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8010c56:	68bb      	ldr	r3, [r7, #8]
 8010c58:	889b      	ldrh	r3, [r3, #4]
 8010c5a:	2b40      	cmp	r3, #64	@ 0x40
 8010c5c:	d956      	bls.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010c5e:	2303      	movs	r3, #3
 8010c60:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8010c62:	e053      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8010c64:	68bb      	ldr	r3, [r7, #8]
 8010c66:	78db      	ldrb	r3, [r3, #3]
 8010c68:	f003 0303 	and.w	r3, r3, #3
 8010c6c:	2b01      	cmp	r3, #1
 8010c6e:	d10e      	bne.n	8010c8e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8010c70:	68bb      	ldr	r3, [r7, #8]
 8010c72:	799b      	ldrb	r3, [r3, #6]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d007      	beq.n	8010c88 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8010c78:	68bb      	ldr	r3, [r7, #8]
 8010c7a:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8010c7c:	2b10      	cmp	r3, #16
 8010c7e:	d803      	bhi.n	8010c88 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8010c80:	68bb      	ldr	r3, [r7, #8]
 8010c82:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8010c84:	2b40      	cmp	r3, #64	@ 0x40
 8010c86:	d941      	bls.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010c88:	2303      	movs	r3, #3
 8010c8a:	75fb      	strb	r3, [r7, #23]
 8010c8c:	e03e      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8010c8e:	68bb      	ldr	r3, [r7, #8]
 8010c90:	78db      	ldrb	r3, [r3, #3]
 8010c92:	f003 0303 	and.w	r3, r3, #3
 8010c96:	2b03      	cmp	r3, #3
 8010c98:	d10b      	bne.n	8010cb2 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8010c9a:	68bb      	ldr	r3, [r7, #8]
 8010c9c:	799b      	ldrb	r3, [r3, #6]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d004      	beq.n	8010cac <USBH_ParseEPDesc+0x162>
 8010ca2:	68bb      	ldr	r3, [r7, #8]
 8010ca4:	889b      	ldrh	r3, [r3, #4]
 8010ca6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010caa:	d32f      	bcc.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010cac:	2303      	movs	r3, #3
 8010cae:	75fb      	strb	r3, [r7, #23]
 8010cb0:	e02c      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8010cb2:	2303      	movs	r3, #3
 8010cb4:	75fb      	strb	r3, [r7, #23]
 8010cb6:	e029      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8010cbe:	2b02      	cmp	r3, #2
 8010cc0:	d120      	bne.n	8010d04 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8010cc2:	68bb      	ldr	r3, [r7, #8]
 8010cc4:	78db      	ldrb	r3, [r3, #3]
 8010cc6:	f003 0303 	and.w	r3, r3, #3
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d106      	bne.n	8010cdc <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8010cce:	68bb      	ldr	r3, [r7, #8]
 8010cd0:	889b      	ldrh	r3, [r3, #4]
 8010cd2:	2b08      	cmp	r3, #8
 8010cd4:	d01a      	beq.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010cd6:	2303      	movs	r3, #3
 8010cd8:	75fb      	strb	r3, [r7, #23]
 8010cda:	e017      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8010cdc:	68bb      	ldr	r3, [r7, #8]
 8010cde:	78db      	ldrb	r3, [r3, #3]
 8010ce0:	f003 0303 	and.w	r3, r3, #3
 8010ce4:	2b03      	cmp	r3, #3
 8010ce6:	d10a      	bne.n	8010cfe <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8010ce8:	68bb      	ldr	r3, [r7, #8]
 8010cea:	799b      	ldrb	r3, [r3, #6]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d003      	beq.n	8010cf8 <USBH_ParseEPDesc+0x1ae>
 8010cf0:	68bb      	ldr	r3, [r7, #8]
 8010cf2:	889b      	ldrh	r3, [r3, #4]
 8010cf4:	2b08      	cmp	r3, #8
 8010cf6:	d909      	bls.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8010cf8:	2303      	movs	r3, #3
 8010cfa:	75fb      	strb	r3, [r7, #23]
 8010cfc:	e006      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8010cfe:	2303      	movs	r3, #3
 8010d00:	75fb      	strb	r3, [r7, #23]
 8010d02:	e003      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8010d04:	2303      	movs	r3, #3
 8010d06:	75fb      	strb	r3, [r7, #23]
 8010d08:	e000      	b.n	8010d0c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8010d0a:	bf00      	nop
  }

  return status;
 8010d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d0e:	4618      	mov	r0, r3
 8010d10:	371c      	adds	r7, #28
 8010d12:	46bd      	mov	sp, r7
 8010d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d18:	4770      	bx	lr

08010d1a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8010d1a:	b480      	push	{r7}
 8010d1c:	b087      	sub	sp, #28
 8010d1e:	af00      	add	r7, sp, #0
 8010d20:	60f8      	str	r0, [r7, #12]
 8010d22:	60b9      	str	r1, [r7, #8]
 8010d24:	4613      	mov	r3, r2
 8010d26:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	3301      	adds	r3, #1
 8010d2c:	781b      	ldrb	r3, [r3, #0]
 8010d2e:	2b03      	cmp	r3, #3
 8010d30:	d120      	bne.n	8010d74 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	781b      	ldrb	r3, [r3, #0]
 8010d36:	1e9a      	subs	r2, r3, #2
 8010d38:	88fb      	ldrh	r3, [r7, #6]
 8010d3a:	4293      	cmp	r3, r2
 8010d3c:	bf28      	it	cs
 8010d3e:	4613      	movcs	r3, r2
 8010d40:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	3302      	adds	r3, #2
 8010d46:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8010d48:	2300      	movs	r3, #0
 8010d4a:	82fb      	strh	r3, [r7, #22]
 8010d4c:	e00b      	b.n	8010d66 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8010d4e:	8afb      	ldrh	r3, [r7, #22]
 8010d50:	68fa      	ldr	r2, [r7, #12]
 8010d52:	4413      	add	r3, r2
 8010d54:	781a      	ldrb	r2, [r3, #0]
 8010d56:	68bb      	ldr	r3, [r7, #8]
 8010d58:	701a      	strb	r2, [r3, #0]
      pdest++;
 8010d5a:	68bb      	ldr	r3, [r7, #8]
 8010d5c:	3301      	adds	r3, #1
 8010d5e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8010d60:	8afb      	ldrh	r3, [r7, #22]
 8010d62:	3302      	adds	r3, #2
 8010d64:	82fb      	strh	r3, [r7, #22]
 8010d66:	8afa      	ldrh	r2, [r7, #22]
 8010d68:	8abb      	ldrh	r3, [r7, #20]
 8010d6a:	429a      	cmp	r2, r3
 8010d6c:	d3ef      	bcc.n	8010d4e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8010d6e:	68bb      	ldr	r3, [r7, #8]
 8010d70:	2200      	movs	r2, #0
 8010d72:	701a      	strb	r2, [r3, #0]
  }
}
 8010d74:	bf00      	nop
 8010d76:	371c      	adds	r7, #28
 8010d78:	46bd      	mov	sp, r7
 8010d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d7e:	4770      	bx	lr

08010d80 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010d80:	b480      	push	{r7}
 8010d82:	b085      	sub	sp, #20
 8010d84:	af00      	add	r7, sp, #0
 8010d86:	6078      	str	r0, [r7, #4]
 8010d88:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	881b      	ldrh	r3, [r3, #0]
 8010d8e:	687a      	ldr	r2, [r7, #4]
 8010d90:	7812      	ldrb	r2, [r2, #0]
 8010d92:	4413      	add	r3, r2
 8010d94:	b29a      	uxth	r2, r3
 8010d96:	683b      	ldr	r3, [r7, #0]
 8010d98:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	781b      	ldrb	r3, [r3, #0]
 8010d9e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	4413      	add	r3, r2
 8010da4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8010da6:	68fb      	ldr	r3, [r7, #12]
}
 8010da8:	4618      	mov	r0, r3
 8010daa:	3714      	adds	r7, #20
 8010dac:	46bd      	mov	sp, r7
 8010dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db2:	4770      	bx	lr

08010db4 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8010db4:	b580      	push	{r7, lr}
 8010db6:	b086      	sub	sp, #24
 8010db8:	af00      	add	r7, sp, #0
 8010dba:	60f8      	str	r0, [r7, #12]
 8010dbc:	60b9      	str	r1, [r7, #8]
 8010dbe:	4613      	mov	r3, r2
 8010dc0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8010dc2:	2301      	movs	r3, #1
 8010dc4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	789b      	ldrb	r3, [r3, #2]
 8010dca:	2b01      	cmp	r3, #1
 8010dcc:	d002      	beq.n	8010dd4 <USBH_CtlReq+0x20>
 8010dce:	2b02      	cmp	r3, #2
 8010dd0:	d015      	beq.n	8010dfe <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8010dd2:	e033      	b.n	8010e3c <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	68ba      	ldr	r2, [r7, #8]
 8010dd8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	88fa      	ldrh	r2, [r7, #6]
 8010dde:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	2201      	movs	r2, #1
 8010de4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	2202      	movs	r2, #2
 8010dea:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8010dec:	2301      	movs	r3, #1
 8010dee:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010df0:	2300      	movs	r3, #0
 8010df2:	2200      	movs	r2, #0
 8010df4:	2103      	movs	r1, #3
 8010df6:	68f8      	ldr	r0, [r7, #12]
 8010df8:	f7ff fb32 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8010dfc:	e01e      	b.n	8010e3c <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8010dfe:	68f8      	ldr	r0, [r7, #12]
 8010e00:	f000 f822 	bl	8010e48 <USBH_HandleControl>
 8010e04:	4603      	mov	r3, r0
 8010e06:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8010e08:	7dfb      	ldrb	r3, [r7, #23]
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d002      	beq.n	8010e14 <USBH_CtlReq+0x60>
 8010e0e:	7dfb      	ldrb	r3, [r7, #23]
 8010e10:	2b03      	cmp	r3, #3
 8010e12:	d106      	bne.n	8010e22 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	2201      	movs	r2, #1
 8010e18:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	761a      	strb	r2, [r3, #24]
 8010e20:	e005      	b.n	8010e2e <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8010e22:	7dfb      	ldrb	r3, [r7, #23]
 8010e24:	2b02      	cmp	r3, #2
 8010e26:	d102      	bne.n	8010e2e <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	2201      	movs	r2, #1
 8010e2c:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010e2e:	2300      	movs	r3, #0
 8010e30:	2200      	movs	r2, #0
 8010e32:	2103      	movs	r1, #3
 8010e34:	68f8      	ldr	r0, [r7, #12]
 8010e36:	f7ff fb13 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8010e3a:	bf00      	nop
  }
  return status;
 8010e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e3e:	4618      	mov	r0, r3
 8010e40:	3718      	adds	r7, #24
 8010e42:	46bd      	mov	sp, r7
 8010e44:	bd80      	pop	{r7, pc}
	...

08010e48 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b086      	sub	sp, #24
 8010e4c:	af02      	add	r7, sp, #8
 8010e4e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8010e50:	2301      	movs	r3, #1
 8010e52:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8010e54:	2300      	movs	r3, #0
 8010e56:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	7e1b      	ldrb	r3, [r3, #24]
 8010e5c:	3b01      	subs	r3, #1
 8010e5e:	2b0a      	cmp	r3, #10
 8010e60:	f200 81b2 	bhi.w	80111c8 <USBH_HandleControl+0x380>
 8010e64:	a201      	add	r2, pc, #4	@ (adr r2, 8010e6c <USBH_HandleControl+0x24>)
 8010e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e6a:	bf00      	nop
 8010e6c:	08010e99 	.word	0x08010e99
 8010e70:	08010eb3 	.word	0x08010eb3
 8010e74:	08010f35 	.word	0x08010f35
 8010e78:	08010f5b 	.word	0x08010f5b
 8010e7c:	08010fb9 	.word	0x08010fb9
 8010e80:	08010fe3 	.word	0x08010fe3
 8010e84:	08011065 	.word	0x08011065
 8010e88:	08011087 	.word	0x08011087
 8010e8c:	080110e9 	.word	0x080110e9
 8010e90:	0801110f 	.word	0x0801110f
 8010e94:	08011171 	.word	0x08011171
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	f103 0110 	add.w	r1, r3, #16
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	795b      	ldrb	r3, [r3, #5]
 8010ea2:	461a      	mov	r2, r3
 8010ea4:	6878      	ldr	r0, [r7, #4]
 8010ea6:	f000 f99f 	bl	80111e8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	2202      	movs	r2, #2
 8010eae:	761a      	strb	r2, [r3, #24]
      break;
 8010eb0:	e195      	b.n	80111de <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	795b      	ldrb	r3, [r3, #5]
 8010eb6:	4619      	mov	r1, r3
 8010eb8:	6878      	ldr	r0, [r7, #4]
 8010eba:	f003 f8f9 	bl	80140b0 <USBH_LL_GetURBState>
 8010ebe:	4603      	mov	r3, r0
 8010ec0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8010ec2:	7bbb      	ldrb	r3, [r7, #14]
 8010ec4:	2b01      	cmp	r3, #1
 8010ec6:	d124      	bne.n	8010f12 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	7c1b      	ldrb	r3, [r3, #16]
 8010ecc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010ed0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	8adb      	ldrh	r3, [r3, #22]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d00a      	beq.n	8010ef0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8010eda:	7b7b      	ldrb	r3, [r7, #13]
 8010edc:	2b80      	cmp	r3, #128	@ 0x80
 8010ede:	d103      	bne.n	8010ee8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	2203      	movs	r2, #3
 8010ee4:	761a      	strb	r2, [r3, #24]
 8010ee6:	e00d      	b.n	8010f04 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	2205      	movs	r2, #5
 8010eec:	761a      	strb	r2, [r3, #24]
 8010eee:	e009      	b.n	8010f04 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8010ef0:	7b7b      	ldrb	r3, [r7, #13]
 8010ef2:	2b80      	cmp	r3, #128	@ 0x80
 8010ef4:	d103      	bne.n	8010efe <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	2209      	movs	r2, #9
 8010efa:	761a      	strb	r2, [r3, #24]
 8010efc:	e002      	b.n	8010f04 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	2207      	movs	r2, #7
 8010f02:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010f04:	2300      	movs	r3, #0
 8010f06:	2200      	movs	r2, #0
 8010f08:	2103      	movs	r1, #3
 8010f0a:	6878      	ldr	r0, [r7, #4]
 8010f0c:	f7ff faa8 	bl	8010460 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8010f10:	e15c      	b.n	80111cc <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8010f12:	7bbb      	ldrb	r3, [r7, #14]
 8010f14:	2b04      	cmp	r3, #4
 8010f16:	d003      	beq.n	8010f20 <USBH_HandleControl+0xd8>
 8010f18:	7bbb      	ldrb	r3, [r7, #14]
 8010f1a:	2b02      	cmp	r3, #2
 8010f1c:	f040 8156 	bne.w	80111cc <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	220b      	movs	r2, #11
 8010f24:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010f26:	2300      	movs	r3, #0
 8010f28:	2200      	movs	r2, #0
 8010f2a:	2103      	movs	r1, #3
 8010f2c:	6878      	ldr	r0, [r7, #4]
 8010f2e:	f7ff fa97 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8010f32:	e14b      	b.n	80111cc <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8010f3a:	b29a      	uxth	r2, r3
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	6899      	ldr	r1, [r3, #8]
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	899a      	ldrh	r2, [r3, #12]
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	791b      	ldrb	r3, [r3, #4]
 8010f4c:	6878      	ldr	r0, [r7, #4]
 8010f4e:	f000 f98a 	bl	8011266 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	2204      	movs	r2, #4
 8010f56:	761a      	strb	r2, [r3, #24]
      break;
 8010f58:	e141      	b.n	80111de <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	791b      	ldrb	r3, [r3, #4]
 8010f5e:	4619      	mov	r1, r3
 8010f60:	6878      	ldr	r0, [r7, #4]
 8010f62:	f003 f8a5 	bl	80140b0 <USBH_LL_GetURBState>
 8010f66:	4603      	mov	r3, r0
 8010f68:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8010f6a:	7bbb      	ldrb	r3, [r7, #14]
 8010f6c:	2b01      	cmp	r3, #1
 8010f6e:	d109      	bne.n	8010f84 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	2209      	movs	r2, #9
 8010f74:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010f76:	2300      	movs	r3, #0
 8010f78:	2200      	movs	r2, #0
 8010f7a:	2103      	movs	r1, #3
 8010f7c:	6878      	ldr	r0, [r7, #4]
 8010f7e:	f7ff fa6f 	bl	8010460 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8010f82:	e125      	b.n	80111d0 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8010f84:	7bbb      	ldrb	r3, [r7, #14]
 8010f86:	2b05      	cmp	r3, #5
 8010f88:	d108      	bne.n	8010f9c <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8010f8a:	2303      	movs	r3, #3
 8010f8c:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010f8e:	2300      	movs	r3, #0
 8010f90:	2200      	movs	r2, #0
 8010f92:	2103      	movs	r1, #3
 8010f94:	6878      	ldr	r0, [r7, #4]
 8010f96:	f7ff fa63 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8010f9a:	e119      	b.n	80111d0 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8010f9c:	7bbb      	ldrb	r3, [r7, #14]
 8010f9e:	2b04      	cmp	r3, #4
 8010fa0:	f040 8116 	bne.w	80111d0 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	220b      	movs	r2, #11
 8010fa8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010faa:	2300      	movs	r3, #0
 8010fac:	2200      	movs	r2, #0
 8010fae:	2103      	movs	r1, #3
 8010fb0:	6878      	ldr	r0, [r7, #4]
 8010fb2:	f7ff fa55 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8010fb6:	e10b      	b.n	80111d0 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	6899      	ldr	r1, [r3, #8]
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	899a      	ldrh	r2, [r3, #12]
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	795b      	ldrb	r3, [r3, #5]
 8010fc4:	2001      	movs	r0, #1
 8010fc6:	9000      	str	r0, [sp, #0]
 8010fc8:	6878      	ldr	r0, [r7, #4]
 8010fca:	f000 f927 	bl	801121c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8010fd4:	b29a      	uxth	r2, r3
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	2206      	movs	r2, #6
 8010fde:	761a      	strb	r2, [r3, #24]
      break;
 8010fe0:	e0fd      	b.n	80111de <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	795b      	ldrb	r3, [r3, #5]
 8010fe6:	4619      	mov	r1, r3
 8010fe8:	6878      	ldr	r0, [r7, #4]
 8010fea:	f003 f861 	bl	80140b0 <USBH_LL_GetURBState>
 8010fee:	4603      	mov	r3, r0
 8010ff0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8010ff2:	7bbb      	ldrb	r3, [r7, #14]
 8010ff4:	2b01      	cmp	r3, #1
 8010ff6:	d109      	bne.n	801100c <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	2207      	movs	r2, #7
 8010ffc:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8010ffe:	2300      	movs	r3, #0
 8011000:	2200      	movs	r2, #0
 8011002:	2103      	movs	r1, #3
 8011004:	6878      	ldr	r0, [r7, #4]
 8011006:	f7ff fa2b 	bl	8010460 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801100a:	e0e3      	b.n	80111d4 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 801100c:	7bbb      	ldrb	r3, [r7, #14]
 801100e:	2b05      	cmp	r3, #5
 8011010:	d10b      	bne.n	801102a <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	220c      	movs	r2, #12
 8011016:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8011018:	2303      	movs	r3, #3
 801101a:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801101c:	2300      	movs	r3, #0
 801101e:	2200      	movs	r2, #0
 8011020:	2103      	movs	r1, #3
 8011022:	6878      	ldr	r0, [r7, #4]
 8011024:	f7ff fa1c 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8011028:	e0d4      	b.n	80111d4 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 801102a:	7bbb      	ldrb	r3, [r7, #14]
 801102c:	2b02      	cmp	r3, #2
 801102e:	d109      	bne.n	8011044 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2205      	movs	r2, #5
 8011034:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011036:	2300      	movs	r3, #0
 8011038:	2200      	movs	r2, #0
 801103a:	2103      	movs	r1, #3
 801103c:	6878      	ldr	r0, [r7, #4]
 801103e:	f7ff fa0f 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8011042:	e0c7      	b.n	80111d4 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8011044:	7bbb      	ldrb	r3, [r7, #14]
 8011046:	2b04      	cmp	r3, #4
 8011048:	f040 80c4 	bne.w	80111d4 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	220b      	movs	r2, #11
 8011050:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8011052:	2302      	movs	r3, #2
 8011054:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011056:	2300      	movs	r3, #0
 8011058:	2200      	movs	r2, #0
 801105a:	2103      	movs	r1, #3
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	f7ff f9ff 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8011062:	e0b7      	b.n	80111d4 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	791b      	ldrb	r3, [r3, #4]
 8011068:	2200      	movs	r2, #0
 801106a:	2100      	movs	r1, #0
 801106c:	6878      	ldr	r0, [r7, #4]
 801106e:	f000 f8fa 	bl	8011266 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011078:	b29a      	uxth	r2, r3
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	2208      	movs	r2, #8
 8011082:	761a      	strb	r2, [r3, #24]

      break;
 8011084:	e0ab      	b.n	80111de <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	791b      	ldrb	r3, [r3, #4]
 801108a:	4619      	mov	r1, r3
 801108c:	6878      	ldr	r0, [r7, #4]
 801108e:	f003 f80f 	bl	80140b0 <USBH_LL_GetURBState>
 8011092:	4603      	mov	r3, r0
 8011094:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8011096:	7bbb      	ldrb	r3, [r7, #14]
 8011098:	2b01      	cmp	r3, #1
 801109a:	d10b      	bne.n	80110b4 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 801109c:	687b      	ldr	r3, [r7, #4]
 801109e:	220d      	movs	r2, #13
 80110a0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80110a2:	2300      	movs	r3, #0
 80110a4:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80110a6:	2300      	movs	r3, #0
 80110a8:	2200      	movs	r2, #0
 80110aa:	2103      	movs	r1, #3
 80110ac:	6878      	ldr	r0, [r7, #4]
 80110ae:	f7ff f9d7 	bl	8010460 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80110b2:	e091      	b.n	80111d8 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 80110b4:	7bbb      	ldrb	r3, [r7, #14]
 80110b6:	2b04      	cmp	r3, #4
 80110b8:	d109      	bne.n	80110ce <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	220b      	movs	r2, #11
 80110be:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80110c0:	2300      	movs	r3, #0
 80110c2:	2200      	movs	r2, #0
 80110c4:	2103      	movs	r1, #3
 80110c6:	6878      	ldr	r0, [r7, #4]
 80110c8:	f7ff f9ca 	bl	8010460 <USBH_OS_PutMessage>
      break;
 80110cc:	e084      	b.n	80111d8 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 80110ce:	7bbb      	ldrb	r3, [r7, #14]
 80110d0:	2b05      	cmp	r3, #5
 80110d2:	f040 8081 	bne.w	80111d8 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 80110d6:	2303      	movs	r3, #3
 80110d8:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80110da:	2300      	movs	r3, #0
 80110dc:	2200      	movs	r2, #0
 80110de:	2103      	movs	r1, #3
 80110e0:	6878      	ldr	r0, [r7, #4]
 80110e2:	f7ff f9bd 	bl	8010460 <USBH_OS_PutMessage>
      break;
 80110e6:	e077      	b.n	80111d8 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	795b      	ldrb	r3, [r3, #5]
 80110ec:	2201      	movs	r2, #1
 80110ee:	9200      	str	r2, [sp, #0]
 80110f0:	2200      	movs	r2, #0
 80110f2:	2100      	movs	r1, #0
 80110f4:	6878      	ldr	r0, [r7, #4]
 80110f6:	f000 f891 	bl	801121c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8011100:	b29a      	uxth	r2, r3
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	220a      	movs	r2, #10
 801110a:	761a      	strb	r2, [r3, #24]
      break;
 801110c:	e067      	b.n	80111de <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	795b      	ldrb	r3, [r3, #5]
 8011112:	4619      	mov	r1, r3
 8011114:	6878      	ldr	r0, [r7, #4]
 8011116:	f002 ffcb 	bl	80140b0 <USBH_LL_GetURBState>
 801111a:	4603      	mov	r3, r0
 801111c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 801111e:	7bbb      	ldrb	r3, [r7, #14]
 8011120:	2b01      	cmp	r3, #1
 8011122:	d10b      	bne.n	801113c <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8011124:	2300      	movs	r3, #0
 8011126:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	220d      	movs	r2, #13
 801112c:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801112e:	2300      	movs	r3, #0
 8011130:	2200      	movs	r2, #0
 8011132:	2103      	movs	r1, #3
 8011134:	6878      	ldr	r0, [r7, #4]
 8011136:	f7ff f993 	bl	8010460 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801113a:	e04f      	b.n	80111dc <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 801113c:	7bbb      	ldrb	r3, [r7, #14]
 801113e:	2b02      	cmp	r3, #2
 8011140:	d109      	bne.n	8011156 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	2209      	movs	r2, #9
 8011146:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011148:	2300      	movs	r3, #0
 801114a:	2200      	movs	r2, #0
 801114c:	2103      	movs	r1, #3
 801114e:	6878      	ldr	r0, [r7, #4]
 8011150:	f7ff f986 	bl	8010460 <USBH_OS_PutMessage>
      break;
 8011154:	e042      	b.n	80111dc <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8011156:	7bbb      	ldrb	r3, [r7, #14]
 8011158:	2b04      	cmp	r3, #4
 801115a:	d13f      	bne.n	80111dc <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	220b      	movs	r2, #11
 8011160:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8011162:	2300      	movs	r3, #0
 8011164:	2200      	movs	r2, #0
 8011166:	2103      	movs	r1, #3
 8011168:	6878      	ldr	r0, [r7, #4]
 801116a:	f7ff f979 	bl	8010460 <USBH_OS_PutMessage>
      break;
 801116e:	e035      	b.n	80111dc <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	7e5b      	ldrb	r3, [r3, #25]
 8011174:	3301      	adds	r3, #1
 8011176:	b2da      	uxtb	r2, r3
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	765a      	strb	r2, [r3, #25]
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	7e5b      	ldrb	r3, [r3, #25]
 8011180:	2b02      	cmp	r3, #2
 8011182:	d806      	bhi.n	8011192 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	2201      	movs	r2, #1
 8011188:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	2201      	movs	r2, #1
 801118e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8011190:	e025      	b.n	80111de <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8011198:	2106      	movs	r1, #6
 801119a:	6878      	ldr	r0, [r7, #4]
 801119c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	2200      	movs	r2, #0
 80111a2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	795b      	ldrb	r3, [r3, #5]
 80111a8:	4619      	mov	r1, r3
 80111aa:	6878      	ldr	r0, [r7, #4]
 80111ac:	f000 f90c 	bl	80113c8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	791b      	ldrb	r3, [r3, #4]
 80111b4:	4619      	mov	r1, r3
 80111b6:	6878      	ldr	r0, [r7, #4]
 80111b8:	f000 f906 	bl	80113c8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	2200      	movs	r2, #0
 80111c0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80111c2:	2302      	movs	r3, #2
 80111c4:	73fb      	strb	r3, [r7, #15]
      break;
 80111c6:	e00a      	b.n	80111de <USBH_HandleControl+0x396>

    default:
      break;
 80111c8:	bf00      	nop
 80111ca:	e008      	b.n	80111de <USBH_HandleControl+0x396>
      break;
 80111cc:	bf00      	nop
 80111ce:	e006      	b.n	80111de <USBH_HandleControl+0x396>
      break;
 80111d0:	bf00      	nop
 80111d2:	e004      	b.n	80111de <USBH_HandleControl+0x396>
      break;
 80111d4:	bf00      	nop
 80111d6:	e002      	b.n	80111de <USBH_HandleControl+0x396>
      break;
 80111d8:	bf00      	nop
 80111da:	e000      	b.n	80111de <USBH_HandleControl+0x396>
      break;
 80111dc:	bf00      	nop
  }

  return status;
 80111de:	7bfb      	ldrb	r3, [r7, #15]
}
 80111e0:	4618      	mov	r0, r3
 80111e2:	3710      	adds	r7, #16
 80111e4:	46bd      	mov	sp, r7
 80111e6:	bd80      	pop	{r7, pc}

080111e8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80111e8:	b580      	push	{r7, lr}
 80111ea:	b088      	sub	sp, #32
 80111ec:	af04      	add	r7, sp, #16
 80111ee:	60f8      	str	r0, [r7, #12]
 80111f0:	60b9      	str	r1, [r7, #8]
 80111f2:	4613      	mov	r3, r2
 80111f4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80111f6:	79f9      	ldrb	r1, [r7, #7]
 80111f8:	2300      	movs	r3, #0
 80111fa:	9303      	str	r3, [sp, #12]
 80111fc:	2308      	movs	r3, #8
 80111fe:	9302      	str	r3, [sp, #8]
 8011200:	68bb      	ldr	r3, [r7, #8]
 8011202:	9301      	str	r3, [sp, #4]
 8011204:	2300      	movs	r3, #0
 8011206:	9300      	str	r3, [sp, #0]
 8011208:	2300      	movs	r3, #0
 801120a:	2200      	movs	r2, #0
 801120c:	68f8      	ldr	r0, [r7, #12]
 801120e:	f002 ff1e 	bl	801404e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8011212:	2300      	movs	r3, #0
}
 8011214:	4618      	mov	r0, r3
 8011216:	3710      	adds	r7, #16
 8011218:	46bd      	mov	sp, r7
 801121a:	bd80      	pop	{r7, pc}

0801121c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 801121c:	b580      	push	{r7, lr}
 801121e:	b088      	sub	sp, #32
 8011220:	af04      	add	r7, sp, #16
 8011222:	60f8      	str	r0, [r7, #12]
 8011224:	60b9      	str	r1, [r7, #8]
 8011226:	4611      	mov	r1, r2
 8011228:	461a      	mov	r2, r3
 801122a:	460b      	mov	r3, r1
 801122c:	80fb      	strh	r3, [r7, #6]
 801122e:	4613      	mov	r3, r2
 8011230:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8011238:	2b00      	cmp	r3, #0
 801123a:	d001      	beq.n	8011240 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 801123c:	2300      	movs	r3, #0
 801123e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011240:	7979      	ldrb	r1, [r7, #5]
 8011242:	7e3b      	ldrb	r3, [r7, #24]
 8011244:	9303      	str	r3, [sp, #12]
 8011246:	88fb      	ldrh	r3, [r7, #6]
 8011248:	9302      	str	r3, [sp, #8]
 801124a:	68bb      	ldr	r3, [r7, #8]
 801124c:	9301      	str	r3, [sp, #4]
 801124e:	2301      	movs	r3, #1
 8011250:	9300      	str	r3, [sp, #0]
 8011252:	2300      	movs	r3, #0
 8011254:	2200      	movs	r2, #0
 8011256:	68f8      	ldr	r0, [r7, #12]
 8011258:	f002 fef9 	bl	801404e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 801125c:	2300      	movs	r3, #0
}
 801125e:	4618      	mov	r0, r3
 8011260:	3710      	adds	r7, #16
 8011262:	46bd      	mov	sp, r7
 8011264:	bd80      	pop	{r7, pc}

08011266 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8011266:	b580      	push	{r7, lr}
 8011268:	b088      	sub	sp, #32
 801126a:	af04      	add	r7, sp, #16
 801126c:	60f8      	str	r0, [r7, #12]
 801126e:	60b9      	str	r1, [r7, #8]
 8011270:	4611      	mov	r1, r2
 8011272:	461a      	mov	r2, r3
 8011274:	460b      	mov	r3, r1
 8011276:	80fb      	strh	r3, [r7, #6]
 8011278:	4613      	mov	r3, r2
 801127a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 801127c:	7979      	ldrb	r1, [r7, #5]
 801127e:	2300      	movs	r3, #0
 8011280:	9303      	str	r3, [sp, #12]
 8011282:	88fb      	ldrh	r3, [r7, #6]
 8011284:	9302      	str	r3, [sp, #8]
 8011286:	68bb      	ldr	r3, [r7, #8]
 8011288:	9301      	str	r3, [sp, #4]
 801128a:	2301      	movs	r3, #1
 801128c:	9300      	str	r3, [sp, #0]
 801128e:	2300      	movs	r3, #0
 8011290:	2201      	movs	r2, #1
 8011292:	68f8      	ldr	r0, [r7, #12]
 8011294:	f002 fedb 	bl	801404e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8011298:	2300      	movs	r3, #0

}
 801129a:	4618      	mov	r0, r3
 801129c:	3710      	adds	r7, #16
 801129e:	46bd      	mov	sp, r7
 80112a0:	bd80      	pop	{r7, pc}

080112a2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80112a2:	b580      	push	{r7, lr}
 80112a4:	b088      	sub	sp, #32
 80112a6:	af04      	add	r7, sp, #16
 80112a8:	60f8      	str	r0, [r7, #12]
 80112aa:	60b9      	str	r1, [r7, #8]
 80112ac:	4611      	mov	r1, r2
 80112ae:	461a      	mov	r2, r3
 80112b0:	460b      	mov	r3, r1
 80112b2:	80fb      	strh	r3, [r7, #6]
 80112b4:	4613      	mov	r3, r2
 80112b6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d001      	beq.n	80112c6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80112c2:	2300      	movs	r3, #0
 80112c4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80112c6:	7979      	ldrb	r1, [r7, #5]
 80112c8:	7e3b      	ldrb	r3, [r7, #24]
 80112ca:	9303      	str	r3, [sp, #12]
 80112cc:	88fb      	ldrh	r3, [r7, #6]
 80112ce:	9302      	str	r3, [sp, #8]
 80112d0:	68bb      	ldr	r3, [r7, #8]
 80112d2:	9301      	str	r3, [sp, #4]
 80112d4:	2301      	movs	r3, #1
 80112d6:	9300      	str	r3, [sp, #0]
 80112d8:	2302      	movs	r3, #2
 80112da:	2200      	movs	r2, #0
 80112dc:	68f8      	ldr	r0, [r7, #12]
 80112de:	f002 feb6 	bl	801404e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80112e2:	2300      	movs	r3, #0
}
 80112e4:	4618      	mov	r0, r3
 80112e6:	3710      	adds	r7, #16
 80112e8:	46bd      	mov	sp, r7
 80112ea:	bd80      	pop	{r7, pc}

080112ec <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80112ec:	b580      	push	{r7, lr}
 80112ee:	b088      	sub	sp, #32
 80112f0:	af04      	add	r7, sp, #16
 80112f2:	60f8      	str	r0, [r7, #12]
 80112f4:	60b9      	str	r1, [r7, #8]
 80112f6:	4611      	mov	r1, r2
 80112f8:	461a      	mov	r2, r3
 80112fa:	460b      	mov	r3, r1
 80112fc:	80fb      	strh	r3, [r7, #6]
 80112fe:	4613      	mov	r3, r2
 8011300:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8011302:	7979      	ldrb	r1, [r7, #5]
 8011304:	2300      	movs	r3, #0
 8011306:	9303      	str	r3, [sp, #12]
 8011308:	88fb      	ldrh	r3, [r7, #6]
 801130a:	9302      	str	r3, [sp, #8]
 801130c:	68bb      	ldr	r3, [r7, #8]
 801130e:	9301      	str	r3, [sp, #4]
 8011310:	2301      	movs	r3, #1
 8011312:	9300      	str	r3, [sp, #0]
 8011314:	2302      	movs	r3, #2
 8011316:	2201      	movs	r2, #1
 8011318:	68f8      	ldr	r0, [r7, #12]
 801131a:	f002 fe98 	bl	801404e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 801131e:	2300      	movs	r3, #0
}
 8011320:	4618      	mov	r0, r3
 8011322:	3710      	adds	r7, #16
 8011324:	46bd      	mov	sp, r7
 8011326:	bd80      	pop	{r7, pc}

08011328 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b086      	sub	sp, #24
 801132c:	af04      	add	r7, sp, #16
 801132e:	6078      	str	r0, [r7, #4]
 8011330:	4608      	mov	r0, r1
 8011332:	4611      	mov	r1, r2
 8011334:	461a      	mov	r2, r3
 8011336:	4603      	mov	r3, r0
 8011338:	70fb      	strb	r3, [r7, #3]
 801133a:	460b      	mov	r3, r1
 801133c:	70bb      	strb	r3, [r7, #2]
 801133e:	4613      	mov	r3, r2
 8011340:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8011342:	7878      	ldrb	r0, [r7, #1]
 8011344:	78ba      	ldrb	r2, [r7, #2]
 8011346:	78f9      	ldrb	r1, [r7, #3]
 8011348:	8b3b      	ldrh	r3, [r7, #24]
 801134a:	9302      	str	r3, [sp, #8]
 801134c:	7d3b      	ldrb	r3, [r7, #20]
 801134e:	9301      	str	r3, [sp, #4]
 8011350:	7c3b      	ldrb	r3, [r7, #16]
 8011352:	9300      	str	r3, [sp, #0]
 8011354:	4603      	mov	r3, r0
 8011356:	6878      	ldr	r0, [r7, #4]
 8011358:	f002 fe3d 	bl	8013fd6 <USBH_LL_OpenPipe>

  return USBH_OK;
 801135c:	2300      	movs	r3, #0
}
 801135e:	4618      	mov	r0, r3
 8011360:	3708      	adds	r7, #8
 8011362:	46bd      	mov	sp, r7
 8011364:	bd80      	pop	{r7, pc}

08011366 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8011366:	b580      	push	{r7, lr}
 8011368:	b082      	sub	sp, #8
 801136a:	af00      	add	r7, sp, #0
 801136c:	6078      	str	r0, [r7, #4]
 801136e:	460b      	mov	r3, r1
 8011370:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8011372:	78fb      	ldrb	r3, [r7, #3]
 8011374:	4619      	mov	r1, r3
 8011376:	6878      	ldr	r0, [r7, #4]
 8011378:	f002 fe5c 	bl	8014034 <USBH_LL_ClosePipe>

  return USBH_OK;
 801137c:	2300      	movs	r3, #0
}
 801137e:	4618      	mov	r0, r3
 8011380:	3708      	adds	r7, #8
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}

08011386 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8011386:	b580      	push	{r7, lr}
 8011388:	b084      	sub	sp, #16
 801138a:	af00      	add	r7, sp, #0
 801138c:	6078      	str	r0, [r7, #4]
 801138e:	460b      	mov	r3, r1
 8011390:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8011392:	6878      	ldr	r0, [r7, #4]
 8011394:	f000 f836 	bl	8011404 <USBH_GetFreePipe>
 8011398:	4603      	mov	r3, r0
 801139a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 801139c:	89fb      	ldrh	r3, [r7, #14]
 801139e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80113a2:	4293      	cmp	r3, r2
 80113a4:	d00a      	beq.n	80113bc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80113a6:	78fa      	ldrb	r2, [r7, #3]
 80113a8:	89fb      	ldrh	r3, [r7, #14]
 80113aa:	f003 030f 	and.w	r3, r3, #15
 80113ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80113b2:	6879      	ldr	r1, [r7, #4]
 80113b4:	33e0      	adds	r3, #224	@ 0xe0
 80113b6:	009b      	lsls	r3, r3, #2
 80113b8:	440b      	add	r3, r1
 80113ba:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80113bc:	89fb      	ldrh	r3, [r7, #14]
 80113be:	b2db      	uxtb	r3, r3
}
 80113c0:	4618      	mov	r0, r3
 80113c2:	3710      	adds	r7, #16
 80113c4:	46bd      	mov	sp, r7
 80113c6:	bd80      	pop	{r7, pc}

080113c8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80113c8:	b480      	push	{r7}
 80113ca:	b083      	sub	sp, #12
 80113cc:	af00      	add	r7, sp, #0
 80113ce:	6078      	str	r0, [r7, #4]
 80113d0:	460b      	mov	r3, r1
 80113d2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80113d4:	78fb      	ldrb	r3, [r7, #3]
 80113d6:	2b0f      	cmp	r3, #15
 80113d8:	d80d      	bhi.n	80113f6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80113da:	78fb      	ldrb	r3, [r7, #3]
 80113dc:	687a      	ldr	r2, [r7, #4]
 80113de:	33e0      	adds	r3, #224	@ 0xe0
 80113e0:	009b      	lsls	r3, r3, #2
 80113e2:	4413      	add	r3, r2
 80113e4:	685a      	ldr	r2, [r3, #4]
 80113e6:	78fb      	ldrb	r3, [r7, #3]
 80113e8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80113ec:	6879      	ldr	r1, [r7, #4]
 80113ee:	33e0      	adds	r3, #224	@ 0xe0
 80113f0:	009b      	lsls	r3, r3, #2
 80113f2:	440b      	add	r3, r1
 80113f4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80113f6:	2300      	movs	r3, #0
}
 80113f8:	4618      	mov	r0, r3
 80113fa:	370c      	adds	r7, #12
 80113fc:	46bd      	mov	sp, r7
 80113fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011402:	4770      	bx	lr

08011404 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8011404:	b480      	push	{r7}
 8011406:	b085      	sub	sp, #20
 8011408:	af00      	add	r7, sp, #0
 801140a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 801140c:	2300      	movs	r3, #0
 801140e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8011410:	2300      	movs	r3, #0
 8011412:	73fb      	strb	r3, [r7, #15]
 8011414:	e00f      	b.n	8011436 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8011416:	7bfb      	ldrb	r3, [r7, #15]
 8011418:	687a      	ldr	r2, [r7, #4]
 801141a:	33e0      	adds	r3, #224	@ 0xe0
 801141c:	009b      	lsls	r3, r3, #2
 801141e:	4413      	add	r3, r2
 8011420:	685b      	ldr	r3, [r3, #4]
 8011422:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011426:	2b00      	cmp	r3, #0
 8011428:	d102      	bne.n	8011430 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 801142a:	7bfb      	ldrb	r3, [r7, #15]
 801142c:	b29b      	uxth	r3, r3
 801142e:	e007      	b.n	8011440 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8011430:	7bfb      	ldrb	r3, [r7, #15]
 8011432:	3301      	adds	r3, #1
 8011434:	73fb      	strb	r3, [r7, #15]
 8011436:	7bfb      	ldrb	r3, [r7, #15]
 8011438:	2b0f      	cmp	r3, #15
 801143a:	d9ec      	bls.n	8011416 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 801143c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8011440:	4618      	mov	r0, r3
 8011442:	3714      	adds	r7, #20
 8011444:	46bd      	mov	sp, r7
 8011446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801144a:	4770      	bx	lr

0801144c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801144c:	b480      	push	{r7}
 801144e:	b087      	sub	sp, #28
 8011450:	af00      	add	r7, sp, #0
 8011452:	60f8      	str	r0, [r7, #12]
 8011454:	60b9      	str	r1, [r7, #8]
 8011456:	4613      	mov	r3, r2
 8011458:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801145a:	2301      	movs	r3, #1
 801145c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801145e:	2300      	movs	r3, #0
 8011460:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011462:	4b1f      	ldr	r3, [pc, #124]	@ (80114e0 <FATFS_LinkDriverEx+0x94>)
 8011464:	7a5b      	ldrb	r3, [r3, #9]
 8011466:	b2db      	uxtb	r3, r3
 8011468:	2b00      	cmp	r3, #0
 801146a:	d131      	bne.n	80114d0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801146c:	4b1c      	ldr	r3, [pc, #112]	@ (80114e0 <FATFS_LinkDriverEx+0x94>)
 801146e:	7a5b      	ldrb	r3, [r3, #9]
 8011470:	b2db      	uxtb	r3, r3
 8011472:	461a      	mov	r2, r3
 8011474:	4b1a      	ldr	r3, [pc, #104]	@ (80114e0 <FATFS_LinkDriverEx+0x94>)
 8011476:	2100      	movs	r1, #0
 8011478:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801147a:	4b19      	ldr	r3, [pc, #100]	@ (80114e0 <FATFS_LinkDriverEx+0x94>)
 801147c:	7a5b      	ldrb	r3, [r3, #9]
 801147e:	b2db      	uxtb	r3, r3
 8011480:	4a17      	ldr	r2, [pc, #92]	@ (80114e0 <FATFS_LinkDriverEx+0x94>)
 8011482:	009b      	lsls	r3, r3, #2
 8011484:	4413      	add	r3, r2
 8011486:	68fa      	ldr	r2, [r7, #12]
 8011488:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801148a:	4b15      	ldr	r3, [pc, #84]	@ (80114e0 <FATFS_LinkDriverEx+0x94>)
 801148c:	7a5b      	ldrb	r3, [r3, #9]
 801148e:	b2db      	uxtb	r3, r3
 8011490:	461a      	mov	r2, r3
 8011492:	4b13      	ldr	r3, [pc, #76]	@ (80114e0 <FATFS_LinkDriverEx+0x94>)
 8011494:	4413      	add	r3, r2
 8011496:	79fa      	ldrb	r2, [r7, #7]
 8011498:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801149a:	4b11      	ldr	r3, [pc, #68]	@ (80114e0 <FATFS_LinkDriverEx+0x94>)
 801149c:	7a5b      	ldrb	r3, [r3, #9]
 801149e:	b2db      	uxtb	r3, r3
 80114a0:	1c5a      	adds	r2, r3, #1
 80114a2:	b2d1      	uxtb	r1, r2
 80114a4:	4a0e      	ldr	r2, [pc, #56]	@ (80114e0 <FATFS_LinkDriverEx+0x94>)
 80114a6:	7251      	strb	r1, [r2, #9]
 80114a8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80114aa:	7dbb      	ldrb	r3, [r7, #22]
 80114ac:	3330      	adds	r3, #48	@ 0x30
 80114ae:	b2da      	uxtb	r2, r3
 80114b0:	68bb      	ldr	r3, [r7, #8]
 80114b2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80114b4:	68bb      	ldr	r3, [r7, #8]
 80114b6:	3301      	adds	r3, #1
 80114b8:	223a      	movs	r2, #58	@ 0x3a
 80114ba:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80114bc:	68bb      	ldr	r3, [r7, #8]
 80114be:	3302      	adds	r3, #2
 80114c0:	222f      	movs	r2, #47	@ 0x2f
 80114c2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80114c4:	68bb      	ldr	r3, [r7, #8]
 80114c6:	3303      	adds	r3, #3
 80114c8:	2200      	movs	r2, #0
 80114ca:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80114cc:	2300      	movs	r3, #0
 80114ce:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80114d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80114d2:	4618      	mov	r0, r3
 80114d4:	371c      	adds	r7, #28
 80114d6:	46bd      	mov	sp, r7
 80114d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114dc:	4770      	bx	lr
 80114de:	bf00      	nop
 80114e0:	20001050 	.word	0x20001050

080114e4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80114e4:	b580      	push	{r7, lr}
 80114e6:	b082      	sub	sp, #8
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	6078      	str	r0, [r7, #4]
 80114ec:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80114ee:	2200      	movs	r2, #0
 80114f0:	6839      	ldr	r1, [r7, #0]
 80114f2:	6878      	ldr	r0, [r7, #4]
 80114f4:	f7ff ffaa 	bl	801144c <FATFS_LinkDriverEx>
 80114f8:	4603      	mov	r3, r0
}
 80114fa:	4618      	mov	r0, r3
 80114fc:	3708      	adds	r7, #8
 80114fe:	46bd      	mov	sp, r7
 8011500:	bd80      	pop	{r7, pc}

08011502 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8011502:	b480      	push	{r7}
 8011504:	b085      	sub	sp, #20
 8011506:	af00      	add	r7, sp, #0
 8011508:	4603      	mov	r3, r0
 801150a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 801150c:	2300      	movs	r3, #0
 801150e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8011510:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011514:	2b84      	cmp	r3, #132	@ 0x84
 8011516:	d005      	beq.n	8011524 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8011518:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	4413      	add	r3, r2
 8011520:	3303      	adds	r3, #3
 8011522:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8011524:	68fb      	ldr	r3, [r7, #12]
}
 8011526:	4618      	mov	r0, r3
 8011528:	3714      	adds	r7, #20
 801152a:	46bd      	mov	sp, r7
 801152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011530:	4770      	bx	lr

08011532 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8011532:	b480      	push	{r7}
 8011534:	b083      	sub	sp, #12
 8011536:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011538:	f3ef 8305 	mrs	r3, IPSR
 801153c:	607b      	str	r3, [r7, #4]
  return(result);
 801153e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8011540:	2b00      	cmp	r3, #0
 8011542:	bf14      	ite	ne
 8011544:	2301      	movne	r3, #1
 8011546:	2300      	moveq	r3, #0
 8011548:	b2db      	uxtb	r3, r3
}
 801154a:	4618      	mov	r0, r3
 801154c:	370c      	adds	r7, #12
 801154e:	46bd      	mov	sp, r7
 8011550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011554:	4770      	bx	lr

08011556 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8011556:	b580      	push	{r7, lr}
 8011558:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801155a:	f001 f9cd 	bl	80128f8 <vTaskStartScheduler>
  
  return osOK;
 801155e:	2300      	movs	r3, #0
}
 8011560:	4618      	mov	r0, r3
 8011562:	bd80      	pop	{r7, pc}

08011564 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8011564:	b580      	push	{r7, lr}
 8011566:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8011568:	f001 fe2e 	bl	80131c8 <xTaskGetSchedulerState>
 801156c:	4603      	mov	r3, r0
 801156e:	2b01      	cmp	r3, #1
 8011570:	d101      	bne.n	8011576 <osKernelRunning+0x12>
    return 0;
 8011572:	2300      	movs	r3, #0
 8011574:	e000      	b.n	8011578 <osKernelRunning+0x14>
  else
    return 1;
 8011576:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8011578:	4618      	mov	r0, r3
 801157a:	bd80      	pop	{r7, pc}

0801157c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8011580:	f7ff ffd7 	bl	8011532 <inHandlerMode>
 8011584:	4603      	mov	r3, r0
 8011586:	2b00      	cmp	r3, #0
 8011588:	d003      	beq.n	8011592 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 801158a:	f001 fad9 	bl	8012b40 <xTaskGetTickCountFromISR>
 801158e:	4603      	mov	r3, r0
 8011590:	e002      	b.n	8011598 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8011592:	f001 fac5 	bl	8012b20 <xTaskGetTickCount>
 8011596:	4603      	mov	r3, r0
  }
}
 8011598:	4618      	mov	r0, r3
 801159a:	bd80      	pop	{r7, pc}

0801159c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 801159c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801159e:	b089      	sub	sp, #36	@ 0x24
 80115a0:	af04      	add	r7, sp, #16
 80115a2:	6078      	str	r0, [r7, #4]
 80115a4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	695b      	ldr	r3, [r3, #20]
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d020      	beq.n	80115f0 <osThreadCreate+0x54>
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	699b      	ldr	r3, [r3, #24]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d01c      	beq.n	80115f0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	685c      	ldr	r4, [r3, #4]
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	691e      	ldr	r6, [r3, #16]
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80115c8:	4618      	mov	r0, r3
 80115ca:	f7ff ff9a 	bl	8011502 <makeFreeRtosPriority>
 80115ce:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	695b      	ldr	r3, [r3, #20]
 80115d4:	687a      	ldr	r2, [r7, #4]
 80115d6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80115d8:	9202      	str	r2, [sp, #8]
 80115da:	9301      	str	r3, [sp, #4]
 80115dc:	9100      	str	r1, [sp, #0]
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	4632      	mov	r2, r6
 80115e2:	4629      	mov	r1, r5
 80115e4:	4620      	mov	r0, r4
 80115e6:	f000 ffa5 	bl	8012534 <xTaskCreateStatic>
 80115ea:	4603      	mov	r3, r0
 80115ec:	60fb      	str	r3, [r7, #12]
 80115ee:	e01c      	b.n	801162a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	685c      	ldr	r4, [r3, #4]
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80115fc:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011604:	4618      	mov	r0, r3
 8011606:	f7ff ff7c 	bl	8011502 <makeFreeRtosPriority>
 801160a:	4602      	mov	r2, r0
 801160c:	f107 030c 	add.w	r3, r7, #12
 8011610:	9301      	str	r3, [sp, #4]
 8011612:	9200      	str	r2, [sp, #0]
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	4632      	mov	r2, r6
 8011618:	4629      	mov	r1, r5
 801161a:	4620      	mov	r0, r4
 801161c:	f000 fff0 	bl	8012600 <xTaskCreate>
 8011620:	4603      	mov	r3, r0
 8011622:	2b01      	cmp	r3, #1
 8011624:	d001      	beq.n	801162a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8011626:	2300      	movs	r3, #0
 8011628:	e000      	b.n	801162c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 801162a:	68fb      	ldr	r3, [r7, #12]
}
 801162c:	4618      	mov	r0, r3
 801162e:	3714      	adds	r7, #20
 8011630:	46bd      	mov	sp, r7
 8011632:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011634 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8011634:	b580      	push	{r7, lr}
 8011636:	b084      	sub	sp, #16
 8011638:	af00      	add	r7, sp, #0
 801163a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	2b00      	cmp	r3, #0
 8011644:	d001      	beq.n	801164a <osDelay+0x16>
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	e000      	b.n	801164c <osDelay+0x18>
 801164a:	2301      	movs	r3, #1
 801164c:	4618      	mov	r0, r3
 801164e:	f001 f91b 	bl	8012888 <vTaskDelay>
  
  return osOK;
 8011652:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8011654:	4618      	mov	r0, r3
 8011656:	3710      	adds	r7, #16
 8011658:	46bd      	mov	sp, r7
 801165a:	bd80      	pop	{r7, pc}

0801165c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 801165c:	b590      	push	{r4, r7, lr}
 801165e:	b085      	sub	sp, #20
 8011660:	af02      	add	r7, sp, #8
 8011662:	6078      	str	r0, [r7, #4]
 8011664:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	689b      	ldr	r3, [r3, #8]
 801166a:	2b00      	cmp	r3, #0
 801166c:	d011      	beq.n	8011692 <osMessageCreate+0x36>
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	68db      	ldr	r3, [r3, #12]
 8011672:	2b00      	cmp	r3, #0
 8011674:	d00d      	beq.n	8011692 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	6818      	ldr	r0, [r3, #0]
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	6859      	ldr	r1, [r3, #4]
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	689a      	ldr	r2, [r3, #8]
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	68db      	ldr	r3, [r3, #12]
 8011686:	2400      	movs	r4, #0
 8011688:	9400      	str	r4, [sp, #0]
 801168a:	f000 f9f9 	bl	8011a80 <xQueueGenericCreateStatic>
 801168e:	4603      	mov	r3, r0
 8011690:	e008      	b.n	80116a4 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	6818      	ldr	r0, [r3, #0]
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	685b      	ldr	r3, [r3, #4]
 801169a:	2200      	movs	r2, #0
 801169c:	4619      	mov	r1, r3
 801169e:	f000 fa76 	bl	8011b8e <xQueueGenericCreate>
 80116a2:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80116a4:	4618      	mov	r0, r3
 80116a6:	370c      	adds	r7, #12
 80116a8:	46bd      	mov	sp, r7
 80116aa:	bd90      	pop	{r4, r7, pc}

080116ac <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80116ac:	b580      	push	{r7, lr}
 80116ae:	b086      	sub	sp, #24
 80116b0:	af00      	add	r7, sp, #0
 80116b2:	60f8      	str	r0, [r7, #12]
 80116b4:	60b9      	str	r1, [r7, #8]
 80116b6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80116b8:	2300      	movs	r3, #0
 80116ba:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80116c0:	697b      	ldr	r3, [r7, #20]
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d101      	bne.n	80116ca <osMessagePut+0x1e>
    ticks = 1;
 80116c6:	2301      	movs	r3, #1
 80116c8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80116ca:	f7ff ff32 	bl	8011532 <inHandlerMode>
 80116ce:	4603      	mov	r3, r0
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d018      	beq.n	8011706 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80116d4:	f107 0210 	add.w	r2, r7, #16
 80116d8:	f107 0108 	add.w	r1, r7, #8
 80116dc:	2300      	movs	r3, #0
 80116de:	68f8      	ldr	r0, [r7, #12]
 80116e0:	f000 fbc2 	bl	8011e68 <xQueueGenericSendFromISR>
 80116e4:	4603      	mov	r3, r0
 80116e6:	2b01      	cmp	r3, #1
 80116e8:	d001      	beq.n	80116ee <osMessagePut+0x42>
      return osErrorOS;
 80116ea:	23ff      	movs	r3, #255	@ 0xff
 80116ec:	e018      	b.n	8011720 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80116ee:	693b      	ldr	r3, [r7, #16]
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d014      	beq.n	801171e <osMessagePut+0x72>
 80116f4:	4b0c      	ldr	r3, [pc, #48]	@ (8011728 <osMessagePut+0x7c>)
 80116f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116fa:	601a      	str	r2, [r3, #0]
 80116fc:	f3bf 8f4f 	dsb	sy
 8011700:	f3bf 8f6f 	isb	sy
 8011704:	e00b      	b.n	801171e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8011706:	f107 0108 	add.w	r1, r7, #8
 801170a:	2300      	movs	r3, #0
 801170c:	697a      	ldr	r2, [r7, #20]
 801170e:	68f8      	ldr	r0, [r7, #12]
 8011710:	f000 faa0 	bl	8011c54 <xQueueGenericSend>
 8011714:	4603      	mov	r3, r0
 8011716:	2b01      	cmp	r3, #1
 8011718:	d001      	beq.n	801171e <osMessagePut+0x72>
      return osErrorOS;
 801171a:	23ff      	movs	r3, #255	@ 0xff
 801171c:	e000      	b.n	8011720 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 801171e:	2300      	movs	r3, #0
}
 8011720:	4618      	mov	r0, r3
 8011722:	3718      	adds	r7, #24
 8011724:	46bd      	mov	sp, r7
 8011726:	bd80      	pop	{r7, pc}
 8011728:	e000ed04 	.word	0xe000ed04

0801172c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 801172c:	b590      	push	{r4, r7, lr}
 801172e:	b08b      	sub	sp, #44	@ 0x2c
 8011730:	af00      	add	r7, sp, #0
 8011732:	60f8      	str	r0, [r7, #12]
 8011734:	60b9      	str	r1, [r7, #8]
 8011736:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8011738:	68bb      	ldr	r3, [r7, #8]
 801173a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 801173c:	2300      	movs	r3, #0
 801173e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8011740:	68bb      	ldr	r3, [r7, #8]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d10a      	bne.n	801175c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8011746:	2380      	movs	r3, #128	@ 0x80
 8011748:	617b      	str	r3, [r7, #20]
    return event;
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	461c      	mov	r4, r3
 801174e:	f107 0314 	add.w	r3, r7, #20
 8011752:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011756:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801175a:	e054      	b.n	8011806 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 801175c:	2300      	movs	r3, #0
 801175e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8011760:	2300      	movs	r3, #0
 8011762:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801176a:	d103      	bne.n	8011774 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 801176c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011770:	627b      	str	r3, [r7, #36]	@ 0x24
 8011772:	e009      	b.n	8011788 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	2b00      	cmp	r3, #0
 8011778:	d006      	beq.n	8011788 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 801177e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011780:	2b00      	cmp	r3, #0
 8011782:	d101      	bne.n	8011788 <osMessageGet+0x5c>
      ticks = 1;
 8011784:	2301      	movs	r3, #1
 8011786:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8011788:	f7ff fed3 	bl	8011532 <inHandlerMode>
 801178c:	4603      	mov	r3, r0
 801178e:	2b00      	cmp	r3, #0
 8011790:	d01c      	beq.n	80117cc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8011792:	f107 0220 	add.w	r2, r7, #32
 8011796:	f107 0314 	add.w	r3, r7, #20
 801179a:	3304      	adds	r3, #4
 801179c:	4619      	mov	r1, r3
 801179e:	68b8      	ldr	r0, [r7, #8]
 80117a0:	f000 fcee 	bl	8012180 <xQueueReceiveFromISR>
 80117a4:	4603      	mov	r3, r0
 80117a6:	2b01      	cmp	r3, #1
 80117a8:	d102      	bne.n	80117b0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80117aa:	2310      	movs	r3, #16
 80117ac:	617b      	str	r3, [r7, #20]
 80117ae:	e001      	b.n	80117b4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80117b0:	2300      	movs	r3, #0
 80117b2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80117b4:	6a3b      	ldr	r3, [r7, #32]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d01d      	beq.n	80117f6 <osMessageGet+0xca>
 80117ba:	4b15      	ldr	r3, [pc, #84]	@ (8011810 <osMessageGet+0xe4>)
 80117bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80117c0:	601a      	str	r2, [r3, #0]
 80117c2:	f3bf 8f4f 	dsb	sy
 80117c6:	f3bf 8f6f 	isb	sy
 80117ca:	e014      	b.n	80117f6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80117cc:	f107 0314 	add.w	r3, r7, #20
 80117d0:	3304      	adds	r3, #4
 80117d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80117d4:	4619      	mov	r1, r3
 80117d6:	68b8      	ldr	r0, [r7, #8]
 80117d8:	f000 fbea 	bl	8011fb0 <xQueueReceive>
 80117dc:	4603      	mov	r3, r0
 80117de:	2b01      	cmp	r3, #1
 80117e0:	d102      	bne.n	80117e8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80117e2:	2310      	movs	r3, #16
 80117e4:	617b      	str	r3, [r7, #20]
 80117e6:	e006      	b.n	80117f6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80117e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d101      	bne.n	80117f2 <osMessageGet+0xc6>
 80117ee:	2300      	movs	r3, #0
 80117f0:	e000      	b.n	80117f4 <osMessageGet+0xc8>
 80117f2:	2340      	movs	r3, #64	@ 0x40
 80117f4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	461c      	mov	r4, r3
 80117fa:	f107 0314 	add.w	r3, r7, #20
 80117fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011802:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8011806:	68f8      	ldr	r0, [r7, #12]
 8011808:	372c      	adds	r7, #44	@ 0x2c
 801180a:	46bd      	mov	sp, r7
 801180c:	bd90      	pop	{r4, r7, pc}
 801180e:	bf00      	nop
 8011810:	e000ed04 	.word	0xe000ed04

08011814 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8011814:	b580      	push	{r7, lr}
 8011816:	b082      	sub	sp, #8
 8011818:	af00      	add	r7, sp, #0
 801181a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 801181c:	f7ff fe89 	bl	8011532 <inHandlerMode>
 8011820:	4603      	mov	r3, r0
 8011822:	2b00      	cmp	r3, #0
 8011824:	d004      	beq.n	8011830 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8011826:	6878      	ldr	r0, [r7, #4]
 8011828:	f000 fd53 	bl	80122d2 <uxQueueMessagesWaitingFromISR>
 801182c:	4603      	mov	r3, r0
 801182e:	e003      	b.n	8011838 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8011830:	6878      	ldr	r0, [r7, #4]
 8011832:	f000 fd2d 	bl	8012290 <uxQueueMessagesWaiting>
 8011836:	4603      	mov	r3, r0
  }
}
 8011838:	4618      	mov	r0, r3
 801183a:	3708      	adds	r7, #8
 801183c:	46bd      	mov	sp, r7
 801183e:	bd80      	pop	{r7, pc}

08011840 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011840:	b480      	push	{r7}
 8011842:	b083      	sub	sp, #12
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	f103 0208 	add.w	r2, r3, #8
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011858:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	f103 0208 	add.w	r2, r3, #8
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	f103 0208 	add.w	r2, r3, #8
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	2200      	movs	r2, #0
 8011872:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011874:	bf00      	nop
 8011876:	370c      	adds	r7, #12
 8011878:	46bd      	mov	sp, r7
 801187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801187e:	4770      	bx	lr

08011880 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011880:	b480      	push	{r7}
 8011882:	b083      	sub	sp, #12
 8011884:	af00      	add	r7, sp, #0
 8011886:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	2200      	movs	r2, #0
 801188c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801188e:	bf00      	nop
 8011890:	370c      	adds	r7, #12
 8011892:	46bd      	mov	sp, r7
 8011894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011898:	4770      	bx	lr

0801189a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801189a:	b480      	push	{r7}
 801189c:	b085      	sub	sp, #20
 801189e:	af00      	add	r7, sp, #0
 80118a0:	6078      	str	r0, [r7, #4]
 80118a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	685b      	ldr	r3, [r3, #4]
 80118a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80118aa:	683b      	ldr	r3, [r7, #0]
 80118ac:	68fa      	ldr	r2, [r7, #12]
 80118ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	689a      	ldr	r2, [r3, #8]
 80118b4:	683b      	ldr	r3, [r7, #0]
 80118b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	689b      	ldr	r3, [r3, #8]
 80118bc:	683a      	ldr	r2, [r7, #0]
 80118be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	683a      	ldr	r2, [r7, #0]
 80118c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80118c6:	683b      	ldr	r3, [r7, #0]
 80118c8:	687a      	ldr	r2, [r7, #4]
 80118ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	1c5a      	adds	r2, r3, #1
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	601a      	str	r2, [r3, #0]
}
 80118d6:	bf00      	nop
 80118d8:	3714      	adds	r7, #20
 80118da:	46bd      	mov	sp, r7
 80118dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e0:	4770      	bx	lr

080118e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80118e2:	b480      	push	{r7}
 80118e4:	b085      	sub	sp, #20
 80118e6:	af00      	add	r7, sp, #0
 80118e8:	6078      	str	r0, [r7, #4]
 80118ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80118ec:	683b      	ldr	r3, [r7, #0]
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80118f2:	68bb      	ldr	r3, [r7, #8]
 80118f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80118f8:	d103      	bne.n	8011902 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	691b      	ldr	r3, [r3, #16]
 80118fe:	60fb      	str	r3, [r7, #12]
 8011900:	e00c      	b.n	801191c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	3308      	adds	r3, #8
 8011906:	60fb      	str	r3, [r7, #12]
 8011908:	e002      	b.n	8011910 <vListInsert+0x2e>
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	685b      	ldr	r3, [r3, #4]
 801190e:	60fb      	str	r3, [r7, #12]
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	685b      	ldr	r3, [r3, #4]
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	68ba      	ldr	r2, [r7, #8]
 8011918:	429a      	cmp	r2, r3
 801191a:	d2f6      	bcs.n	801190a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	685a      	ldr	r2, [r3, #4]
 8011920:	683b      	ldr	r3, [r7, #0]
 8011922:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011924:	683b      	ldr	r3, [r7, #0]
 8011926:	685b      	ldr	r3, [r3, #4]
 8011928:	683a      	ldr	r2, [r7, #0]
 801192a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	68fa      	ldr	r2, [r7, #12]
 8011930:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	683a      	ldr	r2, [r7, #0]
 8011936:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011938:	683b      	ldr	r3, [r7, #0]
 801193a:	687a      	ldr	r2, [r7, #4]
 801193c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	1c5a      	adds	r2, r3, #1
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	601a      	str	r2, [r3, #0]
}
 8011948:	bf00      	nop
 801194a:	3714      	adds	r7, #20
 801194c:	46bd      	mov	sp, r7
 801194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011952:	4770      	bx	lr

08011954 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011954:	b480      	push	{r7}
 8011956:	b085      	sub	sp, #20
 8011958:	af00      	add	r7, sp, #0
 801195a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	691b      	ldr	r3, [r3, #16]
 8011960:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	685b      	ldr	r3, [r3, #4]
 8011966:	687a      	ldr	r2, [r7, #4]
 8011968:	6892      	ldr	r2, [r2, #8]
 801196a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	689b      	ldr	r3, [r3, #8]
 8011970:	687a      	ldr	r2, [r7, #4]
 8011972:	6852      	ldr	r2, [r2, #4]
 8011974:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	685b      	ldr	r3, [r3, #4]
 801197a:	687a      	ldr	r2, [r7, #4]
 801197c:	429a      	cmp	r2, r3
 801197e:	d103      	bne.n	8011988 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	689a      	ldr	r2, [r3, #8]
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	2200      	movs	r2, #0
 801198c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	1e5a      	subs	r2, r3, #1
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	681b      	ldr	r3, [r3, #0]
}
 801199c:	4618      	mov	r0, r3
 801199e:	3714      	adds	r7, #20
 80119a0:	46bd      	mov	sp, r7
 80119a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119a6:	4770      	bx	lr

080119a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80119a8:	b580      	push	{r7, lr}
 80119aa:	b084      	sub	sp, #16
 80119ac:	af00      	add	r7, sp, #0
 80119ae:	6078      	str	r0, [r7, #4]
 80119b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d10d      	bne.n	80119d8 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80119bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119c0:	b672      	cpsid	i
 80119c2:	f383 8811 	msr	BASEPRI, r3
 80119c6:	f3bf 8f6f 	isb	sy
 80119ca:	f3bf 8f4f 	dsb	sy
 80119ce:	b662      	cpsie	i
 80119d0:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80119d2:	bf00      	nop
 80119d4:	bf00      	nop
 80119d6:	e7fd      	b.n	80119d4 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80119d8:	f001 fe18 	bl	801360c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80119dc:	68fb      	ldr	r3, [r7, #12]
 80119de:	681a      	ldr	r2, [r3, #0]
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80119e4:	68f9      	ldr	r1, [r7, #12]
 80119e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80119e8:	fb01 f303 	mul.w	r3, r1, r3
 80119ec:	441a      	add	r2, r3
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80119f2:	68fb      	ldr	r3, [r7, #12]
 80119f4:	2200      	movs	r2, #0
 80119f6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80119f8:	68fb      	ldr	r3, [r7, #12]
 80119fa:	681a      	ldr	r2, [r3, #0]
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	681a      	ldr	r2, [r3, #0]
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011a08:	3b01      	subs	r3, #1
 8011a0a:	68f9      	ldr	r1, [r7, #12]
 8011a0c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011a0e:	fb01 f303 	mul.w	r3, r1, r3
 8011a12:	441a      	add	r2, r3
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	22ff      	movs	r2, #255	@ 0xff
 8011a1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	22ff      	movs	r2, #255	@ 0xff
 8011a24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011a28:	683b      	ldr	r3, [r7, #0]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d114      	bne.n	8011a58 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	691b      	ldr	r3, [r3, #16]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d01a      	beq.n	8011a6c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	3310      	adds	r3, #16
 8011a3a:	4618      	mov	r0, r3
 8011a3c:	f001 f9fa 	bl	8012e34 <xTaskRemoveFromEventList>
 8011a40:	4603      	mov	r3, r0
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d012      	beq.n	8011a6c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011a46:	4b0d      	ldr	r3, [pc, #52]	@ (8011a7c <xQueueGenericReset+0xd4>)
 8011a48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a4c:	601a      	str	r2, [r3, #0]
 8011a4e:	f3bf 8f4f 	dsb	sy
 8011a52:	f3bf 8f6f 	isb	sy
 8011a56:	e009      	b.n	8011a6c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	3310      	adds	r3, #16
 8011a5c:	4618      	mov	r0, r3
 8011a5e:	f7ff feef 	bl	8011840 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	3324      	adds	r3, #36	@ 0x24
 8011a66:	4618      	mov	r0, r3
 8011a68:	f7ff feea 	bl	8011840 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011a6c:	f001 fe04 	bl	8013678 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011a70:	2301      	movs	r3, #1
}
 8011a72:	4618      	mov	r0, r3
 8011a74:	3710      	adds	r7, #16
 8011a76:	46bd      	mov	sp, r7
 8011a78:	bd80      	pop	{r7, pc}
 8011a7a:	bf00      	nop
 8011a7c:	e000ed04 	.word	0xe000ed04

08011a80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011a80:	b580      	push	{r7, lr}
 8011a82:	b08e      	sub	sp, #56	@ 0x38
 8011a84:	af02      	add	r7, sp, #8
 8011a86:	60f8      	str	r0, [r7, #12]
 8011a88:	60b9      	str	r1, [r7, #8]
 8011a8a:	607a      	str	r2, [r7, #4]
 8011a8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d10d      	bne.n	8011ab0 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8011a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a98:	b672      	cpsid	i
 8011a9a:	f383 8811 	msr	BASEPRI, r3
 8011a9e:	f3bf 8f6f 	isb	sy
 8011aa2:	f3bf 8f4f 	dsb	sy
 8011aa6:	b662      	cpsie	i
 8011aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011aaa:	bf00      	nop
 8011aac:	bf00      	nop
 8011aae:	e7fd      	b.n	8011aac <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011ab0:	683b      	ldr	r3, [r7, #0]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d10d      	bne.n	8011ad2 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8011ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aba:	b672      	cpsid	i
 8011abc:	f383 8811 	msr	BASEPRI, r3
 8011ac0:	f3bf 8f6f 	isb	sy
 8011ac4:	f3bf 8f4f 	dsb	sy
 8011ac8:	b662      	cpsie	i
 8011aca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011acc:	bf00      	nop
 8011ace:	bf00      	nop
 8011ad0:	e7fd      	b.n	8011ace <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d002      	beq.n	8011ade <xQueueGenericCreateStatic+0x5e>
 8011ad8:	68bb      	ldr	r3, [r7, #8]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d001      	beq.n	8011ae2 <xQueueGenericCreateStatic+0x62>
 8011ade:	2301      	movs	r3, #1
 8011ae0:	e000      	b.n	8011ae4 <xQueueGenericCreateStatic+0x64>
 8011ae2:	2300      	movs	r3, #0
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	d10d      	bne.n	8011b04 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8011ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aec:	b672      	cpsid	i
 8011aee:	f383 8811 	msr	BASEPRI, r3
 8011af2:	f3bf 8f6f 	isb	sy
 8011af6:	f3bf 8f4f 	dsb	sy
 8011afa:	b662      	cpsie	i
 8011afc:	623b      	str	r3, [r7, #32]
}
 8011afe:	bf00      	nop
 8011b00:	bf00      	nop
 8011b02:	e7fd      	b.n	8011b00 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d102      	bne.n	8011b10 <xQueueGenericCreateStatic+0x90>
 8011b0a:	68bb      	ldr	r3, [r7, #8]
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d101      	bne.n	8011b14 <xQueueGenericCreateStatic+0x94>
 8011b10:	2301      	movs	r3, #1
 8011b12:	e000      	b.n	8011b16 <xQueueGenericCreateStatic+0x96>
 8011b14:	2300      	movs	r3, #0
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d10d      	bne.n	8011b36 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8011b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b1e:	b672      	cpsid	i
 8011b20:	f383 8811 	msr	BASEPRI, r3
 8011b24:	f3bf 8f6f 	isb	sy
 8011b28:	f3bf 8f4f 	dsb	sy
 8011b2c:	b662      	cpsie	i
 8011b2e:	61fb      	str	r3, [r7, #28]
}
 8011b30:	bf00      	nop
 8011b32:	bf00      	nop
 8011b34:	e7fd      	b.n	8011b32 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011b36:	2348      	movs	r3, #72	@ 0x48
 8011b38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011b3a:	697b      	ldr	r3, [r7, #20]
 8011b3c:	2b48      	cmp	r3, #72	@ 0x48
 8011b3e:	d00d      	beq.n	8011b5c <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8011b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b44:	b672      	cpsid	i
 8011b46:	f383 8811 	msr	BASEPRI, r3
 8011b4a:	f3bf 8f6f 	isb	sy
 8011b4e:	f3bf 8f4f 	dsb	sy
 8011b52:	b662      	cpsie	i
 8011b54:	61bb      	str	r3, [r7, #24]
}
 8011b56:	bf00      	nop
 8011b58:	bf00      	nop
 8011b5a:	e7fd      	b.n	8011b58 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011b5c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011b5e:	683b      	ldr	r3, [r7, #0]
 8011b60:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8011b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d00d      	beq.n	8011b84 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b6a:	2201      	movs	r2, #1
 8011b6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011b70:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b76:	9300      	str	r3, [sp, #0]
 8011b78:	4613      	mov	r3, r2
 8011b7a:	687a      	ldr	r2, [r7, #4]
 8011b7c:	68b9      	ldr	r1, [r7, #8]
 8011b7e:	68f8      	ldr	r0, [r7, #12]
 8011b80:	f000 f848 	bl	8011c14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8011b86:	4618      	mov	r0, r3
 8011b88:	3730      	adds	r7, #48	@ 0x30
 8011b8a:	46bd      	mov	sp, r7
 8011b8c:	bd80      	pop	{r7, pc}

08011b8e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011b8e:	b580      	push	{r7, lr}
 8011b90:	b08a      	sub	sp, #40	@ 0x28
 8011b92:	af02      	add	r7, sp, #8
 8011b94:	60f8      	str	r0, [r7, #12]
 8011b96:	60b9      	str	r1, [r7, #8]
 8011b98:	4613      	mov	r3, r2
 8011b9a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d10d      	bne.n	8011bbe <xQueueGenericCreate+0x30>
	__asm volatile
 8011ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ba6:	b672      	cpsid	i
 8011ba8:	f383 8811 	msr	BASEPRI, r3
 8011bac:	f3bf 8f6f 	isb	sy
 8011bb0:	f3bf 8f4f 	dsb	sy
 8011bb4:	b662      	cpsie	i
 8011bb6:	613b      	str	r3, [r7, #16]
}
 8011bb8:	bf00      	nop
 8011bba:	bf00      	nop
 8011bbc:	e7fd      	b.n	8011bba <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8011bbe:	68bb      	ldr	r3, [r7, #8]
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d102      	bne.n	8011bca <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	61fb      	str	r3, [r7, #28]
 8011bc8:	e004      	b.n	8011bd4 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	68ba      	ldr	r2, [r7, #8]
 8011bce:	fb02 f303 	mul.w	r3, r2, r3
 8011bd2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011bd4:	69fb      	ldr	r3, [r7, #28]
 8011bd6:	3348      	adds	r3, #72	@ 0x48
 8011bd8:	4618      	mov	r0, r3
 8011bda:	f001 fe45 	bl	8013868 <pvPortMalloc>
 8011bde:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011be0:	69bb      	ldr	r3, [r7, #24]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d011      	beq.n	8011c0a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011be6:	69bb      	ldr	r3, [r7, #24]
 8011be8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011bea:	697b      	ldr	r3, [r7, #20]
 8011bec:	3348      	adds	r3, #72	@ 0x48
 8011bee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011bf0:	69bb      	ldr	r3, [r7, #24]
 8011bf2:	2200      	movs	r2, #0
 8011bf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011bf8:	79fa      	ldrb	r2, [r7, #7]
 8011bfa:	69bb      	ldr	r3, [r7, #24]
 8011bfc:	9300      	str	r3, [sp, #0]
 8011bfe:	4613      	mov	r3, r2
 8011c00:	697a      	ldr	r2, [r7, #20]
 8011c02:	68b9      	ldr	r1, [r7, #8]
 8011c04:	68f8      	ldr	r0, [r7, #12]
 8011c06:	f000 f805 	bl	8011c14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011c0a:	69bb      	ldr	r3, [r7, #24]
	}
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	3720      	adds	r7, #32
 8011c10:	46bd      	mov	sp, r7
 8011c12:	bd80      	pop	{r7, pc}

08011c14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b084      	sub	sp, #16
 8011c18:	af00      	add	r7, sp, #0
 8011c1a:	60f8      	str	r0, [r7, #12]
 8011c1c:	60b9      	str	r1, [r7, #8]
 8011c1e:	607a      	str	r2, [r7, #4]
 8011c20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011c22:	68bb      	ldr	r3, [r7, #8]
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d103      	bne.n	8011c30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011c28:	69bb      	ldr	r3, [r7, #24]
 8011c2a:	69ba      	ldr	r2, [r7, #24]
 8011c2c:	601a      	str	r2, [r3, #0]
 8011c2e:	e002      	b.n	8011c36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011c30:	69bb      	ldr	r3, [r7, #24]
 8011c32:	687a      	ldr	r2, [r7, #4]
 8011c34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011c36:	69bb      	ldr	r3, [r7, #24]
 8011c38:	68fa      	ldr	r2, [r7, #12]
 8011c3a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011c3c:	69bb      	ldr	r3, [r7, #24]
 8011c3e:	68ba      	ldr	r2, [r7, #8]
 8011c40:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011c42:	2101      	movs	r1, #1
 8011c44:	69b8      	ldr	r0, [r7, #24]
 8011c46:	f7ff feaf 	bl	80119a8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011c4a:	bf00      	nop
 8011c4c:	3710      	adds	r7, #16
 8011c4e:	46bd      	mov	sp, r7
 8011c50:	bd80      	pop	{r7, pc}
	...

08011c54 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b08e      	sub	sp, #56	@ 0x38
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	60f8      	str	r0, [r7, #12]
 8011c5c:	60b9      	str	r1, [r7, #8]
 8011c5e:	607a      	str	r2, [r7, #4]
 8011c60:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011c62:	2300      	movs	r3, #0
 8011c64:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d10d      	bne.n	8011c8c <xQueueGenericSend+0x38>
	__asm volatile
 8011c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c74:	b672      	cpsid	i
 8011c76:	f383 8811 	msr	BASEPRI, r3
 8011c7a:	f3bf 8f6f 	isb	sy
 8011c7e:	f3bf 8f4f 	dsb	sy
 8011c82:	b662      	cpsie	i
 8011c84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011c86:	bf00      	nop
 8011c88:	bf00      	nop
 8011c8a:	e7fd      	b.n	8011c88 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011c8c:	68bb      	ldr	r3, [r7, #8]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d103      	bne.n	8011c9a <xQueueGenericSend+0x46>
 8011c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d101      	bne.n	8011c9e <xQueueGenericSend+0x4a>
 8011c9a:	2301      	movs	r3, #1
 8011c9c:	e000      	b.n	8011ca0 <xQueueGenericSend+0x4c>
 8011c9e:	2300      	movs	r3, #0
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d10d      	bne.n	8011cc0 <xQueueGenericSend+0x6c>
	__asm volatile
 8011ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ca8:	b672      	cpsid	i
 8011caa:	f383 8811 	msr	BASEPRI, r3
 8011cae:	f3bf 8f6f 	isb	sy
 8011cb2:	f3bf 8f4f 	dsb	sy
 8011cb6:	b662      	cpsie	i
 8011cb8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011cba:	bf00      	nop
 8011cbc:	bf00      	nop
 8011cbe:	e7fd      	b.n	8011cbc <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011cc0:	683b      	ldr	r3, [r7, #0]
 8011cc2:	2b02      	cmp	r3, #2
 8011cc4:	d103      	bne.n	8011cce <xQueueGenericSend+0x7a>
 8011cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011cca:	2b01      	cmp	r3, #1
 8011ccc:	d101      	bne.n	8011cd2 <xQueueGenericSend+0x7e>
 8011cce:	2301      	movs	r3, #1
 8011cd0:	e000      	b.n	8011cd4 <xQueueGenericSend+0x80>
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d10d      	bne.n	8011cf4 <xQueueGenericSend+0xa0>
	__asm volatile
 8011cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cdc:	b672      	cpsid	i
 8011cde:	f383 8811 	msr	BASEPRI, r3
 8011ce2:	f3bf 8f6f 	isb	sy
 8011ce6:	f3bf 8f4f 	dsb	sy
 8011cea:	b662      	cpsie	i
 8011cec:	623b      	str	r3, [r7, #32]
}
 8011cee:	bf00      	nop
 8011cf0:	bf00      	nop
 8011cf2:	e7fd      	b.n	8011cf0 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011cf4:	f001 fa68 	bl	80131c8 <xTaskGetSchedulerState>
 8011cf8:	4603      	mov	r3, r0
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d102      	bne.n	8011d04 <xQueueGenericSend+0xb0>
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d101      	bne.n	8011d08 <xQueueGenericSend+0xb4>
 8011d04:	2301      	movs	r3, #1
 8011d06:	e000      	b.n	8011d0a <xQueueGenericSend+0xb6>
 8011d08:	2300      	movs	r3, #0
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d10d      	bne.n	8011d2a <xQueueGenericSend+0xd6>
	__asm volatile
 8011d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d12:	b672      	cpsid	i
 8011d14:	f383 8811 	msr	BASEPRI, r3
 8011d18:	f3bf 8f6f 	isb	sy
 8011d1c:	f3bf 8f4f 	dsb	sy
 8011d20:	b662      	cpsie	i
 8011d22:	61fb      	str	r3, [r7, #28]
}
 8011d24:	bf00      	nop
 8011d26:	bf00      	nop
 8011d28:	e7fd      	b.n	8011d26 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011d2a:	f001 fc6f 	bl	801360c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d36:	429a      	cmp	r2, r3
 8011d38:	d302      	bcc.n	8011d40 <xQueueGenericSend+0xec>
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	2b02      	cmp	r3, #2
 8011d3e:	d129      	bne.n	8011d94 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011d40:	683a      	ldr	r2, [r7, #0]
 8011d42:	68b9      	ldr	r1, [r7, #8]
 8011d44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011d46:	f000 fae5 	bl	8012314 <prvCopyDataToQueue>
 8011d4a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d010      	beq.n	8011d76 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d56:	3324      	adds	r3, #36	@ 0x24
 8011d58:	4618      	mov	r0, r3
 8011d5a:	f001 f86b 	bl	8012e34 <xTaskRemoveFromEventList>
 8011d5e:	4603      	mov	r3, r0
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d013      	beq.n	8011d8c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011d64:	4b3f      	ldr	r3, [pc, #252]	@ (8011e64 <xQueueGenericSend+0x210>)
 8011d66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d6a:	601a      	str	r2, [r3, #0]
 8011d6c:	f3bf 8f4f 	dsb	sy
 8011d70:	f3bf 8f6f 	isb	sy
 8011d74:	e00a      	b.n	8011d8c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	d007      	beq.n	8011d8c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011d7c:	4b39      	ldr	r3, [pc, #228]	@ (8011e64 <xQueueGenericSend+0x210>)
 8011d7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d82:	601a      	str	r2, [r3, #0]
 8011d84:	f3bf 8f4f 	dsb	sy
 8011d88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011d8c:	f001 fc74 	bl	8013678 <vPortExitCritical>
				return pdPASS;
 8011d90:	2301      	movs	r3, #1
 8011d92:	e063      	b.n	8011e5c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d103      	bne.n	8011da2 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011d9a:	f001 fc6d 	bl	8013678 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011d9e:	2300      	movs	r3, #0
 8011da0:	e05c      	b.n	8011e5c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d106      	bne.n	8011db6 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011da8:	f107 0314 	add.w	r3, r7, #20
 8011dac:	4618      	mov	r0, r3
 8011dae:	f001 f8a7 	bl	8012f00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011db2:	2301      	movs	r3, #1
 8011db4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011db6:	f001 fc5f 	bl	8013678 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011dba:	f000 fe03 	bl	80129c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011dbe:	f001 fc25 	bl	801360c <vPortEnterCritical>
 8011dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011dc8:	b25b      	sxtb	r3, r3
 8011dca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011dce:	d103      	bne.n	8011dd8 <xQueueGenericSend+0x184>
 8011dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dd2:	2200      	movs	r2, #0
 8011dd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011dde:	b25b      	sxtb	r3, r3
 8011de0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011de4:	d103      	bne.n	8011dee <xQueueGenericSend+0x19a>
 8011de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011de8:	2200      	movs	r2, #0
 8011dea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011dee:	f001 fc43 	bl	8013678 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011df2:	1d3a      	adds	r2, r7, #4
 8011df4:	f107 0314 	add.w	r3, r7, #20
 8011df8:	4611      	mov	r1, r2
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	f001 f896 	bl	8012f2c <xTaskCheckForTimeOut>
 8011e00:	4603      	mov	r3, r0
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d124      	bne.n	8011e50 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011e06:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011e08:	f000 fb7c 	bl	8012504 <prvIsQueueFull>
 8011e0c:	4603      	mov	r3, r0
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d018      	beq.n	8011e44 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e14:	3310      	adds	r3, #16
 8011e16:	687a      	ldr	r2, [r7, #4]
 8011e18:	4611      	mov	r1, r2
 8011e1a:	4618      	mov	r0, r3
 8011e1c:	f000 ffe2 	bl	8012de4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011e20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011e22:	f000 fb07 	bl	8012434 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011e26:	f000 fddb 	bl	80129e0 <xTaskResumeAll>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	f47f af7c 	bne.w	8011d2a <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8011e32:	4b0c      	ldr	r3, [pc, #48]	@ (8011e64 <xQueueGenericSend+0x210>)
 8011e34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e38:	601a      	str	r2, [r3, #0]
 8011e3a:	f3bf 8f4f 	dsb	sy
 8011e3e:	f3bf 8f6f 	isb	sy
 8011e42:	e772      	b.n	8011d2a <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011e44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011e46:	f000 faf5 	bl	8012434 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011e4a:	f000 fdc9 	bl	80129e0 <xTaskResumeAll>
 8011e4e:	e76c      	b.n	8011d2a <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011e50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011e52:	f000 faef 	bl	8012434 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011e56:	f000 fdc3 	bl	80129e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011e5a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	3738      	adds	r7, #56	@ 0x38
 8011e60:	46bd      	mov	sp, r7
 8011e62:	bd80      	pop	{r7, pc}
 8011e64:	e000ed04 	.word	0xe000ed04

08011e68 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b08e      	sub	sp, #56	@ 0x38
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	60f8      	str	r0, [r7, #12]
 8011e70:	60b9      	str	r1, [r7, #8]
 8011e72:	607a      	str	r2, [r7, #4]
 8011e74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d10d      	bne.n	8011e9c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8011e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e84:	b672      	cpsid	i
 8011e86:	f383 8811 	msr	BASEPRI, r3
 8011e8a:	f3bf 8f6f 	isb	sy
 8011e8e:	f3bf 8f4f 	dsb	sy
 8011e92:	b662      	cpsie	i
 8011e94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011e96:	bf00      	nop
 8011e98:	bf00      	nop
 8011e9a:	e7fd      	b.n	8011e98 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011e9c:	68bb      	ldr	r3, [r7, #8]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d103      	bne.n	8011eaa <xQueueGenericSendFromISR+0x42>
 8011ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d101      	bne.n	8011eae <xQueueGenericSendFromISR+0x46>
 8011eaa:	2301      	movs	r3, #1
 8011eac:	e000      	b.n	8011eb0 <xQueueGenericSendFromISR+0x48>
 8011eae:	2300      	movs	r3, #0
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d10d      	bne.n	8011ed0 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8011eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eb8:	b672      	cpsid	i
 8011eba:	f383 8811 	msr	BASEPRI, r3
 8011ebe:	f3bf 8f6f 	isb	sy
 8011ec2:	f3bf 8f4f 	dsb	sy
 8011ec6:	b662      	cpsie	i
 8011ec8:	623b      	str	r3, [r7, #32]
}
 8011eca:	bf00      	nop
 8011ecc:	bf00      	nop
 8011ece:	e7fd      	b.n	8011ecc <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011ed0:	683b      	ldr	r3, [r7, #0]
 8011ed2:	2b02      	cmp	r3, #2
 8011ed4:	d103      	bne.n	8011ede <xQueueGenericSendFromISR+0x76>
 8011ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011eda:	2b01      	cmp	r3, #1
 8011edc:	d101      	bne.n	8011ee2 <xQueueGenericSendFromISR+0x7a>
 8011ede:	2301      	movs	r3, #1
 8011ee0:	e000      	b.n	8011ee4 <xQueueGenericSendFromISR+0x7c>
 8011ee2:	2300      	movs	r3, #0
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d10d      	bne.n	8011f04 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8011ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eec:	b672      	cpsid	i
 8011eee:	f383 8811 	msr	BASEPRI, r3
 8011ef2:	f3bf 8f6f 	isb	sy
 8011ef6:	f3bf 8f4f 	dsb	sy
 8011efa:	b662      	cpsie	i
 8011efc:	61fb      	str	r3, [r7, #28]
}
 8011efe:	bf00      	nop
 8011f00:	bf00      	nop
 8011f02:	e7fd      	b.n	8011f00 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011f04:	f001 fc6a 	bl	80137dc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011f08:	f3ef 8211 	mrs	r2, BASEPRI
 8011f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f10:	b672      	cpsid	i
 8011f12:	f383 8811 	msr	BASEPRI, r3
 8011f16:	f3bf 8f6f 	isb	sy
 8011f1a:	f3bf 8f4f 	dsb	sy
 8011f1e:	b662      	cpsie	i
 8011f20:	61ba      	str	r2, [r7, #24]
 8011f22:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011f24:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011f30:	429a      	cmp	r2, r3
 8011f32:	d302      	bcc.n	8011f3a <xQueueGenericSendFromISR+0xd2>
 8011f34:	683b      	ldr	r3, [r7, #0]
 8011f36:	2b02      	cmp	r3, #2
 8011f38:	d12c      	bne.n	8011f94 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011f44:	683a      	ldr	r2, [r7, #0]
 8011f46:	68b9      	ldr	r1, [r7, #8]
 8011f48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011f4a:	f000 f9e3 	bl	8012314 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011f4e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8011f52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011f56:	d112      	bne.n	8011f7e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d016      	beq.n	8011f8e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f62:	3324      	adds	r3, #36	@ 0x24
 8011f64:	4618      	mov	r0, r3
 8011f66:	f000 ff65 	bl	8012e34 <xTaskRemoveFromEventList>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d00e      	beq.n	8011f8e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d00b      	beq.n	8011f8e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	2201      	movs	r2, #1
 8011f7a:	601a      	str	r2, [r3, #0]
 8011f7c:	e007      	b.n	8011f8e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011f7e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011f82:	3301      	adds	r3, #1
 8011f84:	b2db      	uxtb	r3, r3
 8011f86:	b25a      	sxtb	r2, r3
 8011f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011f8e:	2301      	movs	r3, #1
 8011f90:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8011f92:	e001      	b.n	8011f98 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011f94:	2300      	movs	r3, #0
 8011f96:	637b      	str	r3, [r7, #52]	@ 0x34
 8011f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f9a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011f9c:	693b      	ldr	r3, [r7, #16]
 8011f9e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011fa2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	3738      	adds	r7, #56	@ 0x38
 8011faa:	46bd      	mov	sp, r7
 8011fac:	bd80      	pop	{r7, pc}
	...

08011fb0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	b08c      	sub	sp, #48	@ 0x30
 8011fb4:	af00      	add	r7, sp, #0
 8011fb6:	60f8      	str	r0, [r7, #12]
 8011fb8:	60b9      	str	r1, [r7, #8]
 8011fba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d10d      	bne.n	8011fe6 <xQueueReceive+0x36>
	__asm volatile
 8011fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fce:	b672      	cpsid	i
 8011fd0:	f383 8811 	msr	BASEPRI, r3
 8011fd4:	f3bf 8f6f 	isb	sy
 8011fd8:	f3bf 8f4f 	dsb	sy
 8011fdc:	b662      	cpsie	i
 8011fde:	623b      	str	r3, [r7, #32]
}
 8011fe0:	bf00      	nop
 8011fe2:	bf00      	nop
 8011fe4:	e7fd      	b.n	8011fe2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011fe6:	68bb      	ldr	r3, [r7, #8]
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d103      	bne.n	8011ff4 <xQueueReceive+0x44>
 8011fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d101      	bne.n	8011ff8 <xQueueReceive+0x48>
 8011ff4:	2301      	movs	r3, #1
 8011ff6:	e000      	b.n	8011ffa <xQueueReceive+0x4a>
 8011ff8:	2300      	movs	r3, #0
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d10d      	bne.n	801201a <xQueueReceive+0x6a>
	__asm volatile
 8011ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012002:	b672      	cpsid	i
 8012004:	f383 8811 	msr	BASEPRI, r3
 8012008:	f3bf 8f6f 	isb	sy
 801200c:	f3bf 8f4f 	dsb	sy
 8012010:	b662      	cpsie	i
 8012012:	61fb      	str	r3, [r7, #28]
}
 8012014:	bf00      	nop
 8012016:	bf00      	nop
 8012018:	e7fd      	b.n	8012016 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801201a:	f001 f8d5 	bl	80131c8 <xTaskGetSchedulerState>
 801201e:	4603      	mov	r3, r0
 8012020:	2b00      	cmp	r3, #0
 8012022:	d102      	bne.n	801202a <xQueueReceive+0x7a>
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d101      	bne.n	801202e <xQueueReceive+0x7e>
 801202a:	2301      	movs	r3, #1
 801202c:	e000      	b.n	8012030 <xQueueReceive+0x80>
 801202e:	2300      	movs	r3, #0
 8012030:	2b00      	cmp	r3, #0
 8012032:	d10d      	bne.n	8012050 <xQueueReceive+0xa0>
	__asm volatile
 8012034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012038:	b672      	cpsid	i
 801203a:	f383 8811 	msr	BASEPRI, r3
 801203e:	f3bf 8f6f 	isb	sy
 8012042:	f3bf 8f4f 	dsb	sy
 8012046:	b662      	cpsie	i
 8012048:	61bb      	str	r3, [r7, #24]
}
 801204a:	bf00      	nop
 801204c:	bf00      	nop
 801204e:	e7fd      	b.n	801204c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012050:	f001 fadc 	bl	801360c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012058:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801205a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801205c:	2b00      	cmp	r3, #0
 801205e:	d01f      	beq.n	80120a0 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012060:	68b9      	ldr	r1, [r7, #8]
 8012062:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012064:	f000 f9c0 	bl	80123e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801206a:	1e5a      	subs	r2, r3, #1
 801206c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801206e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012072:	691b      	ldr	r3, [r3, #16]
 8012074:	2b00      	cmp	r3, #0
 8012076:	d00f      	beq.n	8012098 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801207a:	3310      	adds	r3, #16
 801207c:	4618      	mov	r0, r3
 801207e:	f000 fed9 	bl	8012e34 <xTaskRemoveFromEventList>
 8012082:	4603      	mov	r3, r0
 8012084:	2b00      	cmp	r3, #0
 8012086:	d007      	beq.n	8012098 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012088:	4b3c      	ldr	r3, [pc, #240]	@ (801217c <xQueueReceive+0x1cc>)
 801208a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801208e:	601a      	str	r2, [r3, #0]
 8012090:	f3bf 8f4f 	dsb	sy
 8012094:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012098:	f001 faee 	bl	8013678 <vPortExitCritical>
				return pdPASS;
 801209c:	2301      	movs	r3, #1
 801209e:	e069      	b.n	8012174 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d103      	bne.n	80120ae <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80120a6:	f001 fae7 	bl	8013678 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80120aa:	2300      	movs	r3, #0
 80120ac:	e062      	b.n	8012174 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80120ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d106      	bne.n	80120c2 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80120b4:	f107 0310 	add.w	r3, r7, #16
 80120b8:	4618      	mov	r0, r3
 80120ba:	f000 ff21 	bl	8012f00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80120be:	2301      	movs	r3, #1
 80120c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80120c2:	f001 fad9 	bl	8013678 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80120c6:	f000 fc7d 	bl	80129c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80120ca:	f001 fa9f 	bl	801360c <vPortEnterCritical>
 80120ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80120d4:	b25b      	sxtb	r3, r3
 80120d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80120da:	d103      	bne.n	80120e4 <xQueueReceive+0x134>
 80120dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120de:	2200      	movs	r2, #0
 80120e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80120e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80120ea:	b25b      	sxtb	r3, r3
 80120ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80120f0:	d103      	bne.n	80120fa <xQueueReceive+0x14a>
 80120f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120f4:	2200      	movs	r2, #0
 80120f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80120fa:	f001 fabd 	bl	8013678 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80120fe:	1d3a      	adds	r2, r7, #4
 8012100:	f107 0310 	add.w	r3, r7, #16
 8012104:	4611      	mov	r1, r2
 8012106:	4618      	mov	r0, r3
 8012108:	f000 ff10 	bl	8012f2c <xTaskCheckForTimeOut>
 801210c:	4603      	mov	r3, r0
 801210e:	2b00      	cmp	r3, #0
 8012110:	d123      	bne.n	801215a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012112:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012114:	f000 f9e0 	bl	80124d8 <prvIsQueueEmpty>
 8012118:	4603      	mov	r3, r0
 801211a:	2b00      	cmp	r3, #0
 801211c:	d017      	beq.n	801214e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801211e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012120:	3324      	adds	r3, #36	@ 0x24
 8012122:	687a      	ldr	r2, [r7, #4]
 8012124:	4611      	mov	r1, r2
 8012126:	4618      	mov	r0, r3
 8012128:	f000 fe5c 	bl	8012de4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801212c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801212e:	f000 f981 	bl	8012434 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012132:	f000 fc55 	bl	80129e0 <xTaskResumeAll>
 8012136:	4603      	mov	r3, r0
 8012138:	2b00      	cmp	r3, #0
 801213a:	d189      	bne.n	8012050 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 801213c:	4b0f      	ldr	r3, [pc, #60]	@ (801217c <xQueueReceive+0x1cc>)
 801213e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012142:	601a      	str	r2, [r3, #0]
 8012144:	f3bf 8f4f 	dsb	sy
 8012148:	f3bf 8f6f 	isb	sy
 801214c:	e780      	b.n	8012050 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801214e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012150:	f000 f970 	bl	8012434 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012154:	f000 fc44 	bl	80129e0 <xTaskResumeAll>
 8012158:	e77a      	b.n	8012050 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801215a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801215c:	f000 f96a 	bl	8012434 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012160:	f000 fc3e 	bl	80129e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012164:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012166:	f000 f9b7 	bl	80124d8 <prvIsQueueEmpty>
 801216a:	4603      	mov	r3, r0
 801216c:	2b00      	cmp	r3, #0
 801216e:	f43f af6f 	beq.w	8012050 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012172:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012174:	4618      	mov	r0, r3
 8012176:	3730      	adds	r7, #48	@ 0x30
 8012178:	46bd      	mov	sp, r7
 801217a:	bd80      	pop	{r7, pc}
 801217c:	e000ed04 	.word	0xe000ed04

08012180 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b08e      	sub	sp, #56	@ 0x38
 8012184:	af00      	add	r7, sp, #0
 8012186:	60f8      	str	r0, [r7, #12]
 8012188:	60b9      	str	r1, [r7, #8]
 801218a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012192:	2b00      	cmp	r3, #0
 8012194:	d10d      	bne.n	80121b2 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8012196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801219a:	b672      	cpsid	i
 801219c:	f383 8811 	msr	BASEPRI, r3
 80121a0:	f3bf 8f6f 	isb	sy
 80121a4:	f3bf 8f4f 	dsb	sy
 80121a8:	b662      	cpsie	i
 80121aa:	623b      	str	r3, [r7, #32]
}
 80121ac:	bf00      	nop
 80121ae:	bf00      	nop
 80121b0:	e7fd      	b.n	80121ae <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80121b2:	68bb      	ldr	r3, [r7, #8]
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d103      	bne.n	80121c0 <xQueueReceiveFromISR+0x40>
 80121b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d101      	bne.n	80121c4 <xQueueReceiveFromISR+0x44>
 80121c0:	2301      	movs	r3, #1
 80121c2:	e000      	b.n	80121c6 <xQueueReceiveFromISR+0x46>
 80121c4:	2300      	movs	r3, #0
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d10d      	bne.n	80121e6 <xQueueReceiveFromISR+0x66>
	__asm volatile
 80121ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121ce:	b672      	cpsid	i
 80121d0:	f383 8811 	msr	BASEPRI, r3
 80121d4:	f3bf 8f6f 	isb	sy
 80121d8:	f3bf 8f4f 	dsb	sy
 80121dc:	b662      	cpsie	i
 80121de:	61fb      	str	r3, [r7, #28]
}
 80121e0:	bf00      	nop
 80121e2:	bf00      	nop
 80121e4:	e7fd      	b.n	80121e2 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80121e6:	f001 faf9 	bl	80137dc <vPortValidateInterruptPriority>
	__asm volatile
 80121ea:	f3ef 8211 	mrs	r2, BASEPRI
 80121ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121f2:	b672      	cpsid	i
 80121f4:	f383 8811 	msr	BASEPRI, r3
 80121f8:	f3bf 8f6f 	isb	sy
 80121fc:	f3bf 8f4f 	dsb	sy
 8012200:	b662      	cpsie	i
 8012202:	61ba      	str	r2, [r7, #24]
 8012204:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8012206:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012208:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801220a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801220c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801220e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012212:	2b00      	cmp	r3, #0
 8012214:	d02f      	beq.n	8012276 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012218:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801221c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012220:	68b9      	ldr	r1, [r7, #8]
 8012222:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012224:	f000 f8e0 	bl	80123e8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801222a:	1e5a      	subs	r2, r3, #1
 801222c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801222e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012230:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012234:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012238:	d112      	bne.n	8012260 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801223a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801223c:	691b      	ldr	r3, [r3, #16]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d016      	beq.n	8012270 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012244:	3310      	adds	r3, #16
 8012246:	4618      	mov	r0, r3
 8012248:	f000 fdf4 	bl	8012e34 <xTaskRemoveFromEventList>
 801224c:	4603      	mov	r3, r0
 801224e:	2b00      	cmp	r3, #0
 8012250:	d00e      	beq.n	8012270 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d00b      	beq.n	8012270 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	2201      	movs	r2, #1
 801225c:	601a      	str	r2, [r3, #0]
 801225e:	e007      	b.n	8012270 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012260:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012264:	3301      	adds	r3, #1
 8012266:	b2db      	uxtb	r3, r3
 8012268:	b25a      	sxtb	r2, r3
 801226a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801226c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8012270:	2301      	movs	r3, #1
 8012272:	637b      	str	r3, [r7, #52]	@ 0x34
 8012274:	e001      	b.n	801227a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8012276:	2300      	movs	r3, #0
 8012278:	637b      	str	r3, [r7, #52]	@ 0x34
 801227a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801227c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801227e:	693b      	ldr	r3, [r7, #16]
 8012280:	f383 8811 	msr	BASEPRI, r3
}
 8012284:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012288:	4618      	mov	r0, r3
 801228a:	3738      	adds	r7, #56	@ 0x38
 801228c:	46bd      	mov	sp, r7
 801228e:	bd80      	pop	{r7, pc}

08012290 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8012290:	b580      	push	{r7, lr}
 8012292:	b084      	sub	sp, #16
 8012294:	af00      	add	r7, sp, #0
 8012296:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	2b00      	cmp	r3, #0
 801229c:	d10d      	bne.n	80122ba <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 801229e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122a2:	b672      	cpsid	i
 80122a4:	f383 8811 	msr	BASEPRI, r3
 80122a8:	f3bf 8f6f 	isb	sy
 80122ac:	f3bf 8f4f 	dsb	sy
 80122b0:	b662      	cpsie	i
 80122b2:	60bb      	str	r3, [r7, #8]
}
 80122b4:	bf00      	nop
 80122b6:	bf00      	nop
 80122b8:	e7fd      	b.n	80122b6 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 80122ba:	f001 f9a7 	bl	801360c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80122c2:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80122c4:	f001 f9d8 	bl	8013678 <vPortExitCritical>

	return uxReturn;
 80122c8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80122ca:	4618      	mov	r0, r3
 80122cc:	3710      	adds	r7, #16
 80122ce:	46bd      	mov	sp, r7
 80122d0:	bd80      	pop	{r7, pc}

080122d2 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80122d2:	b480      	push	{r7}
 80122d4:	b087      	sub	sp, #28
 80122d6:	af00      	add	r7, sp, #0
 80122d8:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80122de:	697b      	ldr	r3, [r7, #20]
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d10d      	bne.n	8012300 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 80122e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122e8:	b672      	cpsid	i
 80122ea:	f383 8811 	msr	BASEPRI, r3
 80122ee:	f3bf 8f6f 	isb	sy
 80122f2:	f3bf 8f4f 	dsb	sy
 80122f6:	b662      	cpsie	i
 80122f8:	60fb      	str	r3, [r7, #12]
}
 80122fa:	bf00      	nop
 80122fc:	bf00      	nop
 80122fe:	e7fd      	b.n	80122fc <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8012300:	697b      	ldr	r3, [r7, #20]
 8012302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012304:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8012306:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8012308:	4618      	mov	r0, r3
 801230a:	371c      	adds	r7, #28
 801230c:	46bd      	mov	sp, r7
 801230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012312:	4770      	bx	lr

08012314 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8012314:	b580      	push	{r7, lr}
 8012316:	b086      	sub	sp, #24
 8012318:	af00      	add	r7, sp, #0
 801231a:	60f8      	str	r0, [r7, #12]
 801231c:	60b9      	str	r1, [r7, #8]
 801231e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012320:	2300      	movs	r3, #0
 8012322:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012328:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801232e:	2b00      	cmp	r3, #0
 8012330:	d10d      	bne.n	801234e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	2b00      	cmp	r3, #0
 8012338:	d14d      	bne.n	80123d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801233a:	68fb      	ldr	r3, [r7, #12]
 801233c:	689b      	ldr	r3, [r3, #8]
 801233e:	4618      	mov	r0, r3
 8012340:	f000 ff60 	bl	8013204 <xTaskPriorityDisinherit>
 8012344:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8012346:	68fb      	ldr	r3, [r7, #12]
 8012348:	2200      	movs	r2, #0
 801234a:	609a      	str	r2, [r3, #8]
 801234c:	e043      	b.n	80123d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	2b00      	cmp	r3, #0
 8012352:	d119      	bne.n	8012388 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	6858      	ldr	r0, [r3, #4]
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801235c:	461a      	mov	r2, r3
 801235e:	68b9      	ldr	r1, [r7, #8]
 8012360:	f002 f858 	bl	8014414 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012364:	68fb      	ldr	r3, [r7, #12]
 8012366:	685a      	ldr	r2, [r3, #4]
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801236c:	441a      	add	r2, r3
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	685a      	ldr	r2, [r3, #4]
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	689b      	ldr	r3, [r3, #8]
 801237a:	429a      	cmp	r2, r3
 801237c:	d32b      	bcc.n	80123d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	681a      	ldr	r2, [r3, #0]
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	605a      	str	r2, [r3, #4]
 8012386:	e026      	b.n	80123d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	68d8      	ldr	r0, [r3, #12]
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012390:	461a      	mov	r2, r3
 8012392:	68b9      	ldr	r1, [r7, #8]
 8012394:	f002 f83e 	bl	8014414 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012398:	68fb      	ldr	r3, [r7, #12]
 801239a:	68da      	ldr	r2, [r3, #12]
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80123a0:	425b      	negs	r3, r3
 80123a2:	441a      	add	r2, r3
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	68da      	ldr	r2, [r3, #12]
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	429a      	cmp	r2, r3
 80123b2:	d207      	bcs.n	80123c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80123b4:	68fb      	ldr	r3, [r7, #12]
 80123b6:	689a      	ldr	r2, [r3, #8]
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80123bc:	425b      	negs	r3, r3
 80123be:	441a      	add	r2, r3
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	2b02      	cmp	r3, #2
 80123c8:	d105      	bne.n	80123d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80123ca:	693b      	ldr	r3, [r7, #16]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d002      	beq.n	80123d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80123d0:	693b      	ldr	r3, [r7, #16]
 80123d2:	3b01      	subs	r3, #1
 80123d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80123d6:	693b      	ldr	r3, [r7, #16]
 80123d8:	1c5a      	adds	r2, r3, #1
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80123de:	697b      	ldr	r3, [r7, #20]
}
 80123e0:	4618      	mov	r0, r3
 80123e2:	3718      	adds	r7, #24
 80123e4:	46bd      	mov	sp, r7
 80123e6:	bd80      	pop	{r7, pc}

080123e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b082      	sub	sp, #8
 80123ec:	af00      	add	r7, sp, #0
 80123ee:	6078      	str	r0, [r7, #4]
 80123f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	d018      	beq.n	801242c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	68da      	ldr	r2, [r3, #12]
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012402:	441a      	add	r2, r3
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	68da      	ldr	r2, [r3, #12]
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	689b      	ldr	r3, [r3, #8]
 8012410:	429a      	cmp	r2, r3
 8012412:	d303      	bcc.n	801241c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	681a      	ldr	r2, [r3, #0]
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	68d9      	ldr	r1, [r3, #12]
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012424:	461a      	mov	r2, r3
 8012426:	6838      	ldr	r0, [r7, #0]
 8012428:	f001 fff4 	bl	8014414 <memcpy>
	}
}
 801242c:	bf00      	nop
 801242e:	3708      	adds	r7, #8
 8012430:	46bd      	mov	sp, r7
 8012432:	bd80      	pop	{r7, pc}

08012434 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012434:	b580      	push	{r7, lr}
 8012436:	b084      	sub	sp, #16
 8012438:	af00      	add	r7, sp, #0
 801243a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801243c:	f001 f8e6 	bl	801360c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012446:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012448:	e011      	b.n	801246e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801244e:	2b00      	cmp	r3, #0
 8012450:	d012      	beq.n	8012478 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	3324      	adds	r3, #36	@ 0x24
 8012456:	4618      	mov	r0, r3
 8012458:	f000 fcec 	bl	8012e34 <xTaskRemoveFromEventList>
 801245c:	4603      	mov	r3, r0
 801245e:	2b00      	cmp	r3, #0
 8012460:	d001      	beq.n	8012466 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012462:	f000 fdcb 	bl	8012ffc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012466:	7bfb      	ldrb	r3, [r7, #15]
 8012468:	3b01      	subs	r3, #1
 801246a:	b2db      	uxtb	r3, r3
 801246c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801246e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012472:	2b00      	cmp	r3, #0
 8012474:	dce9      	bgt.n	801244a <prvUnlockQueue+0x16>
 8012476:	e000      	b.n	801247a <prvUnlockQueue+0x46>
					break;
 8012478:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	22ff      	movs	r2, #255	@ 0xff
 801247e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8012482:	f001 f8f9 	bl	8013678 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012486:	f001 f8c1 	bl	801360c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012490:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012492:	e011      	b.n	80124b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	691b      	ldr	r3, [r3, #16]
 8012498:	2b00      	cmp	r3, #0
 801249a:	d012      	beq.n	80124c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	3310      	adds	r3, #16
 80124a0:	4618      	mov	r0, r3
 80124a2:	f000 fcc7 	bl	8012e34 <xTaskRemoveFromEventList>
 80124a6:	4603      	mov	r3, r0
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d001      	beq.n	80124b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80124ac:	f000 fda6 	bl	8012ffc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80124b0:	7bbb      	ldrb	r3, [r7, #14]
 80124b2:	3b01      	subs	r3, #1
 80124b4:	b2db      	uxtb	r3, r3
 80124b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80124b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	dce9      	bgt.n	8012494 <prvUnlockQueue+0x60>
 80124c0:	e000      	b.n	80124c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80124c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	22ff      	movs	r2, #255	@ 0xff
 80124c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80124cc:	f001 f8d4 	bl	8013678 <vPortExitCritical>
}
 80124d0:	bf00      	nop
 80124d2:	3710      	adds	r7, #16
 80124d4:	46bd      	mov	sp, r7
 80124d6:	bd80      	pop	{r7, pc}

080124d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80124d8:	b580      	push	{r7, lr}
 80124da:	b084      	sub	sp, #16
 80124dc:	af00      	add	r7, sp, #0
 80124de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80124e0:	f001 f894 	bl	801360c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d102      	bne.n	80124f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80124ec:	2301      	movs	r3, #1
 80124ee:	60fb      	str	r3, [r7, #12]
 80124f0:	e001      	b.n	80124f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80124f2:	2300      	movs	r3, #0
 80124f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80124f6:	f001 f8bf 	bl	8013678 <vPortExitCritical>

	return xReturn;
 80124fa:	68fb      	ldr	r3, [r7, #12]
}
 80124fc:	4618      	mov	r0, r3
 80124fe:	3710      	adds	r7, #16
 8012500:	46bd      	mov	sp, r7
 8012502:	bd80      	pop	{r7, pc}

08012504 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b084      	sub	sp, #16
 8012508:	af00      	add	r7, sp, #0
 801250a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801250c:	f001 f87e 	bl	801360c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012518:	429a      	cmp	r2, r3
 801251a:	d102      	bne.n	8012522 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801251c:	2301      	movs	r3, #1
 801251e:	60fb      	str	r3, [r7, #12]
 8012520:	e001      	b.n	8012526 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8012522:	2300      	movs	r3, #0
 8012524:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012526:	f001 f8a7 	bl	8013678 <vPortExitCritical>

	return xReturn;
 801252a:	68fb      	ldr	r3, [r7, #12]
}
 801252c:	4618      	mov	r0, r3
 801252e:	3710      	adds	r7, #16
 8012530:	46bd      	mov	sp, r7
 8012532:	bd80      	pop	{r7, pc}

08012534 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8012534:	b580      	push	{r7, lr}
 8012536:	b08e      	sub	sp, #56	@ 0x38
 8012538:	af04      	add	r7, sp, #16
 801253a:	60f8      	str	r0, [r7, #12]
 801253c:	60b9      	str	r1, [r7, #8]
 801253e:	607a      	str	r2, [r7, #4]
 8012540:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012544:	2b00      	cmp	r3, #0
 8012546:	d10d      	bne.n	8012564 <xTaskCreateStatic+0x30>
	__asm volatile
 8012548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801254c:	b672      	cpsid	i
 801254e:	f383 8811 	msr	BASEPRI, r3
 8012552:	f3bf 8f6f 	isb	sy
 8012556:	f3bf 8f4f 	dsb	sy
 801255a:	b662      	cpsie	i
 801255c:	623b      	str	r3, [r7, #32]
}
 801255e:	bf00      	nop
 8012560:	bf00      	nop
 8012562:	e7fd      	b.n	8012560 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8012564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012566:	2b00      	cmp	r3, #0
 8012568:	d10d      	bne.n	8012586 <xTaskCreateStatic+0x52>
	__asm volatile
 801256a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801256e:	b672      	cpsid	i
 8012570:	f383 8811 	msr	BASEPRI, r3
 8012574:	f3bf 8f6f 	isb	sy
 8012578:	f3bf 8f4f 	dsb	sy
 801257c:	b662      	cpsie	i
 801257e:	61fb      	str	r3, [r7, #28]
}
 8012580:	bf00      	nop
 8012582:	bf00      	nop
 8012584:	e7fd      	b.n	8012582 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012586:	2358      	movs	r3, #88	@ 0x58
 8012588:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801258a:	693b      	ldr	r3, [r7, #16]
 801258c:	2b58      	cmp	r3, #88	@ 0x58
 801258e:	d00d      	beq.n	80125ac <xTaskCreateStatic+0x78>
	__asm volatile
 8012590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012594:	b672      	cpsid	i
 8012596:	f383 8811 	msr	BASEPRI, r3
 801259a:	f3bf 8f6f 	isb	sy
 801259e:	f3bf 8f4f 	dsb	sy
 80125a2:	b662      	cpsie	i
 80125a4:	61bb      	str	r3, [r7, #24]
}
 80125a6:	bf00      	nop
 80125a8:	bf00      	nop
 80125aa:	e7fd      	b.n	80125a8 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80125ac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80125ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d01e      	beq.n	80125f2 <xTaskCreateStatic+0xbe>
 80125b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d01b      	beq.n	80125f2 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80125ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125bc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80125be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80125c2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80125c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125c6:	2202      	movs	r2, #2
 80125c8:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80125cc:	2300      	movs	r3, #0
 80125ce:	9303      	str	r3, [sp, #12]
 80125d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125d2:	9302      	str	r3, [sp, #8]
 80125d4:	f107 0314 	add.w	r3, r7, #20
 80125d8:	9301      	str	r3, [sp, #4]
 80125da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125dc:	9300      	str	r3, [sp, #0]
 80125de:	683b      	ldr	r3, [r7, #0]
 80125e0:	687a      	ldr	r2, [r7, #4]
 80125e2:	68b9      	ldr	r1, [r7, #8]
 80125e4:	68f8      	ldr	r0, [r7, #12]
 80125e6:	f000 f850 	bl	801268a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80125ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80125ec:	f000 f8e2 	bl	80127b4 <prvAddNewTaskToReadyList>
 80125f0:	e001      	b.n	80125f6 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80125f2:	2300      	movs	r3, #0
 80125f4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80125f6:	697b      	ldr	r3, [r7, #20]
	}
 80125f8:	4618      	mov	r0, r3
 80125fa:	3728      	adds	r7, #40	@ 0x28
 80125fc:	46bd      	mov	sp, r7
 80125fe:	bd80      	pop	{r7, pc}

08012600 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012600:	b580      	push	{r7, lr}
 8012602:	b08c      	sub	sp, #48	@ 0x30
 8012604:	af04      	add	r7, sp, #16
 8012606:	60f8      	str	r0, [r7, #12]
 8012608:	60b9      	str	r1, [r7, #8]
 801260a:	603b      	str	r3, [r7, #0]
 801260c:	4613      	mov	r3, r2
 801260e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012610:	88fb      	ldrh	r3, [r7, #6]
 8012612:	009b      	lsls	r3, r3, #2
 8012614:	4618      	mov	r0, r3
 8012616:	f001 f927 	bl	8013868 <pvPortMalloc>
 801261a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801261c:	697b      	ldr	r3, [r7, #20]
 801261e:	2b00      	cmp	r3, #0
 8012620:	d00e      	beq.n	8012640 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012622:	2058      	movs	r0, #88	@ 0x58
 8012624:	f001 f920 	bl	8013868 <pvPortMalloc>
 8012628:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801262a:	69fb      	ldr	r3, [r7, #28]
 801262c:	2b00      	cmp	r3, #0
 801262e:	d003      	beq.n	8012638 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012630:	69fb      	ldr	r3, [r7, #28]
 8012632:	697a      	ldr	r2, [r7, #20]
 8012634:	631a      	str	r2, [r3, #48]	@ 0x30
 8012636:	e005      	b.n	8012644 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012638:	6978      	ldr	r0, [r7, #20]
 801263a:	f001 f9e7 	bl	8013a0c <vPortFree>
 801263e:	e001      	b.n	8012644 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012640:	2300      	movs	r3, #0
 8012642:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012644:	69fb      	ldr	r3, [r7, #28]
 8012646:	2b00      	cmp	r3, #0
 8012648:	d017      	beq.n	801267a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801264a:	69fb      	ldr	r3, [r7, #28]
 801264c:	2200      	movs	r2, #0
 801264e:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012652:	88fa      	ldrh	r2, [r7, #6]
 8012654:	2300      	movs	r3, #0
 8012656:	9303      	str	r3, [sp, #12]
 8012658:	69fb      	ldr	r3, [r7, #28]
 801265a:	9302      	str	r3, [sp, #8]
 801265c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801265e:	9301      	str	r3, [sp, #4]
 8012660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012662:	9300      	str	r3, [sp, #0]
 8012664:	683b      	ldr	r3, [r7, #0]
 8012666:	68b9      	ldr	r1, [r7, #8]
 8012668:	68f8      	ldr	r0, [r7, #12]
 801266a:	f000 f80e 	bl	801268a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801266e:	69f8      	ldr	r0, [r7, #28]
 8012670:	f000 f8a0 	bl	80127b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012674:	2301      	movs	r3, #1
 8012676:	61bb      	str	r3, [r7, #24]
 8012678:	e002      	b.n	8012680 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801267a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801267e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012680:	69bb      	ldr	r3, [r7, #24]
	}
 8012682:	4618      	mov	r0, r3
 8012684:	3720      	adds	r7, #32
 8012686:	46bd      	mov	sp, r7
 8012688:	bd80      	pop	{r7, pc}

0801268a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801268a:	b580      	push	{r7, lr}
 801268c:	b088      	sub	sp, #32
 801268e:	af00      	add	r7, sp, #0
 8012690:	60f8      	str	r0, [r7, #12]
 8012692:	60b9      	str	r1, [r7, #8]
 8012694:	607a      	str	r2, [r7, #4]
 8012696:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801269a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	009b      	lsls	r3, r3, #2
 80126a0:	461a      	mov	r2, r3
 80126a2:	21a5      	movs	r1, #165	@ 0xa5
 80126a4:	f001 fe72 	bl	801438c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80126a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80126ac:	6879      	ldr	r1, [r7, #4]
 80126ae:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80126b2:	440b      	add	r3, r1
 80126b4:	009b      	lsls	r3, r3, #2
 80126b6:	4413      	add	r3, r2
 80126b8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80126ba:	69bb      	ldr	r3, [r7, #24]
 80126bc:	f023 0307 	bic.w	r3, r3, #7
 80126c0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80126c2:	69bb      	ldr	r3, [r7, #24]
 80126c4:	f003 0307 	and.w	r3, r3, #7
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d00d      	beq.n	80126e8 <prvInitialiseNewTask+0x5e>
	__asm volatile
 80126cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126d0:	b672      	cpsid	i
 80126d2:	f383 8811 	msr	BASEPRI, r3
 80126d6:	f3bf 8f6f 	isb	sy
 80126da:	f3bf 8f4f 	dsb	sy
 80126de:	b662      	cpsie	i
 80126e0:	617b      	str	r3, [r7, #20]
}
 80126e2:	bf00      	nop
 80126e4:	bf00      	nop
 80126e6:	e7fd      	b.n	80126e4 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80126e8:	68bb      	ldr	r3, [r7, #8]
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	d01f      	beq.n	801272e <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80126ee:	2300      	movs	r3, #0
 80126f0:	61fb      	str	r3, [r7, #28]
 80126f2:	e012      	b.n	801271a <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80126f4:	68ba      	ldr	r2, [r7, #8]
 80126f6:	69fb      	ldr	r3, [r7, #28]
 80126f8:	4413      	add	r3, r2
 80126fa:	7819      	ldrb	r1, [r3, #0]
 80126fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80126fe:	69fb      	ldr	r3, [r7, #28]
 8012700:	4413      	add	r3, r2
 8012702:	3334      	adds	r3, #52	@ 0x34
 8012704:	460a      	mov	r2, r1
 8012706:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012708:	68ba      	ldr	r2, [r7, #8]
 801270a:	69fb      	ldr	r3, [r7, #28]
 801270c:	4413      	add	r3, r2
 801270e:	781b      	ldrb	r3, [r3, #0]
 8012710:	2b00      	cmp	r3, #0
 8012712:	d006      	beq.n	8012722 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012714:	69fb      	ldr	r3, [r7, #28]
 8012716:	3301      	adds	r3, #1
 8012718:	61fb      	str	r3, [r7, #28]
 801271a:	69fb      	ldr	r3, [r7, #28]
 801271c:	2b0f      	cmp	r3, #15
 801271e:	d9e9      	bls.n	80126f4 <prvInitialiseNewTask+0x6a>
 8012720:	e000      	b.n	8012724 <prvInitialiseNewTask+0x9a>
			{
				break;
 8012722:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012726:	2200      	movs	r2, #0
 8012728:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801272c:	e003      	b.n	8012736 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801272e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012730:	2200      	movs	r2, #0
 8012732:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012738:	2b06      	cmp	r3, #6
 801273a:	d901      	bls.n	8012740 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801273c:	2306      	movs	r3, #6
 801273e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012742:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012744:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012748:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801274a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 801274c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801274e:	2200      	movs	r2, #0
 8012750:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012754:	3304      	adds	r3, #4
 8012756:	4618      	mov	r0, r3
 8012758:	f7ff f892 	bl	8011880 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801275c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801275e:	3318      	adds	r3, #24
 8012760:	4618      	mov	r0, r3
 8012762:	f7ff f88d 	bl	8011880 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012768:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801276a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801276c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801276e:	f1c3 0207 	rsb	r2, r3, #7
 8012772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012774:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012778:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801277a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 801277c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801277e:	2200      	movs	r2, #0
 8012780:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012784:	2200      	movs	r2, #0
 8012786:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801278a:	2200      	movs	r2, #0
 801278c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012790:	683a      	ldr	r2, [r7, #0]
 8012792:	68f9      	ldr	r1, [r7, #12]
 8012794:	69b8      	ldr	r0, [r7, #24]
 8012796:	f000 fe27 	bl	80133e8 <pxPortInitialiseStack>
 801279a:	4602      	mov	r2, r0
 801279c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801279e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80127a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d002      	beq.n	80127ac <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80127a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127aa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80127ac:	bf00      	nop
 80127ae:	3720      	adds	r7, #32
 80127b0:	46bd      	mov	sp, r7
 80127b2:	bd80      	pop	{r7, pc}

080127b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80127b4:	b580      	push	{r7, lr}
 80127b6:	b082      	sub	sp, #8
 80127b8:	af00      	add	r7, sp, #0
 80127ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80127bc:	f000 ff26 	bl	801360c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80127c0:	4b2a      	ldr	r3, [pc, #168]	@ (801286c <prvAddNewTaskToReadyList+0xb8>)
 80127c2:	681b      	ldr	r3, [r3, #0]
 80127c4:	3301      	adds	r3, #1
 80127c6:	4a29      	ldr	r2, [pc, #164]	@ (801286c <prvAddNewTaskToReadyList+0xb8>)
 80127c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80127ca:	4b29      	ldr	r3, [pc, #164]	@ (8012870 <prvAddNewTaskToReadyList+0xbc>)
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d109      	bne.n	80127e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80127d2:	4a27      	ldr	r2, [pc, #156]	@ (8012870 <prvAddNewTaskToReadyList+0xbc>)
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80127d8:	4b24      	ldr	r3, [pc, #144]	@ (801286c <prvAddNewTaskToReadyList+0xb8>)
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	2b01      	cmp	r3, #1
 80127de:	d110      	bne.n	8012802 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80127e0:	f000 fc32 	bl	8013048 <prvInitialiseTaskLists>
 80127e4:	e00d      	b.n	8012802 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80127e6:	4b23      	ldr	r3, [pc, #140]	@ (8012874 <prvAddNewTaskToReadyList+0xc0>)
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d109      	bne.n	8012802 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80127ee:	4b20      	ldr	r3, [pc, #128]	@ (8012870 <prvAddNewTaskToReadyList+0xbc>)
 80127f0:	681b      	ldr	r3, [r3, #0]
 80127f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127f8:	429a      	cmp	r2, r3
 80127fa:	d802      	bhi.n	8012802 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80127fc:	4a1c      	ldr	r2, [pc, #112]	@ (8012870 <prvAddNewTaskToReadyList+0xbc>)
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012802:	4b1d      	ldr	r3, [pc, #116]	@ (8012878 <prvAddNewTaskToReadyList+0xc4>)
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	3301      	adds	r3, #1
 8012808:	4a1b      	ldr	r2, [pc, #108]	@ (8012878 <prvAddNewTaskToReadyList+0xc4>)
 801280a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012810:	2201      	movs	r2, #1
 8012812:	409a      	lsls	r2, r3
 8012814:	4b19      	ldr	r3, [pc, #100]	@ (801287c <prvAddNewTaskToReadyList+0xc8>)
 8012816:	681b      	ldr	r3, [r3, #0]
 8012818:	4313      	orrs	r3, r2
 801281a:	4a18      	ldr	r2, [pc, #96]	@ (801287c <prvAddNewTaskToReadyList+0xc8>)
 801281c:	6013      	str	r3, [r2, #0]
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012822:	4613      	mov	r3, r2
 8012824:	009b      	lsls	r3, r3, #2
 8012826:	4413      	add	r3, r2
 8012828:	009b      	lsls	r3, r3, #2
 801282a:	4a15      	ldr	r2, [pc, #84]	@ (8012880 <prvAddNewTaskToReadyList+0xcc>)
 801282c:	441a      	add	r2, r3
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	3304      	adds	r3, #4
 8012832:	4619      	mov	r1, r3
 8012834:	4610      	mov	r0, r2
 8012836:	f7ff f830 	bl	801189a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801283a:	f000 ff1d 	bl	8013678 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801283e:	4b0d      	ldr	r3, [pc, #52]	@ (8012874 <prvAddNewTaskToReadyList+0xc0>)
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	2b00      	cmp	r3, #0
 8012844:	d00e      	beq.n	8012864 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012846:	4b0a      	ldr	r3, [pc, #40]	@ (8012870 <prvAddNewTaskToReadyList+0xbc>)
 8012848:	681b      	ldr	r3, [r3, #0]
 801284a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012850:	429a      	cmp	r2, r3
 8012852:	d207      	bcs.n	8012864 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012854:	4b0b      	ldr	r3, [pc, #44]	@ (8012884 <prvAddNewTaskToReadyList+0xd0>)
 8012856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801285a:	601a      	str	r2, [r3, #0]
 801285c:	f3bf 8f4f 	dsb	sy
 8012860:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012864:	bf00      	nop
 8012866:	3708      	adds	r7, #8
 8012868:	46bd      	mov	sp, r7
 801286a:	bd80      	pop	{r7, pc}
 801286c:	2000115c 	.word	0x2000115c
 8012870:	2000105c 	.word	0x2000105c
 8012874:	20001168 	.word	0x20001168
 8012878:	20001178 	.word	0x20001178
 801287c:	20001164 	.word	0x20001164
 8012880:	20001060 	.word	0x20001060
 8012884:	e000ed04 	.word	0xe000ed04

08012888 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012888:	b580      	push	{r7, lr}
 801288a:	b084      	sub	sp, #16
 801288c:	af00      	add	r7, sp, #0
 801288e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012890:	2300      	movs	r3, #0
 8012892:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	2b00      	cmp	r3, #0
 8012898:	d01a      	beq.n	80128d0 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801289a:	4b15      	ldr	r3, [pc, #84]	@ (80128f0 <vTaskDelay+0x68>)
 801289c:	681b      	ldr	r3, [r3, #0]
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d00d      	beq.n	80128be <vTaskDelay+0x36>
	__asm volatile
 80128a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128a6:	b672      	cpsid	i
 80128a8:	f383 8811 	msr	BASEPRI, r3
 80128ac:	f3bf 8f6f 	isb	sy
 80128b0:	f3bf 8f4f 	dsb	sy
 80128b4:	b662      	cpsie	i
 80128b6:	60bb      	str	r3, [r7, #8]
}
 80128b8:	bf00      	nop
 80128ba:	bf00      	nop
 80128bc:	e7fd      	b.n	80128ba <vTaskDelay+0x32>
			vTaskSuspendAll();
 80128be:	f000 f881 	bl	80129c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80128c2:	2100      	movs	r1, #0
 80128c4:	6878      	ldr	r0, [r7, #4]
 80128c6:	f000 fd29 	bl	801331c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80128ca:	f000 f889 	bl	80129e0 <xTaskResumeAll>
 80128ce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d107      	bne.n	80128e6 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80128d6:	4b07      	ldr	r3, [pc, #28]	@ (80128f4 <vTaskDelay+0x6c>)
 80128d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80128dc:	601a      	str	r2, [r3, #0]
 80128de:	f3bf 8f4f 	dsb	sy
 80128e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80128e6:	bf00      	nop
 80128e8:	3710      	adds	r7, #16
 80128ea:	46bd      	mov	sp, r7
 80128ec:	bd80      	pop	{r7, pc}
 80128ee:	bf00      	nop
 80128f0:	20001184 	.word	0x20001184
 80128f4:	e000ed04 	.word	0xe000ed04

080128f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80128f8:	b580      	push	{r7, lr}
 80128fa:	b08a      	sub	sp, #40	@ 0x28
 80128fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80128fe:	2300      	movs	r3, #0
 8012900:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012902:	2300      	movs	r3, #0
 8012904:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012906:	463a      	mov	r2, r7
 8012908:	1d39      	adds	r1, r7, #4
 801290a:	f107 0308 	add.w	r3, r7, #8
 801290e:	4618      	mov	r0, r3
 8012910:	f7ed fe2e 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012914:	6839      	ldr	r1, [r7, #0]
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	68ba      	ldr	r2, [r7, #8]
 801291a:	9202      	str	r2, [sp, #8]
 801291c:	9301      	str	r3, [sp, #4]
 801291e:	2300      	movs	r3, #0
 8012920:	9300      	str	r3, [sp, #0]
 8012922:	2300      	movs	r3, #0
 8012924:	460a      	mov	r2, r1
 8012926:	4921      	ldr	r1, [pc, #132]	@ (80129ac <vTaskStartScheduler+0xb4>)
 8012928:	4821      	ldr	r0, [pc, #132]	@ (80129b0 <vTaskStartScheduler+0xb8>)
 801292a:	f7ff fe03 	bl	8012534 <xTaskCreateStatic>
 801292e:	4603      	mov	r3, r0
 8012930:	4a20      	ldr	r2, [pc, #128]	@ (80129b4 <vTaskStartScheduler+0xbc>)
 8012932:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012934:	4b1f      	ldr	r3, [pc, #124]	@ (80129b4 <vTaskStartScheduler+0xbc>)
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	2b00      	cmp	r3, #0
 801293a:	d002      	beq.n	8012942 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801293c:	2301      	movs	r3, #1
 801293e:	617b      	str	r3, [r7, #20]
 8012940:	e001      	b.n	8012946 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012942:	2300      	movs	r3, #0
 8012944:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012946:	697b      	ldr	r3, [r7, #20]
 8012948:	2b01      	cmp	r3, #1
 801294a:	d118      	bne.n	801297e <vTaskStartScheduler+0x86>
	__asm volatile
 801294c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012950:	b672      	cpsid	i
 8012952:	f383 8811 	msr	BASEPRI, r3
 8012956:	f3bf 8f6f 	isb	sy
 801295a:	f3bf 8f4f 	dsb	sy
 801295e:	b662      	cpsie	i
 8012960:	613b      	str	r3, [r7, #16]
}
 8012962:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012964:	4b14      	ldr	r3, [pc, #80]	@ (80129b8 <vTaskStartScheduler+0xc0>)
 8012966:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801296a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801296c:	4b13      	ldr	r3, [pc, #76]	@ (80129bc <vTaskStartScheduler+0xc4>)
 801296e:	2201      	movs	r2, #1
 8012970:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012972:	4b13      	ldr	r3, [pc, #76]	@ (80129c0 <vTaskStartScheduler+0xc8>)
 8012974:	2200      	movs	r2, #0
 8012976:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012978:	f000 fdca 	bl	8013510 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801297c:	e011      	b.n	80129a2 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801297e:	697b      	ldr	r3, [r7, #20]
 8012980:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012984:	d10d      	bne.n	80129a2 <vTaskStartScheduler+0xaa>
	__asm volatile
 8012986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801298a:	b672      	cpsid	i
 801298c:	f383 8811 	msr	BASEPRI, r3
 8012990:	f3bf 8f6f 	isb	sy
 8012994:	f3bf 8f4f 	dsb	sy
 8012998:	b662      	cpsie	i
 801299a:	60fb      	str	r3, [r7, #12]
}
 801299c:	bf00      	nop
 801299e:	bf00      	nop
 80129a0:	e7fd      	b.n	801299e <vTaskStartScheduler+0xa6>
}
 80129a2:	bf00      	nop
 80129a4:	3718      	adds	r7, #24
 80129a6:	46bd      	mov	sp, r7
 80129a8:	bd80      	pop	{r7, pc}
 80129aa:	bf00      	nop
 80129ac:	08014550 	.word	0x08014550
 80129b0:	08013015 	.word	0x08013015
 80129b4:	20001180 	.word	0x20001180
 80129b8:	2000117c 	.word	0x2000117c
 80129bc:	20001168 	.word	0x20001168
 80129c0:	20001160 	.word	0x20001160

080129c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80129c4:	b480      	push	{r7}
 80129c6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80129c8:	4b04      	ldr	r3, [pc, #16]	@ (80129dc <vTaskSuspendAll+0x18>)
 80129ca:	681b      	ldr	r3, [r3, #0]
 80129cc:	3301      	adds	r3, #1
 80129ce:	4a03      	ldr	r2, [pc, #12]	@ (80129dc <vTaskSuspendAll+0x18>)
 80129d0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80129d2:	bf00      	nop
 80129d4:	46bd      	mov	sp, r7
 80129d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129da:	4770      	bx	lr
 80129dc:	20001184 	.word	0x20001184

080129e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	b084      	sub	sp, #16
 80129e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80129e6:	2300      	movs	r3, #0
 80129e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80129ea:	2300      	movs	r3, #0
 80129ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80129ee:	4b43      	ldr	r3, [pc, #268]	@ (8012afc <xTaskResumeAll+0x11c>)
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d10d      	bne.n	8012a12 <xTaskResumeAll+0x32>
	__asm volatile
 80129f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129fa:	b672      	cpsid	i
 80129fc:	f383 8811 	msr	BASEPRI, r3
 8012a00:	f3bf 8f6f 	isb	sy
 8012a04:	f3bf 8f4f 	dsb	sy
 8012a08:	b662      	cpsie	i
 8012a0a:	603b      	str	r3, [r7, #0]
}
 8012a0c:	bf00      	nop
 8012a0e:	bf00      	nop
 8012a10:	e7fd      	b.n	8012a0e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012a12:	f000 fdfb 	bl	801360c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012a16:	4b39      	ldr	r3, [pc, #228]	@ (8012afc <xTaskResumeAll+0x11c>)
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	3b01      	subs	r3, #1
 8012a1c:	4a37      	ldr	r2, [pc, #220]	@ (8012afc <xTaskResumeAll+0x11c>)
 8012a1e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012a20:	4b36      	ldr	r3, [pc, #216]	@ (8012afc <xTaskResumeAll+0x11c>)
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	d161      	bne.n	8012aec <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012a28:	4b35      	ldr	r3, [pc, #212]	@ (8012b00 <xTaskResumeAll+0x120>)
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d05d      	beq.n	8012aec <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012a30:	e02e      	b.n	8012a90 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012a32:	4b34      	ldr	r3, [pc, #208]	@ (8012b04 <xTaskResumeAll+0x124>)
 8012a34:	68db      	ldr	r3, [r3, #12]
 8012a36:	68db      	ldr	r3, [r3, #12]
 8012a38:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	3318      	adds	r3, #24
 8012a3e:	4618      	mov	r0, r3
 8012a40:	f7fe ff88 	bl	8011954 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012a44:	68fb      	ldr	r3, [r7, #12]
 8012a46:	3304      	adds	r3, #4
 8012a48:	4618      	mov	r0, r3
 8012a4a:	f7fe ff83 	bl	8011954 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012a4e:	68fb      	ldr	r3, [r7, #12]
 8012a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a52:	2201      	movs	r2, #1
 8012a54:	409a      	lsls	r2, r3
 8012a56:	4b2c      	ldr	r3, [pc, #176]	@ (8012b08 <xTaskResumeAll+0x128>)
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	4313      	orrs	r3, r2
 8012a5c:	4a2a      	ldr	r2, [pc, #168]	@ (8012b08 <xTaskResumeAll+0x128>)
 8012a5e:	6013      	str	r3, [r2, #0]
 8012a60:	68fb      	ldr	r3, [r7, #12]
 8012a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a64:	4613      	mov	r3, r2
 8012a66:	009b      	lsls	r3, r3, #2
 8012a68:	4413      	add	r3, r2
 8012a6a:	009b      	lsls	r3, r3, #2
 8012a6c:	4a27      	ldr	r2, [pc, #156]	@ (8012b0c <xTaskResumeAll+0x12c>)
 8012a6e:	441a      	add	r2, r3
 8012a70:	68fb      	ldr	r3, [r7, #12]
 8012a72:	3304      	adds	r3, #4
 8012a74:	4619      	mov	r1, r3
 8012a76:	4610      	mov	r0, r2
 8012a78:	f7fe ff0f 	bl	801189a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a80:	4b23      	ldr	r3, [pc, #140]	@ (8012b10 <xTaskResumeAll+0x130>)
 8012a82:	681b      	ldr	r3, [r3, #0]
 8012a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a86:	429a      	cmp	r2, r3
 8012a88:	d302      	bcc.n	8012a90 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8012a8a:	4b22      	ldr	r3, [pc, #136]	@ (8012b14 <xTaskResumeAll+0x134>)
 8012a8c:	2201      	movs	r2, #1
 8012a8e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012a90:	4b1c      	ldr	r3, [pc, #112]	@ (8012b04 <xTaskResumeAll+0x124>)
 8012a92:	681b      	ldr	r3, [r3, #0]
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d1cc      	bne.n	8012a32 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012a98:	68fb      	ldr	r3, [r7, #12]
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d001      	beq.n	8012aa2 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012a9e:	f000 fb73 	bl	8013188 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8012aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8012b18 <xTaskResumeAll+0x138>)
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d010      	beq.n	8012ad0 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012aae:	f000 f859 	bl	8012b64 <xTaskIncrementTick>
 8012ab2:	4603      	mov	r3, r0
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d002      	beq.n	8012abe <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8012ab8:	4b16      	ldr	r3, [pc, #88]	@ (8012b14 <xTaskResumeAll+0x134>)
 8012aba:	2201      	movs	r2, #1
 8012abc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	3b01      	subs	r3, #1
 8012ac2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d1f1      	bne.n	8012aae <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8012aca:	4b13      	ldr	r3, [pc, #76]	@ (8012b18 <xTaskResumeAll+0x138>)
 8012acc:	2200      	movs	r2, #0
 8012ace:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012ad0:	4b10      	ldr	r3, [pc, #64]	@ (8012b14 <xTaskResumeAll+0x134>)
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d009      	beq.n	8012aec <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012ad8:	2301      	movs	r3, #1
 8012ada:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012adc:	4b0f      	ldr	r3, [pc, #60]	@ (8012b1c <xTaskResumeAll+0x13c>)
 8012ade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012ae2:	601a      	str	r2, [r3, #0]
 8012ae4:	f3bf 8f4f 	dsb	sy
 8012ae8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012aec:	f000 fdc4 	bl	8013678 <vPortExitCritical>

	return xAlreadyYielded;
 8012af0:	68bb      	ldr	r3, [r7, #8]
}
 8012af2:	4618      	mov	r0, r3
 8012af4:	3710      	adds	r7, #16
 8012af6:	46bd      	mov	sp, r7
 8012af8:	bd80      	pop	{r7, pc}
 8012afa:	bf00      	nop
 8012afc:	20001184 	.word	0x20001184
 8012b00:	2000115c 	.word	0x2000115c
 8012b04:	2000111c 	.word	0x2000111c
 8012b08:	20001164 	.word	0x20001164
 8012b0c:	20001060 	.word	0x20001060
 8012b10:	2000105c 	.word	0x2000105c
 8012b14:	20001170 	.word	0x20001170
 8012b18:	2000116c 	.word	0x2000116c
 8012b1c:	e000ed04 	.word	0xe000ed04

08012b20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012b20:	b480      	push	{r7}
 8012b22:	b083      	sub	sp, #12
 8012b24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012b26:	4b05      	ldr	r3, [pc, #20]	@ (8012b3c <xTaskGetTickCount+0x1c>)
 8012b28:	681b      	ldr	r3, [r3, #0]
 8012b2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012b2c:	687b      	ldr	r3, [r7, #4]
}
 8012b2e:	4618      	mov	r0, r3
 8012b30:	370c      	adds	r7, #12
 8012b32:	46bd      	mov	sp, r7
 8012b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b38:	4770      	bx	lr
 8012b3a:	bf00      	nop
 8012b3c:	20001160 	.word	0x20001160

08012b40 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b082      	sub	sp, #8
 8012b44:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012b46:	f000 fe49 	bl	80137dc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8012b4a:	2300      	movs	r3, #0
 8012b4c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8012b4e:	4b04      	ldr	r3, [pc, #16]	@ (8012b60 <xTaskGetTickCountFromISR+0x20>)
 8012b50:	681b      	ldr	r3, [r3, #0]
 8012b52:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012b54:	683b      	ldr	r3, [r7, #0]
}
 8012b56:	4618      	mov	r0, r3
 8012b58:	3708      	adds	r7, #8
 8012b5a:	46bd      	mov	sp, r7
 8012b5c:	bd80      	pop	{r7, pc}
 8012b5e:	bf00      	nop
 8012b60:	20001160 	.word	0x20001160

08012b64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012b64:	b580      	push	{r7, lr}
 8012b66:	b086      	sub	sp, #24
 8012b68:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012b6a:	2300      	movs	r3, #0
 8012b6c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012b6e:	4b50      	ldr	r3, [pc, #320]	@ (8012cb0 <xTaskIncrementTick+0x14c>)
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	f040 808b 	bne.w	8012c8e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012b78:	4b4e      	ldr	r3, [pc, #312]	@ (8012cb4 <xTaskIncrementTick+0x150>)
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	3301      	adds	r3, #1
 8012b7e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012b80:	4a4c      	ldr	r2, [pc, #304]	@ (8012cb4 <xTaskIncrementTick+0x150>)
 8012b82:	693b      	ldr	r3, [r7, #16]
 8012b84:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012b86:	693b      	ldr	r3, [r7, #16]
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d123      	bne.n	8012bd4 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8012b8c:	4b4a      	ldr	r3, [pc, #296]	@ (8012cb8 <xTaskIncrementTick+0x154>)
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d00d      	beq.n	8012bb2 <xTaskIncrementTick+0x4e>
	__asm volatile
 8012b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b9a:	b672      	cpsid	i
 8012b9c:	f383 8811 	msr	BASEPRI, r3
 8012ba0:	f3bf 8f6f 	isb	sy
 8012ba4:	f3bf 8f4f 	dsb	sy
 8012ba8:	b662      	cpsie	i
 8012baa:	603b      	str	r3, [r7, #0]
}
 8012bac:	bf00      	nop
 8012bae:	bf00      	nop
 8012bb0:	e7fd      	b.n	8012bae <xTaskIncrementTick+0x4a>
 8012bb2:	4b41      	ldr	r3, [pc, #260]	@ (8012cb8 <xTaskIncrementTick+0x154>)
 8012bb4:	681b      	ldr	r3, [r3, #0]
 8012bb6:	60fb      	str	r3, [r7, #12]
 8012bb8:	4b40      	ldr	r3, [pc, #256]	@ (8012cbc <xTaskIncrementTick+0x158>)
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	4a3e      	ldr	r2, [pc, #248]	@ (8012cb8 <xTaskIncrementTick+0x154>)
 8012bbe:	6013      	str	r3, [r2, #0]
 8012bc0:	4a3e      	ldr	r2, [pc, #248]	@ (8012cbc <xTaskIncrementTick+0x158>)
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	6013      	str	r3, [r2, #0]
 8012bc6:	4b3e      	ldr	r3, [pc, #248]	@ (8012cc0 <xTaskIncrementTick+0x15c>)
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	3301      	adds	r3, #1
 8012bcc:	4a3c      	ldr	r2, [pc, #240]	@ (8012cc0 <xTaskIncrementTick+0x15c>)
 8012bce:	6013      	str	r3, [r2, #0]
 8012bd0:	f000 fada 	bl	8013188 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012bd4:	4b3b      	ldr	r3, [pc, #236]	@ (8012cc4 <xTaskIncrementTick+0x160>)
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	693a      	ldr	r2, [r7, #16]
 8012bda:	429a      	cmp	r2, r3
 8012bdc:	d348      	bcc.n	8012c70 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012bde:	4b36      	ldr	r3, [pc, #216]	@ (8012cb8 <xTaskIncrementTick+0x154>)
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d104      	bne.n	8012bf2 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012be8:	4b36      	ldr	r3, [pc, #216]	@ (8012cc4 <xTaskIncrementTick+0x160>)
 8012bea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012bee:	601a      	str	r2, [r3, #0]
					break;
 8012bf0:	e03e      	b.n	8012c70 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bf2:	4b31      	ldr	r3, [pc, #196]	@ (8012cb8 <xTaskIncrementTick+0x154>)
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	68db      	ldr	r3, [r3, #12]
 8012bf8:	68db      	ldr	r3, [r3, #12]
 8012bfa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012bfc:	68bb      	ldr	r3, [r7, #8]
 8012bfe:	685b      	ldr	r3, [r3, #4]
 8012c00:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012c02:	693a      	ldr	r2, [r7, #16]
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	429a      	cmp	r2, r3
 8012c08:	d203      	bcs.n	8012c12 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012c0a:	4a2e      	ldr	r2, [pc, #184]	@ (8012cc4 <xTaskIncrementTick+0x160>)
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012c10:	e02e      	b.n	8012c70 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012c12:	68bb      	ldr	r3, [r7, #8]
 8012c14:	3304      	adds	r3, #4
 8012c16:	4618      	mov	r0, r3
 8012c18:	f7fe fe9c 	bl	8011954 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012c1c:	68bb      	ldr	r3, [r7, #8]
 8012c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d004      	beq.n	8012c2e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012c24:	68bb      	ldr	r3, [r7, #8]
 8012c26:	3318      	adds	r3, #24
 8012c28:	4618      	mov	r0, r3
 8012c2a:	f7fe fe93 	bl	8011954 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012c2e:	68bb      	ldr	r3, [r7, #8]
 8012c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c32:	2201      	movs	r2, #1
 8012c34:	409a      	lsls	r2, r3
 8012c36:	4b24      	ldr	r3, [pc, #144]	@ (8012cc8 <xTaskIncrementTick+0x164>)
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	4313      	orrs	r3, r2
 8012c3c:	4a22      	ldr	r2, [pc, #136]	@ (8012cc8 <xTaskIncrementTick+0x164>)
 8012c3e:	6013      	str	r3, [r2, #0]
 8012c40:	68bb      	ldr	r3, [r7, #8]
 8012c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c44:	4613      	mov	r3, r2
 8012c46:	009b      	lsls	r3, r3, #2
 8012c48:	4413      	add	r3, r2
 8012c4a:	009b      	lsls	r3, r3, #2
 8012c4c:	4a1f      	ldr	r2, [pc, #124]	@ (8012ccc <xTaskIncrementTick+0x168>)
 8012c4e:	441a      	add	r2, r3
 8012c50:	68bb      	ldr	r3, [r7, #8]
 8012c52:	3304      	adds	r3, #4
 8012c54:	4619      	mov	r1, r3
 8012c56:	4610      	mov	r0, r2
 8012c58:	f7fe fe1f 	bl	801189a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012c5c:	68bb      	ldr	r3, [r7, #8]
 8012c5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c60:	4b1b      	ldr	r3, [pc, #108]	@ (8012cd0 <xTaskIncrementTick+0x16c>)
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c66:	429a      	cmp	r2, r3
 8012c68:	d3b9      	bcc.n	8012bde <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8012c6a:	2301      	movs	r3, #1
 8012c6c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012c6e:	e7b6      	b.n	8012bde <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012c70:	4b17      	ldr	r3, [pc, #92]	@ (8012cd0 <xTaskIncrementTick+0x16c>)
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c76:	4915      	ldr	r1, [pc, #84]	@ (8012ccc <xTaskIncrementTick+0x168>)
 8012c78:	4613      	mov	r3, r2
 8012c7a:	009b      	lsls	r3, r3, #2
 8012c7c:	4413      	add	r3, r2
 8012c7e:	009b      	lsls	r3, r3, #2
 8012c80:	440b      	add	r3, r1
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	2b01      	cmp	r3, #1
 8012c86:	d907      	bls.n	8012c98 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8012c88:	2301      	movs	r3, #1
 8012c8a:	617b      	str	r3, [r7, #20]
 8012c8c:	e004      	b.n	8012c98 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8012c8e:	4b11      	ldr	r3, [pc, #68]	@ (8012cd4 <xTaskIncrementTick+0x170>)
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	3301      	adds	r3, #1
 8012c94:	4a0f      	ldr	r2, [pc, #60]	@ (8012cd4 <xTaskIncrementTick+0x170>)
 8012c96:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8012c98:	4b0f      	ldr	r3, [pc, #60]	@ (8012cd8 <xTaskIncrementTick+0x174>)
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d001      	beq.n	8012ca4 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8012ca0:	2301      	movs	r3, #1
 8012ca2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8012ca4:	697b      	ldr	r3, [r7, #20]
}
 8012ca6:	4618      	mov	r0, r3
 8012ca8:	3718      	adds	r7, #24
 8012caa:	46bd      	mov	sp, r7
 8012cac:	bd80      	pop	{r7, pc}
 8012cae:	bf00      	nop
 8012cb0:	20001184 	.word	0x20001184
 8012cb4:	20001160 	.word	0x20001160
 8012cb8:	20001114 	.word	0x20001114
 8012cbc:	20001118 	.word	0x20001118
 8012cc0:	20001174 	.word	0x20001174
 8012cc4:	2000117c 	.word	0x2000117c
 8012cc8:	20001164 	.word	0x20001164
 8012ccc:	20001060 	.word	0x20001060
 8012cd0:	2000105c 	.word	0x2000105c
 8012cd4:	2000116c 	.word	0x2000116c
 8012cd8:	20001170 	.word	0x20001170

08012cdc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012cdc:	b580      	push	{r7, lr}
 8012cde:	b088      	sub	sp, #32
 8012ce0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012ce2:	4b3b      	ldr	r3, [pc, #236]	@ (8012dd0 <vTaskSwitchContext+0xf4>)
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d003      	beq.n	8012cf2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012cea:	4b3a      	ldr	r3, [pc, #232]	@ (8012dd4 <vTaskSwitchContext+0xf8>)
 8012cec:	2201      	movs	r2, #1
 8012cee:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012cf0:	e069      	b.n	8012dc6 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8012cf2:	4b38      	ldr	r3, [pc, #224]	@ (8012dd4 <vTaskSwitchContext+0xf8>)
 8012cf4:	2200      	movs	r2, #0
 8012cf6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8012cf8:	4b37      	ldr	r3, [pc, #220]	@ (8012dd8 <vTaskSwitchContext+0xfc>)
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012cfe:	61fb      	str	r3, [r7, #28]
 8012d00:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8012d04:	61bb      	str	r3, [r7, #24]
 8012d06:	69fb      	ldr	r3, [r7, #28]
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	69ba      	ldr	r2, [r7, #24]
 8012d0c:	429a      	cmp	r2, r3
 8012d0e:	d111      	bne.n	8012d34 <vTaskSwitchContext+0x58>
 8012d10:	69fb      	ldr	r3, [r7, #28]
 8012d12:	3304      	adds	r3, #4
 8012d14:	681b      	ldr	r3, [r3, #0]
 8012d16:	69ba      	ldr	r2, [r7, #24]
 8012d18:	429a      	cmp	r2, r3
 8012d1a:	d10b      	bne.n	8012d34 <vTaskSwitchContext+0x58>
 8012d1c:	69fb      	ldr	r3, [r7, #28]
 8012d1e:	3308      	adds	r3, #8
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	69ba      	ldr	r2, [r7, #24]
 8012d24:	429a      	cmp	r2, r3
 8012d26:	d105      	bne.n	8012d34 <vTaskSwitchContext+0x58>
 8012d28:	69fb      	ldr	r3, [r7, #28]
 8012d2a:	330c      	adds	r3, #12
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	69ba      	ldr	r2, [r7, #24]
 8012d30:	429a      	cmp	r2, r3
 8012d32:	d008      	beq.n	8012d46 <vTaskSwitchContext+0x6a>
 8012d34:	4b28      	ldr	r3, [pc, #160]	@ (8012dd8 <vTaskSwitchContext+0xfc>)
 8012d36:	681a      	ldr	r2, [r3, #0]
 8012d38:	4b27      	ldr	r3, [pc, #156]	@ (8012dd8 <vTaskSwitchContext+0xfc>)
 8012d3a:	681b      	ldr	r3, [r3, #0]
 8012d3c:	3334      	adds	r3, #52	@ 0x34
 8012d3e:	4619      	mov	r1, r3
 8012d40:	4610      	mov	r0, r2
 8012d42:	f7ed fc02 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d46:	4b25      	ldr	r3, [pc, #148]	@ (8012ddc <vTaskSwitchContext+0x100>)
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	fab3 f383 	clz	r3, r3
 8012d52:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8012d54:	7afb      	ldrb	r3, [r7, #11]
 8012d56:	f1c3 031f 	rsb	r3, r3, #31
 8012d5a:	617b      	str	r3, [r7, #20]
 8012d5c:	4920      	ldr	r1, [pc, #128]	@ (8012de0 <vTaskSwitchContext+0x104>)
 8012d5e:	697a      	ldr	r2, [r7, #20]
 8012d60:	4613      	mov	r3, r2
 8012d62:	009b      	lsls	r3, r3, #2
 8012d64:	4413      	add	r3, r2
 8012d66:	009b      	lsls	r3, r3, #2
 8012d68:	440b      	add	r3, r1
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	d10d      	bne.n	8012d8c <vTaskSwitchContext+0xb0>
	__asm volatile
 8012d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d74:	b672      	cpsid	i
 8012d76:	f383 8811 	msr	BASEPRI, r3
 8012d7a:	f3bf 8f6f 	isb	sy
 8012d7e:	f3bf 8f4f 	dsb	sy
 8012d82:	b662      	cpsie	i
 8012d84:	607b      	str	r3, [r7, #4]
}
 8012d86:	bf00      	nop
 8012d88:	bf00      	nop
 8012d8a:	e7fd      	b.n	8012d88 <vTaskSwitchContext+0xac>
 8012d8c:	697a      	ldr	r2, [r7, #20]
 8012d8e:	4613      	mov	r3, r2
 8012d90:	009b      	lsls	r3, r3, #2
 8012d92:	4413      	add	r3, r2
 8012d94:	009b      	lsls	r3, r3, #2
 8012d96:	4a12      	ldr	r2, [pc, #72]	@ (8012de0 <vTaskSwitchContext+0x104>)
 8012d98:	4413      	add	r3, r2
 8012d9a:	613b      	str	r3, [r7, #16]
 8012d9c:	693b      	ldr	r3, [r7, #16]
 8012d9e:	685b      	ldr	r3, [r3, #4]
 8012da0:	685a      	ldr	r2, [r3, #4]
 8012da2:	693b      	ldr	r3, [r7, #16]
 8012da4:	605a      	str	r2, [r3, #4]
 8012da6:	693b      	ldr	r3, [r7, #16]
 8012da8:	685a      	ldr	r2, [r3, #4]
 8012daa:	693b      	ldr	r3, [r7, #16]
 8012dac:	3308      	adds	r3, #8
 8012dae:	429a      	cmp	r2, r3
 8012db0:	d104      	bne.n	8012dbc <vTaskSwitchContext+0xe0>
 8012db2:	693b      	ldr	r3, [r7, #16]
 8012db4:	685b      	ldr	r3, [r3, #4]
 8012db6:	685a      	ldr	r2, [r3, #4]
 8012db8:	693b      	ldr	r3, [r7, #16]
 8012dba:	605a      	str	r2, [r3, #4]
 8012dbc:	693b      	ldr	r3, [r7, #16]
 8012dbe:	685b      	ldr	r3, [r3, #4]
 8012dc0:	68db      	ldr	r3, [r3, #12]
 8012dc2:	4a05      	ldr	r2, [pc, #20]	@ (8012dd8 <vTaskSwitchContext+0xfc>)
 8012dc4:	6013      	str	r3, [r2, #0]
}
 8012dc6:	bf00      	nop
 8012dc8:	3720      	adds	r7, #32
 8012dca:	46bd      	mov	sp, r7
 8012dcc:	bd80      	pop	{r7, pc}
 8012dce:	bf00      	nop
 8012dd0:	20001184 	.word	0x20001184
 8012dd4:	20001170 	.word	0x20001170
 8012dd8:	2000105c 	.word	0x2000105c
 8012ddc:	20001164 	.word	0x20001164
 8012de0:	20001060 	.word	0x20001060

08012de4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b084      	sub	sp, #16
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
 8012dec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d10d      	bne.n	8012e10 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8012df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012df8:	b672      	cpsid	i
 8012dfa:	f383 8811 	msr	BASEPRI, r3
 8012dfe:	f3bf 8f6f 	isb	sy
 8012e02:	f3bf 8f4f 	dsb	sy
 8012e06:	b662      	cpsie	i
 8012e08:	60fb      	str	r3, [r7, #12]
}
 8012e0a:	bf00      	nop
 8012e0c:	bf00      	nop
 8012e0e:	e7fd      	b.n	8012e0c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012e10:	4b07      	ldr	r3, [pc, #28]	@ (8012e30 <vTaskPlaceOnEventList+0x4c>)
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	3318      	adds	r3, #24
 8012e16:	4619      	mov	r1, r3
 8012e18:	6878      	ldr	r0, [r7, #4]
 8012e1a:	f7fe fd62 	bl	80118e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012e1e:	2101      	movs	r1, #1
 8012e20:	6838      	ldr	r0, [r7, #0]
 8012e22:	f000 fa7b 	bl	801331c <prvAddCurrentTaskToDelayedList>
}
 8012e26:	bf00      	nop
 8012e28:	3710      	adds	r7, #16
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	bd80      	pop	{r7, pc}
 8012e2e:	bf00      	nop
 8012e30:	2000105c 	.word	0x2000105c

08012e34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012e34:	b580      	push	{r7, lr}
 8012e36:	b086      	sub	sp, #24
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	68db      	ldr	r3, [r3, #12]
 8012e40:	68db      	ldr	r3, [r3, #12]
 8012e42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012e44:	693b      	ldr	r3, [r7, #16]
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d10d      	bne.n	8012e66 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8012e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e4e:	b672      	cpsid	i
 8012e50:	f383 8811 	msr	BASEPRI, r3
 8012e54:	f3bf 8f6f 	isb	sy
 8012e58:	f3bf 8f4f 	dsb	sy
 8012e5c:	b662      	cpsie	i
 8012e5e:	60fb      	str	r3, [r7, #12]
}
 8012e60:	bf00      	nop
 8012e62:	bf00      	nop
 8012e64:	e7fd      	b.n	8012e62 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012e66:	693b      	ldr	r3, [r7, #16]
 8012e68:	3318      	adds	r3, #24
 8012e6a:	4618      	mov	r0, r3
 8012e6c:	f7fe fd72 	bl	8011954 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012e70:	4b1d      	ldr	r3, [pc, #116]	@ (8012ee8 <xTaskRemoveFromEventList+0xb4>)
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d11c      	bne.n	8012eb2 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012e78:	693b      	ldr	r3, [r7, #16]
 8012e7a:	3304      	adds	r3, #4
 8012e7c:	4618      	mov	r0, r3
 8012e7e:	f7fe fd69 	bl	8011954 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012e82:	693b      	ldr	r3, [r7, #16]
 8012e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e86:	2201      	movs	r2, #1
 8012e88:	409a      	lsls	r2, r3
 8012e8a:	4b18      	ldr	r3, [pc, #96]	@ (8012eec <xTaskRemoveFromEventList+0xb8>)
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	4313      	orrs	r3, r2
 8012e90:	4a16      	ldr	r2, [pc, #88]	@ (8012eec <xTaskRemoveFromEventList+0xb8>)
 8012e92:	6013      	str	r3, [r2, #0]
 8012e94:	693b      	ldr	r3, [r7, #16]
 8012e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e98:	4613      	mov	r3, r2
 8012e9a:	009b      	lsls	r3, r3, #2
 8012e9c:	4413      	add	r3, r2
 8012e9e:	009b      	lsls	r3, r3, #2
 8012ea0:	4a13      	ldr	r2, [pc, #76]	@ (8012ef0 <xTaskRemoveFromEventList+0xbc>)
 8012ea2:	441a      	add	r2, r3
 8012ea4:	693b      	ldr	r3, [r7, #16]
 8012ea6:	3304      	adds	r3, #4
 8012ea8:	4619      	mov	r1, r3
 8012eaa:	4610      	mov	r0, r2
 8012eac:	f7fe fcf5 	bl	801189a <vListInsertEnd>
 8012eb0:	e005      	b.n	8012ebe <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012eb2:	693b      	ldr	r3, [r7, #16]
 8012eb4:	3318      	adds	r3, #24
 8012eb6:	4619      	mov	r1, r3
 8012eb8:	480e      	ldr	r0, [pc, #56]	@ (8012ef4 <xTaskRemoveFromEventList+0xc0>)
 8012eba:	f7fe fcee 	bl	801189a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012ebe:	693b      	ldr	r3, [r7, #16]
 8012ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8012ef8 <xTaskRemoveFromEventList+0xc4>)
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ec8:	429a      	cmp	r2, r3
 8012eca:	d905      	bls.n	8012ed8 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012ecc:	2301      	movs	r3, #1
 8012ece:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8012efc <xTaskRemoveFromEventList+0xc8>)
 8012ed2:	2201      	movs	r2, #1
 8012ed4:	601a      	str	r2, [r3, #0]
 8012ed6:	e001      	b.n	8012edc <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8012ed8:	2300      	movs	r3, #0
 8012eda:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012edc:	697b      	ldr	r3, [r7, #20]
}
 8012ede:	4618      	mov	r0, r3
 8012ee0:	3718      	adds	r7, #24
 8012ee2:	46bd      	mov	sp, r7
 8012ee4:	bd80      	pop	{r7, pc}
 8012ee6:	bf00      	nop
 8012ee8:	20001184 	.word	0x20001184
 8012eec:	20001164 	.word	0x20001164
 8012ef0:	20001060 	.word	0x20001060
 8012ef4:	2000111c 	.word	0x2000111c
 8012ef8:	2000105c 	.word	0x2000105c
 8012efc:	20001170 	.word	0x20001170

08012f00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012f00:	b480      	push	{r7}
 8012f02:	b083      	sub	sp, #12
 8012f04:	af00      	add	r7, sp, #0
 8012f06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012f08:	4b06      	ldr	r3, [pc, #24]	@ (8012f24 <vTaskInternalSetTimeOutState+0x24>)
 8012f0a:	681a      	ldr	r2, [r3, #0]
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012f10:	4b05      	ldr	r3, [pc, #20]	@ (8012f28 <vTaskInternalSetTimeOutState+0x28>)
 8012f12:	681a      	ldr	r2, [r3, #0]
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	605a      	str	r2, [r3, #4]
}
 8012f18:	bf00      	nop
 8012f1a:	370c      	adds	r7, #12
 8012f1c:	46bd      	mov	sp, r7
 8012f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f22:	4770      	bx	lr
 8012f24:	20001174 	.word	0x20001174
 8012f28:	20001160 	.word	0x20001160

08012f2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012f2c:	b580      	push	{r7, lr}
 8012f2e:	b088      	sub	sp, #32
 8012f30:	af00      	add	r7, sp, #0
 8012f32:	6078      	str	r0, [r7, #4]
 8012f34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d10d      	bne.n	8012f58 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8012f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f40:	b672      	cpsid	i
 8012f42:	f383 8811 	msr	BASEPRI, r3
 8012f46:	f3bf 8f6f 	isb	sy
 8012f4a:	f3bf 8f4f 	dsb	sy
 8012f4e:	b662      	cpsie	i
 8012f50:	613b      	str	r3, [r7, #16]
}
 8012f52:	bf00      	nop
 8012f54:	bf00      	nop
 8012f56:	e7fd      	b.n	8012f54 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8012f58:	683b      	ldr	r3, [r7, #0]
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d10d      	bne.n	8012f7a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8012f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f62:	b672      	cpsid	i
 8012f64:	f383 8811 	msr	BASEPRI, r3
 8012f68:	f3bf 8f6f 	isb	sy
 8012f6c:	f3bf 8f4f 	dsb	sy
 8012f70:	b662      	cpsie	i
 8012f72:	60fb      	str	r3, [r7, #12]
}
 8012f74:	bf00      	nop
 8012f76:	bf00      	nop
 8012f78:	e7fd      	b.n	8012f76 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8012f7a:	f000 fb47 	bl	801360c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8012ff4 <xTaskCheckForTimeOut+0xc8>)
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	685b      	ldr	r3, [r3, #4]
 8012f88:	69ba      	ldr	r2, [r7, #24]
 8012f8a:	1ad3      	subs	r3, r2, r3
 8012f8c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012f8e:	683b      	ldr	r3, [r7, #0]
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012f96:	d102      	bne.n	8012f9e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012f98:	2300      	movs	r3, #0
 8012f9a:	61fb      	str	r3, [r7, #28]
 8012f9c:	e023      	b.n	8012fe6 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	681a      	ldr	r2, [r3, #0]
 8012fa2:	4b15      	ldr	r3, [pc, #84]	@ (8012ff8 <xTaskCheckForTimeOut+0xcc>)
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	429a      	cmp	r2, r3
 8012fa8:	d007      	beq.n	8012fba <xTaskCheckForTimeOut+0x8e>
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	685b      	ldr	r3, [r3, #4]
 8012fae:	69ba      	ldr	r2, [r7, #24]
 8012fb0:	429a      	cmp	r2, r3
 8012fb2:	d302      	bcc.n	8012fba <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012fb4:	2301      	movs	r3, #1
 8012fb6:	61fb      	str	r3, [r7, #28]
 8012fb8:	e015      	b.n	8012fe6 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012fba:	683b      	ldr	r3, [r7, #0]
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	697a      	ldr	r2, [r7, #20]
 8012fc0:	429a      	cmp	r2, r3
 8012fc2:	d20b      	bcs.n	8012fdc <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012fc4:	683b      	ldr	r3, [r7, #0]
 8012fc6:	681a      	ldr	r2, [r3, #0]
 8012fc8:	697b      	ldr	r3, [r7, #20]
 8012fca:	1ad2      	subs	r2, r2, r3
 8012fcc:	683b      	ldr	r3, [r7, #0]
 8012fce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012fd0:	6878      	ldr	r0, [r7, #4]
 8012fd2:	f7ff ff95 	bl	8012f00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012fd6:	2300      	movs	r3, #0
 8012fd8:	61fb      	str	r3, [r7, #28]
 8012fda:	e004      	b.n	8012fe6 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8012fdc:	683b      	ldr	r3, [r7, #0]
 8012fde:	2200      	movs	r2, #0
 8012fe0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012fe2:	2301      	movs	r3, #1
 8012fe4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012fe6:	f000 fb47 	bl	8013678 <vPortExitCritical>

	return xReturn;
 8012fea:	69fb      	ldr	r3, [r7, #28]
}
 8012fec:	4618      	mov	r0, r3
 8012fee:	3720      	adds	r7, #32
 8012ff0:	46bd      	mov	sp, r7
 8012ff2:	bd80      	pop	{r7, pc}
 8012ff4:	20001160 	.word	0x20001160
 8012ff8:	20001174 	.word	0x20001174

08012ffc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012ffc:	b480      	push	{r7}
 8012ffe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013000:	4b03      	ldr	r3, [pc, #12]	@ (8013010 <vTaskMissedYield+0x14>)
 8013002:	2201      	movs	r2, #1
 8013004:	601a      	str	r2, [r3, #0]
}
 8013006:	bf00      	nop
 8013008:	46bd      	mov	sp, r7
 801300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801300e:	4770      	bx	lr
 8013010:	20001170 	.word	0x20001170

08013014 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013014:	b580      	push	{r7, lr}
 8013016:	b082      	sub	sp, #8
 8013018:	af00      	add	r7, sp, #0
 801301a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801301c:	f000 f854 	bl	80130c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013020:	4b07      	ldr	r3, [pc, #28]	@ (8013040 <prvIdleTask+0x2c>)
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	2b01      	cmp	r3, #1
 8013026:	d907      	bls.n	8013038 <prvIdleTask+0x24>
			{
				taskYIELD();
 8013028:	4b06      	ldr	r3, [pc, #24]	@ (8013044 <prvIdleTask+0x30>)
 801302a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801302e:	601a      	str	r2, [r3, #0]
 8013030:	f3bf 8f4f 	dsb	sy
 8013034:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8013038:	f7ed fa80 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 801303c:	e7ee      	b.n	801301c <prvIdleTask+0x8>
 801303e:	bf00      	nop
 8013040:	20001060 	.word	0x20001060
 8013044:	e000ed04 	.word	0xe000ed04

08013048 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013048:	b580      	push	{r7, lr}
 801304a:	b082      	sub	sp, #8
 801304c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801304e:	2300      	movs	r3, #0
 8013050:	607b      	str	r3, [r7, #4]
 8013052:	e00c      	b.n	801306e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013054:	687a      	ldr	r2, [r7, #4]
 8013056:	4613      	mov	r3, r2
 8013058:	009b      	lsls	r3, r3, #2
 801305a:	4413      	add	r3, r2
 801305c:	009b      	lsls	r3, r3, #2
 801305e:	4a12      	ldr	r2, [pc, #72]	@ (80130a8 <prvInitialiseTaskLists+0x60>)
 8013060:	4413      	add	r3, r2
 8013062:	4618      	mov	r0, r3
 8013064:	f7fe fbec 	bl	8011840 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	3301      	adds	r3, #1
 801306c:	607b      	str	r3, [r7, #4]
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	2b06      	cmp	r3, #6
 8013072:	d9ef      	bls.n	8013054 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013074:	480d      	ldr	r0, [pc, #52]	@ (80130ac <prvInitialiseTaskLists+0x64>)
 8013076:	f7fe fbe3 	bl	8011840 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801307a:	480d      	ldr	r0, [pc, #52]	@ (80130b0 <prvInitialiseTaskLists+0x68>)
 801307c:	f7fe fbe0 	bl	8011840 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013080:	480c      	ldr	r0, [pc, #48]	@ (80130b4 <prvInitialiseTaskLists+0x6c>)
 8013082:	f7fe fbdd 	bl	8011840 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013086:	480c      	ldr	r0, [pc, #48]	@ (80130b8 <prvInitialiseTaskLists+0x70>)
 8013088:	f7fe fbda 	bl	8011840 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801308c:	480b      	ldr	r0, [pc, #44]	@ (80130bc <prvInitialiseTaskLists+0x74>)
 801308e:	f7fe fbd7 	bl	8011840 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013092:	4b0b      	ldr	r3, [pc, #44]	@ (80130c0 <prvInitialiseTaskLists+0x78>)
 8013094:	4a05      	ldr	r2, [pc, #20]	@ (80130ac <prvInitialiseTaskLists+0x64>)
 8013096:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013098:	4b0a      	ldr	r3, [pc, #40]	@ (80130c4 <prvInitialiseTaskLists+0x7c>)
 801309a:	4a05      	ldr	r2, [pc, #20]	@ (80130b0 <prvInitialiseTaskLists+0x68>)
 801309c:	601a      	str	r2, [r3, #0]
}
 801309e:	bf00      	nop
 80130a0:	3708      	adds	r7, #8
 80130a2:	46bd      	mov	sp, r7
 80130a4:	bd80      	pop	{r7, pc}
 80130a6:	bf00      	nop
 80130a8:	20001060 	.word	0x20001060
 80130ac:	200010ec 	.word	0x200010ec
 80130b0:	20001100 	.word	0x20001100
 80130b4:	2000111c 	.word	0x2000111c
 80130b8:	20001130 	.word	0x20001130
 80130bc:	20001148 	.word	0x20001148
 80130c0:	20001114 	.word	0x20001114
 80130c4:	20001118 	.word	0x20001118

080130c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80130c8:	b580      	push	{r7, lr}
 80130ca:	b082      	sub	sp, #8
 80130cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80130ce:	e019      	b.n	8013104 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80130d0:	f000 fa9c 	bl	801360c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80130d4:	4b10      	ldr	r3, [pc, #64]	@ (8013118 <prvCheckTasksWaitingTermination+0x50>)
 80130d6:	68db      	ldr	r3, [r3, #12]
 80130d8:	68db      	ldr	r3, [r3, #12]
 80130da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	3304      	adds	r3, #4
 80130e0:	4618      	mov	r0, r3
 80130e2:	f7fe fc37 	bl	8011954 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80130e6:	4b0d      	ldr	r3, [pc, #52]	@ (801311c <prvCheckTasksWaitingTermination+0x54>)
 80130e8:	681b      	ldr	r3, [r3, #0]
 80130ea:	3b01      	subs	r3, #1
 80130ec:	4a0b      	ldr	r2, [pc, #44]	@ (801311c <prvCheckTasksWaitingTermination+0x54>)
 80130ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80130f0:	4b0b      	ldr	r3, [pc, #44]	@ (8013120 <prvCheckTasksWaitingTermination+0x58>)
 80130f2:	681b      	ldr	r3, [r3, #0]
 80130f4:	3b01      	subs	r3, #1
 80130f6:	4a0a      	ldr	r2, [pc, #40]	@ (8013120 <prvCheckTasksWaitingTermination+0x58>)
 80130f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80130fa:	f000 fabd 	bl	8013678 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80130fe:	6878      	ldr	r0, [r7, #4]
 8013100:	f000 f810 	bl	8013124 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013104:	4b06      	ldr	r3, [pc, #24]	@ (8013120 <prvCheckTasksWaitingTermination+0x58>)
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	2b00      	cmp	r3, #0
 801310a:	d1e1      	bne.n	80130d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801310c:	bf00      	nop
 801310e:	bf00      	nop
 8013110:	3708      	adds	r7, #8
 8013112:	46bd      	mov	sp, r7
 8013114:	bd80      	pop	{r7, pc}
 8013116:	bf00      	nop
 8013118:	20001130 	.word	0x20001130
 801311c:	2000115c 	.word	0x2000115c
 8013120:	20001144 	.word	0x20001144

08013124 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013124:	b580      	push	{r7, lr}
 8013126:	b084      	sub	sp, #16
 8013128:	af00      	add	r7, sp, #0
 801312a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8013132:	2b00      	cmp	r3, #0
 8013134:	d108      	bne.n	8013148 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801313a:	4618      	mov	r0, r3
 801313c:	f000 fc66 	bl	8013a0c <vPortFree>
				vPortFree( pxTCB );
 8013140:	6878      	ldr	r0, [r7, #4]
 8013142:	f000 fc63 	bl	8013a0c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013146:	e01b      	b.n	8013180 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801314e:	2b01      	cmp	r3, #1
 8013150:	d103      	bne.n	801315a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8013152:	6878      	ldr	r0, [r7, #4]
 8013154:	f000 fc5a 	bl	8013a0c <vPortFree>
	}
 8013158:	e012      	b.n	8013180 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8013160:	2b02      	cmp	r3, #2
 8013162:	d00d      	beq.n	8013180 <prvDeleteTCB+0x5c>
	__asm volatile
 8013164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013168:	b672      	cpsid	i
 801316a:	f383 8811 	msr	BASEPRI, r3
 801316e:	f3bf 8f6f 	isb	sy
 8013172:	f3bf 8f4f 	dsb	sy
 8013176:	b662      	cpsie	i
 8013178:	60fb      	str	r3, [r7, #12]
}
 801317a:	bf00      	nop
 801317c:	bf00      	nop
 801317e:	e7fd      	b.n	801317c <prvDeleteTCB+0x58>
	}
 8013180:	bf00      	nop
 8013182:	3710      	adds	r7, #16
 8013184:	46bd      	mov	sp, r7
 8013186:	bd80      	pop	{r7, pc}

08013188 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013188:	b480      	push	{r7}
 801318a:	b083      	sub	sp, #12
 801318c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801318e:	4b0c      	ldr	r3, [pc, #48]	@ (80131c0 <prvResetNextTaskUnblockTime+0x38>)
 8013190:	681b      	ldr	r3, [r3, #0]
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	2b00      	cmp	r3, #0
 8013196:	d104      	bne.n	80131a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013198:	4b0a      	ldr	r3, [pc, #40]	@ (80131c4 <prvResetNextTaskUnblockTime+0x3c>)
 801319a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801319e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80131a0:	e008      	b.n	80131b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80131a2:	4b07      	ldr	r3, [pc, #28]	@ (80131c0 <prvResetNextTaskUnblockTime+0x38>)
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	68db      	ldr	r3, [r3, #12]
 80131a8:	68db      	ldr	r3, [r3, #12]
 80131aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	685b      	ldr	r3, [r3, #4]
 80131b0:	4a04      	ldr	r2, [pc, #16]	@ (80131c4 <prvResetNextTaskUnblockTime+0x3c>)
 80131b2:	6013      	str	r3, [r2, #0]
}
 80131b4:	bf00      	nop
 80131b6:	370c      	adds	r7, #12
 80131b8:	46bd      	mov	sp, r7
 80131ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131be:	4770      	bx	lr
 80131c0:	20001114 	.word	0x20001114
 80131c4:	2000117c 	.word	0x2000117c

080131c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80131c8:	b480      	push	{r7}
 80131ca:	b083      	sub	sp, #12
 80131cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80131ce:	4b0b      	ldr	r3, [pc, #44]	@ (80131fc <xTaskGetSchedulerState+0x34>)
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d102      	bne.n	80131dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80131d6:	2301      	movs	r3, #1
 80131d8:	607b      	str	r3, [r7, #4]
 80131da:	e008      	b.n	80131ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80131dc:	4b08      	ldr	r3, [pc, #32]	@ (8013200 <xTaskGetSchedulerState+0x38>)
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d102      	bne.n	80131ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80131e4:	2302      	movs	r3, #2
 80131e6:	607b      	str	r3, [r7, #4]
 80131e8:	e001      	b.n	80131ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80131ea:	2300      	movs	r3, #0
 80131ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80131ee:	687b      	ldr	r3, [r7, #4]
	}
 80131f0:	4618      	mov	r0, r3
 80131f2:	370c      	adds	r7, #12
 80131f4:	46bd      	mov	sp, r7
 80131f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131fa:	4770      	bx	lr
 80131fc:	20001168 	.word	0x20001168
 8013200:	20001184 	.word	0x20001184

08013204 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013204:	b580      	push	{r7, lr}
 8013206:	b086      	sub	sp, #24
 8013208:	af00      	add	r7, sp, #0
 801320a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013210:	2300      	movs	r3, #0
 8013212:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	2b00      	cmp	r3, #0
 8013218:	d074      	beq.n	8013304 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801321a:	4b3d      	ldr	r3, [pc, #244]	@ (8013310 <xTaskPriorityDisinherit+0x10c>)
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	693a      	ldr	r2, [r7, #16]
 8013220:	429a      	cmp	r2, r3
 8013222:	d00d      	beq.n	8013240 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8013224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013228:	b672      	cpsid	i
 801322a:	f383 8811 	msr	BASEPRI, r3
 801322e:	f3bf 8f6f 	isb	sy
 8013232:	f3bf 8f4f 	dsb	sy
 8013236:	b662      	cpsie	i
 8013238:	60fb      	str	r3, [r7, #12]
}
 801323a:	bf00      	nop
 801323c:	bf00      	nop
 801323e:	e7fd      	b.n	801323c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8013240:	693b      	ldr	r3, [r7, #16]
 8013242:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013244:	2b00      	cmp	r3, #0
 8013246:	d10d      	bne.n	8013264 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8013248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801324c:	b672      	cpsid	i
 801324e:	f383 8811 	msr	BASEPRI, r3
 8013252:	f3bf 8f6f 	isb	sy
 8013256:	f3bf 8f4f 	dsb	sy
 801325a:	b662      	cpsie	i
 801325c:	60bb      	str	r3, [r7, #8]
}
 801325e:	bf00      	nop
 8013260:	bf00      	nop
 8013262:	e7fd      	b.n	8013260 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8013264:	693b      	ldr	r3, [r7, #16]
 8013266:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013268:	1e5a      	subs	r2, r3, #1
 801326a:	693b      	ldr	r3, [r7, #16]
 801326c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801326e:	693b      	ldr	r3, [r7, #16]
 8013270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013272:	693b      	ldr	r3, [r7, #16]
 8013274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013276:	429a      	cmp	r2, r3
 8013278:	d044      	beq.n	8013304 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801327a:	693b      	ldr	r3, [r7, #16]
 801327c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801327e:	2b00      	cmp	r3, #0
 8013280:	d140      	bne.n	8013304 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013282:	693b      	ldr	r3, [r7, #16]
 8013284:	3304      	adds	r3, #4
 8013286:	4618      	mov	r0, r3
 8013288:	f7fe fb64 	bl	8011954 <uxListRemove>
 801328c:	4603      	mov	r3, r0
 801328e:	2b00      	cmp	r3, #0
 8013290:	d115      	bne.n	80132be <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8013292:	693b      	ldr	r3, [r7, #16]
 8013294:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013296:	491f      	ldr	r1, [pc, #124]	@ (8013314 <xTaskPriorityDisinherit+0x110>)
 8013298:	4613      	mov	r3, r2
 801329a:	009b      	lsls	r3, r3, #2
 801329c:	4413      	add	r3, r2
 801329e:	009b      	lsls	r3, r3, #2
 80132a0:	440b      	add	r3, r1
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d10a      	bne.n	80132be <xTaskPriorityDisinherit+0xba>
 80132a8:	693b      	ldr	r3, [r7, #16]
 80132aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132ac:	2201      	movs	r2, #1
 80132ae:	fa02 f303 	lsl.w	r3, r2, r3
 80132b2:	43da      	mvns	r2, r3
 80132b4:	4b18      	ldr	r3, [pc, #96]	@ (8013318 <xTaskPriorityDisinherit+0x114>)
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	4013      	ands	r3, r2
 80132ba:	4a17      	ldr	r2, [pc, #92]	@ (8013318 <xTaskPriorityDisinherit+0x114>)
 80132bc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80132be:	693b      	ldr	r3, [r7, #16]
 80132c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80132c2:	693b      	ldr	r3, [r7, #16]
 80132c4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80132c6:	693b      	ldr	r3, [r7, #16]
 80132c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132ca:	f1c3 0207 	rsb	r2, r3, #7
 80132ce:	693b      	ldr	r3, [r7, #16]
 80132d0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80132d2:	693b      	ldr	r3, [r7, #16]
 80132d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132d6:	2201      	movs	r2, #1
 80132d8:	409a      	lsls	r2, r3
 80132da:	4b0f      	ldr	r3, [pc, #60]	@ (8013318 <xTaskPriorityDisinherit+0x114>)
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	4313      	orrs	r3, r2
 80132e0:	4a0d      	ldr	r2, [pc, #52]	@ (8013318 <xTaskPriorityDisinherit+0x114>)
 80132e2:	6013      	str	r3, [r2, #0]
 80132e4:	693b      	ldr	r3, [r7, #16]
 80132e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132e8:	4613      	mov	r3, r2
 80132ea:	009b      	lsls	r3, r3, #2
 80132ec:	4413      	add	r3, r2
 80132ee:	009b      	lsls	r3, r3, #2
 80132f0:	4a08      	ldr	r2, [pc, #32]	@ (8013314 <xTaskPriorityDisinherit+0x110>)
 80132f2:	441a      	add	r2, r3
 80132f4:	693b      	ldr	r3, [r7, #16]
 80132f6:	3304      	adds	r3, #4
 80132f8:	4619      	mov	r1, r3
 80132fa:	4610      	mov	r0, r2
 80132fc:	f7fe facd 	bl	801189a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013300:	2301      	movs	r3, #1
 8013302:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013304:	697b      	ldr	r3, [r7, #20]
	}
 8013306:	4618      	mov	r0, r3
 8013308:	3718      	adds	r7, #24
 801330a:	46bd      	mov	sp, r7
 801330c:	bd80      	pop	{r7, pc}
 801330e:	bf00      	nop
 8013310:	2000105c 	.word	0x2000105c
 8013314:	20001060 	.word	0x20001060
 8013318:	20001164 	.word	0x20001164

0801331c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801331c:	b580      	push	{r7, lr}
 801331e:	b084      	sub	sp, #16
 8013320:	af00      	add	r7, sp, #0
 8013322:	6078      	str	r0, [r7, #4]
 8013324:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013326:	4b29      	ldr	r3, [pc, #164]	@ (80133cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801332c:	4b28      	ldr	r3, [pc, #160]	@ (80133d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801332e:	681b      	ldr	r3, [r3, #0]
 8013330:	3304      	adds	r3, #4
 8013332:	4618      	mov	r0, r3
 8013334:	f7fe fb0e 	bl	8011954 <uxListRemove>
 8013338:	4603      	mov	r3, r0
 801333a:	2b00      	cmp	r3, #0
 801333c:	d10b      	bne.n	8013356 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801333e:	4b24      	ldr	r3, [pc, #144]	@ (80133d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013344:	2201      	movs	r2, #1
 8013346:	fa02 f303 	lsl.w	r3, r2, r3
 801334a:	43da      	mvns	r2, r3
 801334c:	4b21      	ldr	r3, [pc, #132]	@ (80133d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801334e:	681b      	ldr	r3, [r3, #0]
 8013350:	4013      	ands	r3, r2
 8013352:	4a20      	ldr	r2, [pc, #128]	@ (80133d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8013354:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801335c:	d10a      	bne.n	8013374 <prvAddCurrentTaskToDelayedList+0x58>
 801335e:	683b      	ldr	r3, [r7, #0]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d007      	beq.n	8013374 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013364:	4b1a      	ldr	r3, [pc, #104]	@ (80133d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	3304      	adds	r3, #4
 801336a:	4619      	mov	r1, r3
 801336c:	481a      	ldr	r0, [pc, #104]	@ (80133d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801336e:	f7fe fa94 	bl	801189a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013372:	e026      	b.n	80133c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013374:	68fa      	ldr	r2, [r7, #12]
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	4413      	add	r3, r2
 801337a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801337c:	4b14      	ldr	r3, [pc, #80]	@ (80133d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	68ba      	ldr	r2, [r7, #8]
 8013382:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013384:	68ba      	ldr	r2, [r7, #8]
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	429a      	cmp	r2, r3
 801338a:	d209      	bcs.n	80133a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801338c:	4b13      	ldr	r3, [pc, #76]	@ (80133dc <prvAddCurrentTaskToDelayedList+0xc0>)
 801338e:	681a      	ldr	r2, [r3, #0]
 8013390:	4b0f      	ldr	r3, [pc, #60]	@ (80133d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	3304      	adds	r3, #4
 8013396:	4619      	mov	r1, r3
 8013398:	4610      	mov	r0, r2
 801339a:	f7fe faa2 	bl	80118e2 <vListInsert>
}
 801339e:	e010      	b.n	80133c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80133a0:	4b0f      	ldr	r3, [pc, #60]	@ (80133e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80133a2:	681a      	ldr	r2, [r3, #0]
 80133a4:	4b0a      	ldr	r3, [pc, #40]	@ (80133d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	3304      	adds	r3, #4
 80133aa:	4619      	mov	r1, r3
 80133ac:	4610      	mov	r0, r2
 80133ae:	f7fe fa98 	bl	80118e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80133b2:	4b0c      	ldr	r3, [pc, #48]	@ (80133e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	68ba      	ldr	r2, [r7, #8]
 80133b8:	429a      	cmp	r2, r3
 80133ba:	d202      	bcs.n	80133c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80133bc:	4a09      	ldr	r2, [pc, #36]	@ (80133e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80133be:	68bb      	ldr	r3, [r7, #8]
 80133c0:	6013      	str	r3, [r2, #0]
}
 80133c2:	bf00      	nop
 80133c4:	3710      	adds	r7, #16
 80133c6:	46bd      	mov	sp, r7
 80133c8:	bd80      	pop	{r7, pc}
 80133ca:	bf00      	nop
 80133cc:	20001160 	.word	0x20001160
 80133d0:	2000105c 	.word	0x2000105c
 80133d4:	20001164 	.word	0x20001164
 80133d8:	20001148 	.word	0x20001148
 80133dc:	20001118 	.word	0x20001118
 80133e0:	20001114 	.word	0x20001114
 80133e4:	2000117c 	.word	0x2000117c

080133e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80133e8:	b480      	push	{r7}
 80133ea:	b085      	sub	sp, #20
 80133ec:	af00      	add	r7, sp, #0
 80133ee:	60f8      	str	r0, [r7, #12]
 80133f0:	60b9      	str	r1, [r7, #8]
 80133f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	3b04      	subs	r3, #4
 80133f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013400:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013402:	68fb      	ldr	r3, [r7, #12]
 8013404:	3b04      	subs	r3, #4
 8013406:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013408:	68bb      	ldr	r3, [r7, #8]
 801340a:	f023 0201 	bic.w	r2, r3, #1
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	3b04      	subs	r3, #4
 8013416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013418:	4a0c      	ldr	r2, [pc, #48]	@ (801344c <pxPortInitialiseStack+0x64>)
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	3b14      	subs	r3, #20
 8013422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013424:	687a      	ldr	r2, [r7, #4]
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	3b04      	subs	r3, #4
 801342e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	f06f 0202 	mvn.w	r2, #2
 8013436:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	3b20      	subs	r3, #32
 801343c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801343e:	68fb      	ldr	r3, [r7, #12]
}
 8013440:	4618      	mov	r0, r3
 8013442:	3714      	adds	r7, #20
 8013444:	46bd      	mov	sp, r7
 8013446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801344a:	4770      	bx	lr
 801344c:	08013451 	.word	0x08013451

08013450 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013450:	b480      	push	{r7}
 8013452:	b085      	sub	sp, #20
 8013454:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013456:	2300      	movs	r3, #0
 8013458:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801345a:	4b15      	ldr	r3, [pc, #84]	@ (80134b0 <prvTaskExitError+0x60>)
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013462:	d00d      	beq.n	8013480 <prvTaskExitError+0x30>
	__asm volatile
 8013464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013468:	b672      	cpsid	i
 801346a:	f383 8811 	msr	BASEPRI, r3
 801346e:	f3bf 8f6f 	isb	sy
 8013472:	f3bf 8f4f 	dsb	sy
 8013476:	b662      	cpsie	i
 8013478:	60fb      	str	r3, [r7, #12]
}
 801347a:	bf00      	nop
 801347c:	bf00      	nop
 801347e:	e7fd      	b.n	801347c <prvTaskExitError+0x2c>
	__asm volatile
 8013480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013484:	b672      	cpsid	i
 8013486:	f383 8811 	msr	BASEPRI, r3
 801348a:	f3bf 8f6f 	isb	sy
 801348e:	f3bf 8f4f 	dsb	sy
 8013492:	b662      	cpsie	i
 8013494:	60bb      	str	r3, [r7, #8]
}
 8013496:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013498:	bf00      	nop
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	2b00      	cmp	r3, #0
 801349e:	d0fc      	beq.n	801349a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80134a0:	bf00      	nop
 80134a2:	bf00      	nop
 80134a4:	3714      	adds	r7, #20
 80134a6:	46bd      	mov	sp, r7
 80134a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ac:	4770      	bx	lr
 80134ae:	bf00      	nop
 80134b0:	2000002c 	.word	0x2000002c
	...

080134c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80134c0:	4b07      	ldr	r3, [pc, #28]	@ (80134e0 <pxCurrentTCBConst2>)
 80134c2:	6819      	ldr	r1, [r3, #0]
 80134c4:	6808      	ldr	r0, [r1, #0]
 80134c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134ca:	f380 8809 	msr	PSP, r0
 80134ce:	f3bf 8f6f 	isb	sy
 80134d2:	f04f 0000 	mov.w	r0, #0
 80134d6:	f380 8811 	msr	BASEPRI, r0
 80134da:	4770      	bx	lr
 80134dc:	f3af 8000 	nop.w

080134e0 <pxCurrentTCBConst2>:
 80134e0:	2000105c 	.word	0x2000105c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80134e4:	bf00      	nop
 80134e6:	bf00      	nop

080134e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80134e8:	4808      	ldr	r0, [pc, #32]	@ (801350c <prvPortStartFirstTask+0x24>)
 80134ea:	6800      	ldr	r0, [r0, #0]
 80134ec:	6800      	ldr	r0, [r0, #0]
 80134ee:	f380 8808 	msr	MSP, r0
 80134f2:	f04f 0000 	mov.w	r0, #0
 80134f6:	f380 8814 	msr	CONTROL, r0
 80134fa:	b662      	cpsie	i
 80134fc:	b661      	cpsie	f
 80134fe:	f3bf 8f4f 	dsb	sy
 8013502:	f3bf 8f6f 	isb	sy
 8013506:	df00      	svc	0
 8013508:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801350a:	bf00      	nop
 801350c:	e000ed08 	.word	0xe000ed08

08013510 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013510:	b580      	push	{r7, lr}
 8013512:	b084      	sub	sp, #16
 8013514:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013516:	4b37      	ldr	r3, [pc, #220]	@ (80135f4 <xPortStartScheduler+0xe4>)
 8013518:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801351a:	68fb      	ldr	r3, [r7, #12]
 801351c:	781b      	ldrb	r3, [r3, #0]
 801351e:	b2db      	uxtb	r3, r3
 8013520:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013522:	68fb      	ldr	r3, [r7, #12]
 8013524:	22ff      	movs	r2, #255	@ 0xff
 8013526:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	781b      	ldrb	r3, [r3, #0]
 801352c:	b2db      	uxtb	r3, r3
 801352e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013530:	78fb      	ldrb	r3, [r7, #3]
 8013532:	b2db      	uxtb	r3, r3
 8013534:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013538:	b2da      	uxtb	r2, r3
 801353a:	4b2f      	ldr	r3, [pc, #188]	@ (80135f8 <xPortStartScheduler+0xe8>)
 801353c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801353e:	4b2f      	ldr	r3, [pc, #188]	@ (80135fc <xPortStartScheduler+0xec>)
 8013540:	2207      	movs	r2, #7
 8013542:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013544:	e009      	b.n	801355a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8013546:	4b2d      	ldr	r3, [pc, #180]	@ (80135fc <xPortStartScheduler+0xec>)
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	3b01      	subs	r3, #1
 801354c:	4a2b      	ldr	r2, [pc, #172]	@ (80135fc <xPortStartScheduler+0xec>)
 801354e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013550:	78fb      	ldrb	r3, [r7, #3]
 8013552:	b2db      	uxtb	r3, r3
 8013554:	005b      	lsls	r3, r3, #1
 8013556:	b2db      	uxtb	r3, r3
 8013558:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801355a:	78fb      	ldrb	r3, [r7, #3]
 801355c:	b2db      	uxtb	r3, r3
 801355e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013562:	2b80      	cmp	r3, #128	@ 0x80
 8013564:	d0ef      	beq.n	8013546 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013566:	4b25      	ldr	r3, [pc, #148]	@ (80135fc <xPortStartScheduler+0xec>)
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	f1c3 0307 	rsb	r3, r3, #7
 801356e:	2b04      	cmp	r3, #4
 8013570:	d00d      	beq.n	801358e <xPortStartScheduler+0x7e>
	__asm volatile
 8013572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013576:	b672      	cpsid	i
 8013578:	f383 8811 	msr	BASEPRI, r3
 801357c:	f3bf 8f6f 	isb	sy
 8013580:	f3bf 8f4f 	dsb	sy
 8013584:	b662      	cpsie	i
 8013586:	60bb      	str	r3, [r7, #8]
}
 8013588:	bf00      	nop
 801358a:	bf00      	nop
 801358c:	e7fd      	b.n	801358a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801358e:	4b1b      	ldr	r3, [pc, #108]	@ (80135fc <xPortStartScheduler+0xec>)
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	021b      	lsls	r3, r3, #8
 8013594:	4a19      	ldr	r2, [pc, #100]	@ (80135fc <xPortStartScheduler+0xec>)
 8013596:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013598:	4b18      	ldr	r3, [pc, #96]	@ (80135fc <xPortStartScheduler+0xec>)
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80135a0:	4a16      	ldr	r2, [pc, #88]	@ (80135fc <xPortStartScheduler+0xec>)
 80135a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	b2da      	uxtb	r2, r3
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80135ac:	4b14      	ldr	r3, [pc, #80]	@ (8013600 <xPortStartScheduler+0xf0>)
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	4a13      	ldr	r2, [pc, #76]	@ (8013600 <xPortStartScheduler+0xf0>)
 80135b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80135b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80135b8:	4b11      	ldr	r3, [pc, #68]	@ (8013600 <xPortStartScheduler+0xf0>)
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	4a10      	ldr	r2, [pc, #64]	@ (8013600 <xPortStartScheduler+0xf0>)
 80135be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80135c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80135c4:	f000 f8dc 	bl	8013780 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80135c8:	4b0e      	ldr	r3, [pc, #56]	@ (8013604 <xPortStartScheduler+0xf4>)
 80135ca:	2200      	movs	r2, #0
 80135cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80135ce:	f000 f8fb 	bl	80137c8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80135d2:	4b0d      	ldr	r3, [pc, #52]	@ (8013608 <xPortStartScheduler+0xf8>)
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	4a0c      	ldr	r2, [pc, #48]	@ (8013608 <xPortStartScheduler+0xf8>)
 80135d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80135dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80135de:	f7ff ff83 	bl	80134e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80135e2:	f7ff fb7b 	bl	8012cdc <vTaskSwitchContext>
	prvTaskExitError();
 80135e6:	f7ff ff33 	bl	8013450 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80135ea:	2300      	movs	r3, #0
}
 80135ec:	4618      	mov	r0, r3
 80135ee:	3710      	adds	r7, #16
 80135f0:	46bd      	mov	sp, r7
 80135f2:	bd80      	pop	{r7, pc}
 80135f4:	e000e400 	.word	0xe000e400
 80135f8:	20001188 	.word	0x20001188
 80135fc:	2000118c 	.word	0x2000118c
 8013600:	e000ed20 	.word	0xe000ed20
 8013604:	2000002c 	.word	0x2000002c
 8013608:	e000ef34 	.word	0xe000ef34

0801360c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801360c:	b480      	push	{r7}
 801360e:	b083      	sub	sp, #12
 8013610:	af00      	add	r7, sp, #0
	__asm volatile
 8013612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013616:	b672      	cpsid	i
 8013618:	f383 8811 	msr	BASEPRI, r3
 801361c:	f3bf 8f6f 	isb	sy
 8013620:	f3bf 8f4f 	dsb	sy
 8013624:	b662      	cpsie	i
 8013626:	607b      	str	r3, [r7, #4]
}
 8013628:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801362a:	4b11      	ldr	r3, [pc, #68]	@ (8013670 <vPortEnterCritical+0x64>)
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	3301      	adds	r3, #1
 8013630:	4a0f      	ldr	r2, [pc, #60]	@ (8013670 <vPortEnterCritical+0x64>)
 8013632:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013634:	4b0e      	ldr	r3, [pc, #56]	@ (8013670 <vPortEnterCritical+0x64>)
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	2b01      	cmp	r3, #1
 801363a:	d112      	bne.n	8013662 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801363c:	4b0d      	ldr	r3, [pc, #52]	@ (8013674 <vPortEnterCritical+0x68>)
 801363e:	681b      	ldr	r3, [r3, #0]
 8013640:	b2db      	uxtb	r3, r3
 8013642:	2b00      	cmp	r3, #0
 8013644:	d00d      	beq.n	8013662 <vPortEnterCritical+0x56>
	__asm volatile
 8013646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801364a:	b672      	cpsid	i
 801364c:	f383 8811 	msr	BASEPRI, r3
 8013650:	f3bf 8f6f 	isb	sy
 8013654:	f3bf 8f4f 	dsb	sy
 8013658:	b662      	cpsie	i
 801365a:	603b      	str	r3, [r7, #0]
}
 801365c:	bf00      	nop
 801365e:	bf00      	nop
 8013660:	e7fd      	b.n	801365e <vPortEnterCritical+0x52>
	}
}
 8013662:	bf00      	nop
 8013664:	370c      	adds	r7, #12
 8013666:	46bd      	mov	sp, r7
 8013668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801366c:	4770      	bx	lr
 801366e:	bf00      	nop
 8013670:	2000002c 	.word	0x2000002c
 8013674:	e000ed04 	.word	0xe000ed04

08013678 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013678:	b480      	push	{r7}
 801367a:	b083      	sub	sp, #12
 801367c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801367e:	4b13      	ldr	r3, [pc, #76]	@ (80136cc <vPortExitCritical+0x54>)
 8013680:	681b      	ldr	r3, [r3, #0]
 8013682:	2b00      	cmp	r3, #0
 8013684:	d10d      	bne.n	80136a2 <vPortExitCritical+0x2a>
	__asm volatile
 8013686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801368a:	b672      	cpsid	i
 801368c:	f383 8811 	msr	BASEPRI, r3
 8013690:	f3bf 8f6f 	isb	sy
 8013694:	f3bf 8f4f 	dsb	sy
 8013698:	b662      	cpsie	i
 801369a:	607b      	str	r3, [r7, #4]
}
 801369c:	bf00      	nop
 801369e:	bf00      	nop
 80136a0:	e7fd      	b.n	801369e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80136a2:	4b0a      	ldr	r3, [pc, #40]	@ (80136cc <vPortExitCritical+0x54>)
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	3b01      	subs	r3, #1
 80136a8:	4a08      	ldr	r2, [pc, #32]	@ (80136cc <vPortExitCritical+0x54>)
 80136aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80136ac:	4b07      	ldr	r3, [pc, #28]	@ (80136cc <vPortExitCritical+0x54>)
 80136ae:	681b      	ldr	r3, [r3, #0]
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d105      	bne.n	80136c0 <vPortExitCritical+0x48>
 80136b4:	2300      	movs	r3, #0
 80136b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80136b8:	683b      	ldr	r3, [r7, #0]
 80136ba:	f383 8811 	msr	BASEPRI, r3
}
 80136be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80136c0:	bf00      	nop
 80136c2:	370c      	adds	r7, #12
 80136c4:	46bd      	mov	sp, r7
 80136c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ca:	4770      	bx	lr
 80136cc:	2000002c 	.word	0x2000002c

080136d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80136d0:	f3ef 8009 	mrs	r0, PSP
 80136d4:	f3bf 8f6f 	isb	sy
 80136d8:	4b15      	ldr	r3, [pc, #84]	@ (8013730 <pxCurrentTCBConst>)
 80136da:	681a      	ldr	r2, [r3, #0]
 80136dc:	f01e 0f10 	tst.w	lr, #16
 80136e0:	bf08      	it	eq
 80136e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80136e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136ea:	6010      	str	r0, [r2, #0]
 80136ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80136f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80136f4:	b672      	cpsid	i
 80136f6:	f380 8811 	msr	BASEPRI, r0
 80136fa:	f3bf 8f4f 	dsb	sy
 80136fe:	f3bf 8f6f 	isb	sy
 8013702:	b662      	cpsie	i
 8013704:	f7ff faea 	bl	8012cdc <vTaskSwitchContext>
 8013708:	f04f 0000 	mov.w	r0, #0
 801370c:	f380 8811 	msr	BASEPRI, r0
 8013710:	bc09      	pop	{r0, r3}
 8013712:	6819      	ldr	r1, [r3, #0]
 8013714:	6808      	ldr	r0, [r1, #0]
 8013716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801371a:	f01e 0f10 	tst.w	lr, #16
 801371e:	bf08      	it	eq
 8013720:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013724:	f380 8809 	msr	PSP, r0
 8013728:	f3bf 8f6f 	isb	sy
 801372c:	4770      	bx	lr
 801372e:	bf00      	nop

08013730 <pxCurrentTCBConst>:
 8013730:	2000105c 	.word	0x2000105c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013734:	bf00      	nop
 8013736:	bf00      	nop

08013738 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013738:	b580      	push	{r7, lr}
 801373a:	b082      	sub	sp, #8
 801373c:	af00      	add	r7, sp, #0
	__asm volatile
 801373e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013742:	b672      	cpsid	i
 8013744:	f383 8811 	msr	BASEPRI, r3
 8013748:	f3bf 8f6f 	isb	sy
 801374c:	f3bf 8f4f 	dsb	sy
 8013750:	b662      	cpsie	i
 8013752:	607b      	str	r3, [r7, #4]
}
 8013754:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013756:	f7ff fa05 	bl	8012b64 <xTaskIncrementTick>
 801375a:	4603      	mov	r3, r0
 801375c:	2b00      	cmp	r3, #0
 801375e:	d003      	beq.n	8013768 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013760:	4b06      	ldr	r3, [pc, #24]	@ (801377c <SysTick_Handler+0x44>)
 8013762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013766:	601a      	str	r2, [r3, #0]
 8013768:	2300      	movs	r3, #0
 801376a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801376c:	683b      	ldr	r3, [r7, #0]
 801376e:	f383 8811 	msr	BASEPRI, r3
}
 8013772:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013774:	bf00      	nop
 8013776:	3708      	adds	r7, #8
 8013778:	46bd      	mov	sp, r7
 801377a:	bd80      	pop	{r7, pc}
 801377c:	e000ed04 	.word	0xe000ed04

08013780 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013780:	b480      	push	{r7}
 8013782:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013784:	4b0b      	ldr	r3, [pc, #44]	@ (80137b4 <vPortSetupTimerInterrupt+0x34>)
 8013786:	2200      	movs	r2, #0
 8013788:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801378a:	4b0b      	ldr	r3, [pc, #44]	@ (80137b8 <vPortSetupTimerInterrupt+0x38>)
 801378c:	2200      	movs	r2, #0
 801378e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013790:	4b0a      	ldr	r3, [pc, #40]	@ (80137bc <vPortSetupTimerInterrupt+0x3c>)
 8013792:	681b      	ldr	r3, [r3, #0]
 8013794:	4a0a      	ldr	r2, [pc, #40]	@ (80137c0 <vPortSetupTimerInterrupt+0x40>)
 8013796:	fba2 2303 	umull	r2, r3, r2, r3
 801379a:	099b      	lsrs	r3, r3, #6
 801379c:	4a09      	ldr	r2, [pc, #36]	@ (80137c4 <vPortSetupTimerInterrupt+0x44>)
 801379e:	3b01      	subs	r3, #1
 80137a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80137a2:	4b04      	ldr	r3, [pc, #16]	@ (80137b4 <vPortSetupTimerInterrupt+0x34>)
 80137a4:	2207      	movs	r2, #7
 80137a6:	601a      	str	r2, [r3, #0]
}
 80137a8:	bf00      	nop
 80137aa:	46bd      	mov	sp, r7
 80137ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b0:	4770      	bx	lr
 80137b2:	bf00      	nop
 80137b4:	e000e010 	.word	0xe000e010
 80137b8:	e000e018 	.word	0xe000e018
 80137bc:	20000000 	.word	0x20000000
 80137c0:	10624dd3 	.word	0x10624dd3
 80137c4:	e000e014 	.word	0xe000e014

080137c8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80137c8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80137d8 <vPortEnableVFP+0x10>
 80137cc:	6801      	ldr	r1, [r0, #0]
 80137ce:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80137d2:	6001      	str	r1, [r0, #0]
 80137d4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80137d6:	bf00      	nop
 80137d8:	e000ed88 	.word	0xe000ed88

080137dc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80137dc:	b480      	push	{r7}
 80137de:	b085      	sub	sp, #20
 80137e0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80137e2:	f3ef 8305 	mrs	r3, IPSR
 80137e6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	2b0f      	cmp	r3, #15
 80137ec:	d917      	bls.n	801381e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80137ee:	4a1a      	ldr	r2, [pc, #104]	@ (8013858 <vPortValidateInterruptPriority+0x7c>)
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	4413      	add	r3, r2
 80137f4:	781b      	ldrb	r3, [r3, #0]
 80137f6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80137f8:	4b18      	ldr	r3, [pc, #96]	@ (801385c <vPortValidateInterruptPriority+0x80>)
 80137fa:	781b      	ldrb	r3, [r3, #0]
 80137fc:	7afa      	ldrb	r2, [r7, #11]
 80137fe:	429a      	cmp	r2, r3
 8013800:	d20d      	bcs.n	801381e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8013802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013806:	b672      	cpsid	i
 8013808:	f383 8811 	msr	BASEPRI, r3
 801380c:	f3bf 8f6f 	isb	sy
 8013810:	f3bf 8f4f 	dsb	sy
 8013814:	b662      	cpsie	i
 8013816:	607b      	str	r3, [r7, #4]
}
 8013818:	bf00      	nop
 801381a:	bf00      	nop
 801381c:	e7fd      	b.n	801381a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801381e:	4b10      	ldr	r3, [pc, #64]	@ (8013860 <vPortValidateInterruptPriority+0x84>)
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013826:	4b0f      	ldr	r3, [pc, #60]	@ (8013864 <vPortValidateInterruptPriority+0x88>)
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	429a      	cmp	r2, r3
 801382c:	d90d      	bls.n	801384a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801382e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013832:	b672      	cpsid	i
 8013834:	f383 8811 	msr	BASEPRI, r3
 8013838:	f3bf 8f6f 	isb	sy
 801383c:	f3bf 8f4f 	dsb	sy
 8013840:	b662      	cpsie	i
 8013842:	603b      	str	r3, [r7, #0]
}
 8013844:	bf00      	nop
 8013846:	bf00      	nop
 8013848:	e7fd      	b.n	8013846 <vPortValidateInterruptPriority+0x6a>
	}
 801384a:	bf00      	nop
 801384c:	3714      	adds	r7, #20
 801384e:	46bd      	mov	sp, r7
 8013850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013854:	4770      	bx	lr
 8013856:	bf00      	nop
 8013858:	e000e3f0 	.word	0xe000e3f0
 801385c:	20001188 	.word	0x20001188
 8013860:	e000ed0c 	.word	0xe000ed0c
 8013864:	2000118c 	.word	0x2000118c

08013868 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013868:	b580      	push	{r7, lr}
 801386a:	b08a      	sub	sp, #40	@ 0x28
 801386c:	af00      	add	r7, sp, #0
 801386e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013870:	2300      	movs	r3, #0
 8013872:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013874:	f7ff f8a6 	bl	80129c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013878:	4b5f      	ldr	r3, [pc, #380]	@ (80139f8 <pvPortMalloc+0x190>)
 801387a:	681b      	ldr	r3, [r3, #0]
 801387c:	2b00      	cmp	r3, #0
 801387e:	d101      	bne.n	8013884 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013880:	f000 f924 	bl	8013acc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013884:	4b5d      	ldr	r3, [pc, #372]	@ (80139fc <pvPortMalloc+0x194>)
 8013886:	681a      	ldr	r2, [r3, #0]
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	4013      	ands	r3, r2
 801388c:	2b00      	cmp	r3, #0
 801388e:	f040 8094 	bne.w	80139ba <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	2b00      	cmp	r3, #0
 8013896:	d020      	beq.n	80138da <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8013898:	2208      	movs	r2, #8
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	4413      	add	r3, r2
 801389e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	f003 0307 	and.w	r3, r3, #7
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d017      	beq.n	80138da <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	f023 0307 	bic.w	r3, r3, #7
 80138b0:	3308      	adds	r3, #8
 80138b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	f003 0307 	and.w	r3, r3, #7
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d00d      	beq.n	80138da <pvPortMalloc+0x72>
	__asm volatile
 80138be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138c2:	b672      	cpsid	i
 80138c4:	f383 8811 	msr	BASEPRI, r3
 80138c8:	f3bf 8f6f 	isb	sy
 80138cc:	f3bf 8f4f 	dsb	sy
 80138d0:	b662      	cpsie	i
 80138d2:	617b      	str	r3, [r7, #20]
}
 80138d4:	bf00      	nop
 80138d6:	bf00      	nop
 80138d8:	e7fd      	b.n	80138d6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d06c      	beq.n	80139ba <pvPortMalloc+0x152>
 80138e0:	4b47      	ldr	r3, [pc, #284]	@ (8013a00 <pvPortMalloc+0x198>)
 80138e2:	681b      	ldr	r3, [r3, #0]
 80138e4:	687a      	ldr	r2, [r7, #4]
 80138e6:	429a      	cmp	r2, r3
 80138e8:	d867      	bhi.n	80139ba <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80138ea:	4b46      	ldr	r3, [pc, #280]	@ (8013a04 <pvPortMalloc+0x19c>)
 80138ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80138ee:	4b45      	ldr	r3, [pc, #276]	@ (8013a04 <pvPortMalloc+0x19c>)
 80138f0:	681b      	ldr	r3, [r3, #0]
 80138f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80138f4:	e004      	b.n	8013900 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80138f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80138fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138fc:	681b      	ldr	r3, [r3, #0]
 80138fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013902:	685b      	ldr	r3, [r3, #4]
 8013904:	687a      	ldr	r2, [r7, #4]
 8013906:	429a      	cmp	r2, r3
 8013908:	d903      	bls.n	8013912 <pvPortMalloc+0xaa>
 801390a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801390c:	681b      	ldr	r3, [r3, #0]
 801390e:	2b00      	cmp	r3, #0
 8013910:	d1f1      	bne.n	80138f6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013912:	4b39      	ldr	r3, [pc, #228]	@ (80139f8 <pvPortMalloc+0x190>)
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013918:	429a      	cmp	r2, r3
 801391a:	d04e      	beq.n	80139ba <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801391c:	6a3b      	ldr	r3, [r7, #32]
 801391e:	681b      	ldr	r3, [r3, #0]
 8013920:	2208      	movs	r2, #8
 8013922:	4413      	add	r3, r2
 8013924:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013928:	681a      	ldr	r2, [r3, #0]
 801392a:	6a3b      	ldr	r3, [r7, #32]
 801392c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801392e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013930:	685a      	ldr	r2, [r3, #4]
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	1ad2      	subs	r2, r2, r3
 8013936:	2308      	movs	r3, #8
 8013938:	005b      	lsls	r3, r3, #1
 801393a:	429a      	cmp	r2, r3
 801393c:	d922      	bls.n	8013984 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801393e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	4413      	add	r3, r2
 8013944:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013946:	69bb      	ldr	r3, [r7, #24]
 8013948:	f003 0307 	and.w	r3, r3, #7
 801394c:	2b00      	cmp	r3, #0
 801394e:	d00d      	beq.n	801396c <pvPortMalloc+0x104>
	__asm volatile
 8013950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013954:	b672      	cpsid	i
 8013956:	f383 8811 	msr	BASEPRI, r3
 801395a:	f3bf 8f6f 	isb	sy
 801395e:	f3bf 8f4f 	dsb	sy
 8013962:	b662      	cpsie	i
 8013964:	613b      	str	r3, [r7, #16]
}
 8013966:	bf00      	nop
 8013968:	bf00      	nop
 801396a:	e7fd      	b.n	8013968 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801396c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801396e:	685a      	ldr	r2, [r3, #4]
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	1ad2      	subs	r2, r2, r3
 8013974:	69bb      	ldr	r3, [r7, #24]
 8013976:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801397a:	687a      	ldr	r2, [r7, #4]
 801397c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801397e:	69b8      	ldr	r0, [r7, #24]
 8013980:	f000 f906 	bl	8013b90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013984:	4b1e      	ldr	r3, [pc, #120]	@ (8013a00 <pvPortMalloc+0x198>)
 8013986:	681a      	ldr	r2, [r3, #0]
 8013988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801398a:	685b      	ldr	r3, [r3, #4]
 801398c:	1ad3      	subs	r3, r2, r3
 801398e:	4a1c      	ldr	r2, [pc, #112]	@ (8013a00 <pvPortMalloc+0x198>)
 8013990:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013992:	4b1b      	ldr	r3, [pc, #108]	@ (8013a00 <pvPortMalloc+0x198>)
 8013994:	681a      	ldr	r2, [r3, #0]
 8013996:	4b1c      	ldr	r3, [pc, #112]	@ (8013a08 <pvPortMalloc+0x1a0>)
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	429a      	cmp	r2, r3
 801399c:	d203      	bcs.n	80139a6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801399e:	4b18      	ldr	r3, [pc, #96]	@ (8013a00 <pvPortMalloc+0x198>)
 80139a0:	681b      	ldr	r3, [r3, #0]
 80139a2:	4a19      	ldr	r2, [pc, #100]	@ (8013a08 <pvPortMalloc+0x1a0>)
 80139a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80139a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139a8:	685a      	ldr	r2, [r3, #4]
 80139aa:	4b14      	ldr	r3, [pc, #80]	@ (80139fc <pvPortMalloc+0x194>)
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	431a      	orrs	r2, r3
 80139b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80139b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139b6:	2200      	movs	r2, #0
 80139b8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80139ba:	f7ff f811 	bl	80129e0 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80139be:	69fb      	ldr	r3, [r7, #28]
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d101      	bne.n	80139c8 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80139c4:	f7ec fdcc 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80139c8:	69fb      	ldr	r3, [r7, #28]
 80139ca:	f003 0307 	and.w	r3, r3, #7
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d00d      	beq.n	80139ee <pvPortMalloc+0x186>
	__asm volatile
 80139d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139d6:	b672      	cpsid	i
 80139d8:	f383 8811 	msr	BASEPRI, r3
 80139dc:	f3bf 8f6f 	isb	sy
 80139e0:	f3bf 8f4f 	dsb	sy
 80139e4:	b662      	cpsie	i
 80139e6:	60fb      	str	r3, [r7, #12]
}
 80139e8:	bf00      	nop
 80139ea:	bf00      	nop
 80139ec:	e7fd      	b.n	80139ea <pvPortMalloc+0x182>
	return pvReturn;
 80139ee:	69fb      	ldr	r3, [r7, #28]
}
 80139f0:	4618      	mov	r0, r3
 80139f2:	3728      	adds	r7, #40	@ 0x28
 80139f4:	46bd      	mov	sp, r7
 80139f6:	bd80      	pop	{r7, pc}
 80139f8:	20009198 	.word	0x20009198
 80139fc:	200091a4 	.word	0x200091a4
 8013a00:	2000919c 	.word	0x2000919c
 8013a04:	20009190 	.word	0x20009190
 8013a08:	200091a0 	.word	0x200091a0

08013a0c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013a0c:	b580      	push	{r7, lr}
 8013a0e:	b086      	sub	sp, #24
 8013a10:	af00      	add	r7, sp, #0
 8013a12:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	d04e      	beq.n	8013abc <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013a1e:	2308      	movs	r3, #8
 8013a20:	425b      	negs	r3, r3
 8013a22:	697a      	ldr	r2, [r7, #20]
 8013a24:	4413      	add	r3, r2
 8013a26:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013a28:	697b      	ldr	r3, [r7, #20]
 8013a2a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013a2c:	693b      	ldr	r3, [r7, #16]
 8013a2e:	685a      	ldr	r2, [r3, #4]
 8013a30:	4b24      	ldr	r3, [pc, #144]	@ (8013ac4 <vPortFree+0xb8>)
 8013a32:	681b      	ldr	r3, [r3, #0]
 8013a34:	4013      	ands	r3, r2
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d10d      	bne.n	8013a56 <vPortFree+0x4a>
	__asm volatile
 8013a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a3e:	b672      	cpsid	i
 8013a40:	f383 8811 	msr	BASEPRI, r3
 8013a44:	f3bf 8f6f 	isb	sy
 8013a48:	f3bf 8f4f 	dsb	sy
 8013a4c:	b662      	cpsie	i
 8013a4e:	60fb      	str	r3, [r7, #12]
}
 8013a50:	bf00      	nop
 8013a52:	bf00      	nop
 8013a54:	e7fd      	b.n	8013a52 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013a56:	693b      	ldr	r3, [r7, #16]
 8013a58:	681b      	ldr	r3, [r3, #0]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d00d      	beq.n	8013a7a <vPortFree+0x6e>
	__asm volatile
 8013a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a62:	b672      	cpsid	i
 8013a64:	f383 8811 	msr	BASEPRI, r3
 8013a68:	f3bf 8f6f 	isb	sy
 8013a6c:	f3bf 8f4f 	dsb	sy
 8013a70:	b662      	cpsie	i
 8013a72:	60bb      	str	r3, [r7, #8]
}
 8013a74:	bf00      	nop
 8013a76:	bf00      	nop
 8013a78:	e7fd      	b.n	8013a76 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013a7a:	693b      	ldr	r3, [r7, #16]
 8013a7c:	685a      	ldr	r2, [r3, #4]
 8013a7e:	4b11      	ldr	r3, [pc, #68]	@ (8013ac4 <vPortFree+0xb8>)
 8013a80:	681b      	ldr	r3, [r3, #0]
 8013a82:	4013      	ands	r3, r2
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d019      	beq.n	8013abc <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013a88:	693b      	ldr	r3, [r7, #16]
 8013a8a:	681b      	ldr	r3, [r3, #0]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d115      	bne.n	8013abc <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013a90:	693b      	ldr	r3, [r7, #16]
 8013a92:	685a      	ldr	r2, [r3, #4]
 8013a94:	4b0b      	ldr	r3, [pc, #44]	@ (8013ac4 <vPortFree+0xb8>)
 8013a96:	681b      	ldr	r3, [r3, #0]
 8013a98:	43db      	mvns	r3, r3
 8013a9a:	401a      	ands	r2, r3
 8013a9c:	693b      	ldr	r3, [r7, #16]
 8013a9e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013aa0:	f7fe ff90 	bl	80129c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013aa4:	693b      	ldr	r3, [r7, #16]
 8013aa6:	685a      	ldr	r2, [r3, #4]
 8013aa8:	4b07      	ldr	r3, [pc, #28]	@ (8013ac8 <vPortFree+0xbc>)
 8013aaa:	681b      	ldr	r3, [r3, #0]
 8013aac:	4413      	add	r3, r2
 8013aae:	4a06      	ldr	r2, [pc, #24]	@ (8013ac8 <vPortFree+0xbc>)
 8013ab0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013ab2:	6938      	ldr	r0, [r7, #16]
 8013ab4:	f000 f86c 	bl	8013b90 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8013ab8:	f7fe ff92 	bl	80129e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013abc:	bf00      	nop
 8013abe:	3718      	adds	r7, #24
 8013ac0:	46bd      	mov	sp, r7
 8013ac2:	bd80      	pop	{r7, pc}
 8013ac4:	200091a4 	.word	0x200091a4
 8013ac8:	2000919c 	.word	0x2000919c

08013acc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013acc:	b480      	push	{r7}
 8013ace:	b085      	sub	sp, #20
 8013ad0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013ad6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013ad8:	4b27      	ldr	r3, [pc, #156]	@ (8013b78 <prvHeapInit+0xac>)
 8013ada:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013adc:	68fb      	ldr	r3, [r7, #12]
 8013ade:	f003 0307 	and.w	r3, r3, #7
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d00c      	beq.n	8013b00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	3307      	adds	r3, #7
 8013aea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013aec:	68fb      	ldr	r3, [r7, #12]
 8013aee:	f023 0307 	bic.w	r3, r3, #7
 8013af2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013af4:	68ba      	ldr	r2, [r7, #8]
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	1ad3      	subs	r3, r2, r3
 8013afa:	4a1f      	ldr	r2, [pc, #124]	@ (8013b78 <prvHeapInit+0xac>)
 8013afc:	4413      	add	r3, r2
 8013afe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013b04:	4a1d      	ldr	r2, [pc, #116]	@ (8013b7c <prvHeapInit+0xb0>)
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8013b7c <prvHeapInit+0xb0>)
 8013b0c:	2200      	movs	r2, #0
 8013b0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	68ba      	ldr	r2, [r7, #8]
 8013b14:	4413      	add	r3, r2
 8013b16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013b18:	2208      	movs	r2, #8
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	1a9b      	subs	r3, r3, r2
 8013b1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013b20:	68fb      	ldr	r3, [r7, #12]
 8013b22:	f023 0307 	bic.w	r3, r3, #7
 8013b26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	4a15      	ldr	r2, [pc, #84]	@ (8013b80 <prvHeapInit+0xb4>)
 8013b2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013b2e:	4b14      	ldr	r3, [pc, #80]	@ (8013b80 <prvHeapInit+0xb4>)
 8013b30:	681b      	ldr	r3, [r3, #0]
 8013b32:	2200      	movs	r2, #0
 8013b34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013b36:	4b12      	ldr	r3, [pc, #72]	@ (8013b80 <prvHeapInit+0xb4>)
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	2200      	movs	r2, #0
 8013b3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013b3e:	687b      	ldr	r3, [r7, #4]
 8013b40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013b42:	683b      	ldr	r3, [r7, #0]
 8013b44:	68fa      	ldr	r2, [r7, #12]
 8013b46:	1ad2      	subs	r2, r2, r3
 8013b48:	683b      	ldr	r3, [r7, #0]
 8013b4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8013b80 <prvHeapInit+0xb4>)
 8013b4e:	681a      	ldr	r2, [r3, #0]
 8013b50:	683b      	ldr	r3, [r7, #0]
 8013b52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013b54:	683b      	ldr	r3, [r7, #0]
 8013b56:	685b      	ldr	r3, [r3, #4]
 8013b58:	4a0a      	ldr	r2, [pc, #40]	@ (8013b84 <prvHeapInit+0xb8>)
 8013b5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013b5c:	683b      	ldr	r3, [r7, #0]
 8013b5e:	685b      	ldr	r3, [r3, #4]
 8013b60:	4a09      	ldr	r2, [pc, #36]	@ (8013b88 <prvHeapInit+0xbc>)
 8013b62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013b64:	4b09      	ldr	r3, [pc, #36]	@ (8013b8c <prvHeapInit+0xc0>)
 8013b66:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8013b6a:	601a      	str	r2, [r3, #0]
}
 8013b6c:	bf00      	nop
 8013b6e:	3714      	adds	r7, #20
 8013b70:	46bd      	mov	sp, r7
 8013b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b76:	4770      	bx	lr
 8013b78:	20001190 	.word	0x20001190
 8013b7c:	20009190 	.word	0x20009190
 8013b80:	20009198 	.word	0x20009198
 8013b84:	200091a0 	.word	0x200091a0
 8013b88:	2000919c 	.word	0x2000919c
 8013b8c:	200091a4 	.word	0x200091a4

08013b90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013b90:	b480      	push	{r7}
 8013b92:	b085      	sub	sp, #20
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013b98:	4b28      	ldr	r3, [pc, #160]	@ (8013c3c <prvInsertBlockIntoFreeList+0xac>)
 8013b9a:	60fb      	str	r3, [r7, #12]
 8013b9c:	e002      	b.n	8013ba4 <prvInsertBlockIntoFreeList+0x14>
 8013b9e:	68fb      	ldr	r3, [r7, #12]
 8013ba0:	681b      	ldr	r3, [r3, #0]
 8013ba2:	60fb      	str	r3, [r7, #12]
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	681b      	ldr	r3, [r3, #0]
 8013ba8:	687a      	ldr	r2, [r7, #4]
 8013baa:	429a      	cmp	r2, r3
 8013bac:	d8f7      	bhi.n	8013b9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013bae:	68fb      	ldr	r3, [r7, #12]
 8013bb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013bb2:	68fb      	ldr	r3, [r7, #12]
 8013bb4:	685b      	ldr	r3, [r3, #4]
 8013bb6:	68ba      	ldr	r2, [r7, #8]
 8013bb8:	4413      	add	r3, r2
 8013bba:	687a      	ldr	r2, [r7, #4]
 8013bbc:	429a      	cmp	r2, r3
 8013bbe:	d108      	bne.n	8013bd2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	685a      	ldr	r2, [r3, #4]
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	685b      	ldr	r3, [r3, #4]
 8013bc8:	441a      	add	r2, r3
 8013bca:	68fb      	ldr	r3, [r7, #12]
 8013bcc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	685b      	ldr	r3, [r3, #4]
 8013bda:	68ba      	ldr	r2, [r7, #8]
 8013bdc:	441a      	add	r2, r3
 8013bde:	68fb      	ldr	r3, [r7, #12]
 8013be0:	681b      	ldr	r3, [r3, #0]
 8013be2:	429a      	cmp	r2, r3
 8013be4:	d118      	bne.n	8013c18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013be6:	68fb      	ldr	r3, [r7, #12]
 8013be8:	681a      	ldr	r2, [r3, #0]
 8013bea:	4b15      	ldr	r3, [pc, #84]	@ (8013c40 <prvInsertBlockIntoFreeList+0xb0>)
 8013bec:	681b      	ldr	r3, [r3, #0]
 8013bee:	429a      	cmp	r2, r3
 8013bf0:	d00d      	beq.n	8013c0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	685a      	ldr	r2, [r3, #4]
 8013bf6:	68fb      	ldr	r3, [r7, #12]
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	685b      	ldr	r3, [r3, #4]
 8013bfc:	441a      	add	r2, r3
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	681a      	ldr	r2, [r3, #0]
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	601a      	str	r2, [r3, #0]
 8013c0c:	e008      	b.n	8013c20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8013c40 <prvInsertBlockIntoFreeList+0xb0>)
 8013c10:	681a      	ldr	r2, [r3, #0]
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	601a      	str	r2, [r3, #0]
 8013c16:	e003      	b.n	8013c20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013c18:	68fb      	ldr	r3, [r7, #12]
 8013c1a:	681a      	ldr	r2, [r3, #0]
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013c20:	68fa      	ldr	r2, [r7, #12]
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	429a      	cmp	r2, r3
 8013c26:	d002      	beq.n	8013c2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013c28:	68fb      	ldr	r3, [r7, #12]
 8013c2a:	687a      	ldr	r2, [r7, #4]
 8013c2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013c2e:	bf00      	nop
 8013c30:	3714      	adds	r7, #20
 8013c32:	46bd      	mov	sp, r7
 8013c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c38:	4770      	bx	lr
 8013c3a:	bf00      	nop
 8013c3c:	20009190 	.word	0x20009190
 8013c40:	20009198 	.word	0x20009198

08013c44 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8013c44:	b580      	push	{r7, lr}
 8013c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8013c48:	2201      	movs	r2, #1
 8013c4a:	490e      	ldr	r1, [pc, #56]	@ (8013c84 <MX_USB_HOST_Init+0x40>)
 8013c4c:	480e      	ldr	r0, [pc, #56]	@ (8013c88 <MX_USB_HOST_Init+0x44>)
 8013c4e:	f7fb fddd 	bl	800f80c <USBH_Init>
 8013c52:	4603      	mov	r3, r0
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d001      	beq.n	8013c5c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8013c58:	f7ed ff10 	bl	8001a7c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8013c5c:	490b      	ldr	r1, [pc, #44]	@ (8013c8c <MX_USB_HOST_Init+0x48>)
 8013c5e:	480a      	ldr	r0, [pc, #40]	@ (8013c88 <MX_USB_HOST_Init+0x44>)
 8013c60:	f7fb fea7 	bl	800f9b2 <USBH_RegisterClass>
 8013c64:	4603      	mov	r3, r0
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d001      	beq.n	8013c6e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8013c6a:	f7ed ff07 	bl	8001a7c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8013c6e:	4806      	ldr	r0, [pc, #24]	@ (8013c88 <MX_USB_HOST_Init+0x44>)
 8013c70:	f7fb ff2b 	bl	800faca <USBH_Start>
 8013c74:	4603      	mov	r3, r0
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d001      	beq.n	8013c7e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8013c7a:	f7ed feff 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8013c7e:	bf00      	nop
 8013c80:	bd80      	pop	{r7, pc}
 8013c82:	bf00      	nop
 8013c84:	08013c91 	.word	0x08013c91
 8013c88:	200091a8 	.word	0x200091a8
 8013c8c:	2000000c 	.word	0x2000000c

08013c90 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8013c90:	b480      	push	{r7}
 8013c92:	b083      	sub	sp, #12
 8013c94:	af00      	add	r7, sp, #0
 8013c96:	6078      	str	r0, [r7, #4]
 8013c98:	460b      	mov	r3, r1
 8013c9a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8013c9c:	78fb      	ldrb	r3, [r7, #3]
 8013c9e:	3b01      	subs	r3, #1
 8013ca0:	2b04      	cmp	r3, #4
 8013ca2:	d819      	bhi.n	8013cd8 <USBH_UserProcess+0x48>
 8013ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8013cac <USBH_UserProcess+0x1c>)
 8013ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013caa:	bf00      	nop
 8013cac:	08013cd9 	.word	0x08013cd9
 8013cb0:	08013cc9 	.word	0x08013cc9
 8013cb4:	08013cd9 	.word	0x08013cd9
 8013cb8:	08013cd1 	.word	0x08013cd1
 8013cbc:	08013cc1 	.word	0x08013cc1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8013cc0:	4b09      	ldr	r3, [pc, #36]	@ (8013ce8 <USBH_UserProcess+0x58>)
 8013cc2:	2203      	movs	r2, #3
 8013cc4:	701a      	strb	r2, [r3, #0]
  break;
 8013cc6:	e008      	b.n	8013cda <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8013cc8:	4b07      	ldr	r3, [pc, #28]	@ (8013ce8 <USBH_UserProcess+0x58>)
 8013cca:	2202      	movs	r2, #2
 8013ccc:	701a      	strb	r2, [r3, #0]
  break;
 8013cce:	e004      	b.n	8013cda <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8013cd0:	4b05      	ldr	r3, [pc, #20]	@ (8013ce8 <USBH_UserProcess+0x58>)
 8013cd2:	2201      	movs	r2, #1
 8013cd4:	701a      	strb	r2, [r3, #0]
  break;
 8013cd6:	e000      	b.n	8013cda <USBH_UserProcess+0x4a>

  default:
  break;
 8013cd8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8013cda:	bf00      	nop
 8013cdc:	370c      	adds	r7, #12
 8013cde:	46bd      	mov	sp, r7
 8013ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ce4:	4770      	bx	lr
 8013ce6:	bf00      	nop
 8013ce8:	2000958c 	.word	0x2000958c

08013cec <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8013cec:	b580      	push	{r7, lr}
 8013cee:	b08a      	sub	sp, #40	@ 0x28
 8013cf0:	af00      	add	r7, sp, #0
 8013cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013cf4:	f107 0314 	add.w	r3, r7, #20
 8013cf8:	2200      	movs	r2, #0
 8013cfa:	601a      	str	r2, [r3, #0]
 8013cfc:	605a      	str	r2, [r3, #4]
 8013cfe:	609a      	str	r2, [r3, #8]
 8013d00:	60da      	str	r2, [r3, #12]
 8013d02:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	681b      	ldr	r3, [r3, #0]
 8013d08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8013d0c:	d13c      	bne.n	8013d88 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8013d0e:	4b20      	ldr	r3, [pc, #128]	@ (8013d90 <HAL_HCD_MspInit+0xa4>)
 8013d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013d12:	4a1f      	ldr	r2, [pc, #124]	@ (8013d90 <HAL_HCD_MspInit+0xa4>)
 8013d14:	f043 0301 	orr.w	r3, r3, #1
 8013d18:	6313      	str	r3, [r2, #48]	@ 0x30
 8013d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8013d90 <HAL_HCD_MspInit+0xa4>)
 8013d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013d1e:	f003 0301 	and.w	r3, r3, #1
 8013d22:	613b      	str	r3, [r7, #16]
 8013d24:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8013d26:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8013d2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013d2c:	2302      	movs	r3, #2
 8013d2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013d30:	2300      	movs	r3, #0
 8013d32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8013d34:	2303      	movs	r3, #3
 8013d36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8013d38:	230a      	movs	r3, #10
 8013d3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013d3c:	f107 0314 	add.w	r3, r7, #20
 8013d40:	4619      	mov	r1, r3
 8013d42:	4814      	ldr	r0, [pc, #80]	@ (8013d94 <HAL_HCD_MspInit+0xa8>)
 8013d44:	f7f0 ff62 	bl	8004c0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013d48:	4b11      	ldr	r3, [pc, #68]	@ (8013d90 <HAL_HCD_MspInit+0xa4>)
 8013d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013d4c:	4a10      	ldr	r2, [pc, #64]	@ (8013d90 <HAL_HCD_MspInit+0xa4>)
 8013d4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013d52:	6353      	str	r3, [r2, #52]	@ 0x34
 8013d54:	4b0e      	ldr	r3, [pc, #56]	@ (8013d90 <HAL_HCD_MspInit+0xa4>)
 8013d56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013d5c:	60fb      	str	r3, [r7, #12]
 8013d5e:	68fb      	ldr	r3, [r7, #12]
 8013d60:	4b0b      	ldr	r3, [pc, #44]	@ (8013d90 <HAL_HCD_MspInit+0xa4>)
 8013d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013d64:	4a0a      	ldr	r2, [pc, #40]	@ (8013d90 <HAL_HCD_MspInit+0xa4>)
 8013d66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8013d6a:	6453      	str	r3, [r2, #68]	@ 0x44
 8013d6c:	4b08      	ldr	r3, [pc, #32]	@ (8013d90 <HAL_HCD_MspInit+0xa4>)
 8013d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013d70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013d74:	60bb      	str	r3, [r7, #8]
 8013d76:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8013d78:	2200      	movs	r2, #0
 8013d7a:	2105      	movs	r1, #5
 8013d7c:	2043      	movs	r0, #67	@ 0x43
 8013d7e:	f7ef fc79 	bl	8003674 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013d82:	2043      	movs	r0, #67	@ 0x43
 8013d84:	f7ef fc92 	bl	80036ac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8013d88:	bf00      	nop
 8013d8a:	3728      	adds	r7, #40	@ 0x28
 8013d8c:	46bd      	mov	sp, r7
 8013d8e:	bd80      	pop	{r7, pc}
 8013d90:	40023800 	.word	0x40023800
 8013d94:	40020000 	.word	0x40020000

08013d98 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8013d98:	b580      	push	{r7, lr}
 8013d9a:	b082      	sub	sp, #8
 8013d9c:	af00      	add	r7, sp, #0
 8013d9e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013da6:	4618      	mov	r0, r3
 8013da8:	f7fc fac7 	bl	801033a <USBH_LL_IncTimer>
}
 8013dac:	bf00      	nop
 8013dae:	3708      	adds	r7, #8
 8013db0:	46bd      	mov	sp, r7
 8013db2:	bd80      	pop	{r7, pc}

08013db4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013db4:	b580      	push	{r7, lr}
 8013db6:	b082      	sub	sp, #8
 8013db8:	af00      	add	r7, sp, #0
 8013dba:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013dc2:	4618      	mov	r0, r3
 8013dc4:	f7fc fb07 	bl	80103d6 <USBH_LL_Connect>
}
 8013dc8:	bf00      	nop
 8013dca:	3708      	adds	r7, #8
 8013dcc:	46bd      	mov	sp, r7
 8013dce:	bd80      	pop	{r7, pc}

08013dd0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013dd0:	b580      	push	{r7, lr}
 8013dd2:	b082      	sub	sp, #8
 8013dd4:	af00      	add	r7, sp, #0
 8013dd6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013dde:	4618      	mov	r0, r3
 8013de0:	f7fc fb14 	bl	801040c <USBH_LL_Disconnect>
}
 8013de4:	bf00      	nop
 8013de6:	3708      	adds	r7, #8
 8013de8:	46bd      	mov	sp, r7
 8013dea:	bd80      	pop	{r7, pc}

08013dec <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8013dec:	b580      	push	{r7, lr}
 8013dee:	b082      	sub	sp, #8
 8013df0:	af00      	add	r7, sp, #0
 8013df2:	6078      	str	r0, [r7, #4]
 8013df4:	460b      	mov	r3, r1
 8013df6:	70fb      	strb	r3, [r7, #3]
 8013df8:	4613      	mov	r3, r2
 8013dfa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013e02:	4618      	mov	r0, r3
 8013e04:	f7fc fb68 	bl	80104d8 <USBH_LL_NotifyURBChange>
#endif
}
 8013e08:	bf00      	nop
 8013e0a:	3708      	adds	r7, #8
 8013e0c:	46bd      	mov	sp, r7
 8013e0e:	bd80      	pop	{r7, pc}

08013e10 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8013e10:	b580      	push	{r7, lr}
 8013e12:	b082      	sub	sp, #8
 8013e14:	af00      	add	r7, sp, #0
 8013e16:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013e1e:	4618      	mov	r0, r3
 8013e20:	f7fc fab5 	bl	801038e <USBH_LL_PortEnabled>
}
 8013e24:	bf00      	nop
 8013e26:	3708      	adds	r7, #8
 8013e28:	46bd      	mov	sp, r7
 8013e2a:	bd80      	pop	{r7, pc}

08013e2c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8013e2c:	b580      	push	{r7, lr}
 8013e2e:	b082      	sub	sp, #8
 8013e30:	af00      	add	r7, sp, #0
 8013e32:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013e3a:	4618      	mov	r0, r3
 8013e3c:	f7fc fab9 	bl	80103b2 <USBH_LL_PortDisabled>
}
 8013e40:	bf00      	nop
 8013e42:	3708      	adds	r7, #8
 8013e44:	46bd      	mov	sp, r7
 8013e46:	bd80      	pop	{r7, pc}

08013e48 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8013e48:	b580      	push	{r7, lr}
 8013e4a:	b082      	sub	sp, #8
 8013e4c:	af00      	add	r7, sp, #0
 8013e4e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8013e56:	2b01      	cmp	r3, #1
 8013e58:	d12a      	bne.n	8013eb0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8013e5a:	4a18      	ldr	r2, [pc, #96]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013e5c:	687b      	ldr	r3, [r7, #4]
 8013e5e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	4a15      	ldr	r2, [pc, #84]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013e66:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013e6a:	4b14      	ldr	r3, [pc, #80]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013e6c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8013e70:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8013e72:	4b12      	ldr	r3, [pc, #72]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013e74:	2208      	movs	r2, #8
 8013e76:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8013e78:	4b10      	ldr	r3, [pc, #64]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013e7a:	2201      	movs	r2, #1
 8013e7c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8013e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013e80:	2200      	movs	r2, #0
 8013e82:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8013e84:	4b0d      	ldr	r3, [pc, #52]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013e86:	2202      	movs	r2, #2
 8013e88:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8013e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013e8c:	2200      	movs	r2, #0
 8013e8e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8013e90:	480a      	ldr	r0, [pc, #40]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013e92:	f7f1 f898 	bl	8004fc6 <HAL_HCD_Init>
 8013e96:	4603      	mov	r3, r0
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d001      	beq.n	8013ea0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8013e9c:	f7ed fdee 	bl	8001a7c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8013ea0:	4806      	ldr	r0, [pc, #24]	@ (8013ebc <USBH_LL_Init+0x74>)
 8013ea2:	f7f1 fcd5 	bl	8005850 <HAL_HCD_GetCurrentFrame>
 8013ea6:	4603      	mov	r3, r0
 8013ea8:	4619      	mov	r1, r3
 8013eaa:	6878      	ldr	r0, [r7, #4]
 8013eac:	f7fc fa36 	bl	801031c <USBH_LL_SetTimer>
  }

  return USBH_OK;
 8013eb0:	2300      	movs	r3, #0
}
 8013eb2:	4618      	mov	r0, r3
 8013eb4:	3708      	adds	r7, #8
 8013eb6:	46bd      	mov	sp, r7
 8013eb8:	bd80      	pop	{r7, pc}
 8013eba:	bf00      	nop
 8013ebc:	20009590 	.word	0x20009590

08013ec0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8013ec0:	b580      	push	{r7, lr}
 8013ec2:	b084      	sub	sp, #16
 8013ec4:	af00      	add	r7, sp, #0
 8013ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013ec8:	2300      	movs	r3, #0
 8013eca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013ecc:	2300      	movs	r3, #0
 8013ece:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013ed6:	4618      	mov	r0, r3
 8013ed8:	f7f1 fc42 	bl	8005760 <HAL_HCD_Start>
 8013edc:	4603      	mov	r3, r0
 8013ede:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8013ee0:	7bfb      	ldrb	r3, [r7, #15]
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	f000 f94c 	bl	8014180 <USBH_Get_USB_Status>
 8013ee8:	4603      	mov	r3, r0
 8013eea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013eec:	7bbb      	ldrb	r3, [r7, #14]
}
 8013eee:	4618      	mov	r0, r3
 8013ef0:	3710      	adds	r7, #16
 8013ef2:	46bd      	mov	sp, r7
 8013ef4:	bd80      	pop	{r7, pc}

08013ef6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8013ef6:	b580      	push	{r7, lr}
 8013ef8:	b084      	sub	sp, #16
 8013efa:	af00      	add	r7, sp, #0
 8013efc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013efe:	2300      	movs	r3, #0
 8013f00:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013f02:	2300      	movs	r3, #0
 8013f04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	f7f1 fc4a 	bl	80057a6 <HAL_HCD_Stop>
 8013f12:	4603      	mov	r3, r0
 8013f14:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8013f16:	7bfb      	ldrb	r3, [r7, #15]
 8013f18:	4618      	mov	r0, r3
 8013f1a:	f000 f931 	bl	8014180 <USBH_Get_USB_Status>
 8013f1e:	4603      	mov	r3, r0
 8013f20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013f22:	7bbb      	ldrb	r3, [r7, #14]
}
 8013f24:	4618      	mov	r0, r3
 8013f26:	3710      	adds	r7, #16
 8013f28:	46bd      	mov	sp, r7
 8013f2a:	bd80      	pop	{r7, pc}

08013f2c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b084      	sub	sp, #16
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8013f34:	2301      	movs	r3, #1
 8013f36:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013f3e:	4618      	mov	r0, r3
 8013f40:	f7f1 fc94 	bl	800586c <HAL_HCD_GetCurrentSpeed>
 8013f44:	4603      	mov	r3, r0
 8013f46:	2b02      	cmp	r3, #2
 8013f48:	d00c      	beq.n	8013f64 <USBH_LL_GetSpeed+0x38>
 8013f4a:	2b02      	cmp	r3, #2
 8013f4c:	d80d      	bhi.n	8013f6a <USBH_LL_GetSpeed+0x3e>
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d002      	beq.n	8013f58 <USBH_LL_GetSpeed+0x2c>
 8013f52:	2b01      	cmp	r3, #1
 8013f54:	d003      	beq.n	8013f5e <USBH_LL_GetSpeed+0x32>
 8013f56:	e008      	b.n	8013f6a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8013f58:	2300      	movs	r3, #0
 8013f5a:	73fb      	strb	r3, [r7, #15]
    break;
 8013f5c:	e008      	b.n	8013f70 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8013f5e:	2301      	movs	r3, #1
 8013f60:	73fb      	strb	r3, [r7, #15]
    break;
 8013f62:	e005      	b.n	8013f70 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8013f64:	2302      	movs	r3, #2
 8013f66:	73fb      	strb	r3, [r7, #15]
    break;
 8013f68:	e002      	b.n	8013f70 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8013f6a:	2301      	movs	r3, #1
 8013f6c:	73fb      	strb	r3, [r7, #15]
    break;
 8013f6e:	bf00      	nop
  }
  return  speed;
 8013f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f72:	4618      	mov	r0, r3
 8013f74:	3710      	adds	r7, #16
 8013f76:	46bd      	mov	sp, r7
 8013f78:	bd80      	pop	{r7, pc}

08013f7a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8013f7a:	b580      	push	{r7, lr}
 8013f7c:	b084      	sub	sp, #16
 8013f7e:	af00      	add	r7, sp, #0
 8013f80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013f82:	2300      	movs	r3, #0
 8013f84:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013f86:	2300      	movs	r3, #0
 8013f88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013f90:	4618      	mov	r0, r3
 8013f92:	f7f1 fc25 	bl	80057e0 <HAL_HCD_ResetPort>
 8013f96:	4603      	mov	r3, r0
 8013f98:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8013f9a:	7bfb      	ldrb	r3, [r7, #15]
 8013f9c:	4618      	mov	r0, r3
 8013f9e:	f000 f8ef 	bl	8014180 <USBH_Get_USB_Status>
 8013fa2:	4603      	mov	r3, r0
 8013fa4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013fa6:	7bbb      	ldrb	r3, [r7, #14]
}
 8013fa8:	4618      	mov	r0, r3
 8013faa:	3710      	adds	r7, #16
 8013fac:	46bd      	mov	sp, r7
 8013fae:	bd80      	pop	{r7, pc}

08013fb0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8013fb0:	b580      	push	{r7, lr}
 8013fb2:	b082      	sub	sp, #8
 8013fb4:	af00      	add	r7, sp, #0
 8013fb6:	6078      	str	r0, [r7, #4]
 8013fb8:	460b      	mov	r3, r1
 8013fba:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8013fc2:	78fa      	ldrb	r2, [r7, #3]
 8013fc4:	4611      	mov	r1, r2
 8013fc6:	4618      	mov	r0, r3
 8013fc8:	f7f1 fc2d 	bl	8005826 <HAL_HCD_HC_GetXferCount>
 8013fcc:	4603      	mov	r3, r0
}
 8013fce:	4618      	mov	r0, r3
 8013fd0:	3708      	adds	r7, #8
 8013fd2:	46bd      	mov	sp, r7
 8013fd4:	bd80      	pop	{r7, pc}

08013fd6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8013fd6:	b590      	push	{r4, r7, lr}
 8013fd8:	b089      	sub	sp, #36	@ 0x24
 8013fda:	af04      	add	r7, sp, #16
 8013fdc:	6078      	str	r0, [r7, #4]
 8013fde:	4608      	mov	r0, r1
 8013fe0:	4611      	mov	r1, r2
 8013fe2:	461a      	mov	r2, r3
 8013fe4:	4603      	mov	r3, r0
 8013fe6:	70fb      	strb	r3, [r7, #3]
 8013fe8:	460b      	mov	r3, r1
 8013fea:	70bb      	strb	r3, [r7, #2]
 8013fec:	4613      	mov	r3, r2
 8013fee:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013ff0:	2300      	movs	r3, #0
 8013ff2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8013ff4:	2300      	movs	r3, #0
 8013ff6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8013ffe:	787c      	ldrb	r4, [r7, #1]
 8014000:	78ba      	ldrb	r2, [r7, #2]
 8014002:	78f9      	ldrb	r1, [r7, #3]
 8014004:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014006:	9302      	str	r3, [sp, #8]
 8014008:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801400c:	9301      	str	r3, [sp, #4]
 801400e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014012:	9300      	str	r3, [sp, #0]
 8014014:	4623      	mov	r3, r4
 8014016:	f7f1 f83d 	bl	8005094 <HAL_HCD_HC_Init>
 801401a:	4603      	mov	r3, r0
 801401c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 801401e:	7bfb      	ldrb	r3, [r7, #15]
 8014020:	4618      	mov	r0, r3
 8014022:	f000 f8ad 	bl	8014180 <USBH_Get_USB_Status>
 8014026:	4603      	mov	r3, r0
 8014028:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801402a:	7bbb      	ldrb	r3, [r7, #14]
}
 801402c:	4618      	mov	r0, r3
 801402e:	3714      	adds	r7, #20
 8014030:	46bd      	mov	sp, r7
 8014032:	bd90      	pop	{r4, r7, pc}

08014034 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014034:	b480      	push	{r7}
 8014036:	b083      	sub	sp, #12
 8014038:	af00      	add	r7, sp, #0
 801403a:	6078      	str	r0, [r7, #4]
 801403c:	460b      	mov	r3, r1
 801403e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8014040:	2300      	movs	r3, #0
}
 8014042:	4618      	mov	r0, r3
 8014044:	370c      	adds	r7, #12
 8014046:	46bd      	mov	sp, r7
 8014048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801404c:	4770      	bx	lr

0801404e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801404e:	b590      	push	{r4, r7, lr}
 8014050:	b089      	sub	sp, #36	@ 0x24
 8014052:	af04      	add	r7, sp, #16
 8014054:	6078      	str	r0, [r7, #4]
 8014056:	4608      	mov	r0, r1
 8014058:	4611      	mov	r1, r2
 801405a:	461a      	mov	r2, r3
 801405c:	4603      	mov	r3, r0
 801405e:	70fb      	strb	r3, [r7, #3]
 8014060:	460b      	mov	r3, r1
 8014062:	70bb      	strb	r3, [r7, #2]
 8014064:	4613      	mov	r3, r2
 8014066:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014068:	2300      	movs	r3, #0
 801406a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801406c:	2300      	movs	r3, #0
 801406e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8014076:	787c      	ldrb	r4, [r7, #1]
 8014078:	78ba      	ldrb	r2, [r7, #2]
 801407a:	78f9      	ldrb	r1, [r7, #3]
 801407c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8014080:	9303      	str	r3, [sp, #12]
 8014082:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8014084:	9302      	str	r3, [sp, #8]
 8014086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014088:	9301      	str	r3, [sp, #4]
 801408a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801408e:	9300      	str	r3, [sp, #0]
 8014090:	4623      	mov	r3, r4
 8014092:	f7f1 f8b7 	bl	8005204 <HAL_HCD_HC_SubmitRequest>
 8014096:	4603      	mov	r3, r0
 8014098:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801409a:	7bfb      	ldrb	r3, [r7, #15]
 801409c:	4618      	mov	r0, r3
 801409e:	f000 f86f 	bl	8014180 <USBH_Get_USB_Status>
 80140a2:	4603      	mov	r3, r0
 80140a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80140a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80140a8:	4618      	mov	r0, r3
 80140aa:	3714      	adds	r7, #20
 80140ac:	46bd      	mov	sp, r7
 80140ae:	bd90      	pop	{r4, r7, pc}

080140b0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	b082      	sub	sp, #8
 80140b4:	af00      	add	r7, sp, #0
 80140b6:	6078      	str	r0, [r7, #4]
 80140b8:	460b      	mov	r3, r1
 80140ba:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80140c2:	78fa      	ldrb	r2, [r7, #3]
 80140c4:	4611      	mov	r1, r2
 80140c6:	4618      	mov	r0, r3
 80140c8:	f7f1 fb98 	bl	80057fc <HAL_HCD_HC_GetURBState>
 80140cc:	4603      	mov	r3, r0
}
 80140ce:	4618      	mov	r0, r3
 80140d0:	3708      	adds	r7, #8
 80140d2:	46bd      	mov	sp, r7
 80140d4:	bd80      	pop	{r7, pc}

080140d6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80140d6:	b580      	push	{r7, lr}
 80140d8:	b082      	sub	sp, #8
 80140da:	af00      	add	r7, sp, #0
 80140dc:	6078      	str	r0, [r7, #4]
 80140de:	460b      	mov	r3, r1
 80140e0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80140e2:	687b      	ldr	r3, [r7, #4]
 80140e4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80140e8:	2b01      	cmp	r3, #1
 80140ea:	d103      	bne.n	80140f4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80140ec:	78fb      	ldrb	r3, [r7, #3]
 80140ee:	4618      	mov	r0, r3
 80140f0:	f000 f872 	bl	80141d8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80140f4:	20c8      	movs	r0, #200	@ 0xc8
 80140f6:	f7ee ff49 	bl	8002f8c <HAL_Delay>
  return USBH_OK;
 80140fa:	2300      	movs	r3, #0
}
 80140fc:	4618      	mov	r0, r3
 80140fe:	3708      	adds	r7, #8
 8014100:	46bd      	mov	sp, r7
 8014102:	bd80      	pop	{r7, pc}

08014104 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8014104:	b480      	push	{r7}
 8014106:	b085      	sub	sp, #20
 8014108:	af00      	add	r7, sp, #0
 801410a:	6078      	str	r0, [r7, #4]
 801410c:	460b      	mov	r3, r1
 801410e:	70fb      	strb	r3, [r7, #3]
 8014110:	4613      	mov	r3, r2
 8014112:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801411a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 801411c:	78fa      	ldrb	r2, [r7, #3]
 801411e:	68f9      	ldr	r1, [r7, #12]
 8014120:	4613      	mov	r3, r2
 8014122:	011b      	lsls	r3, r3, #4
 8014124:	1a9b      	subs	r3, r3, r2
 8014126:	009b      	lsls	r3, r3, #2
 8014128:	440b      	add	r3, r1
 801412a:	3317      	adds	r3, #23
 801412c:	781b      	ldrb	r3, [r3, #0]
 801412e:	2b00      	cmp	r3, #0
 8014130:	d00a      	beq.n	8014148 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8014132:	78fa      	ldrb	r2, [r7, #3]
 8014134:	68f9      	ldr	r1, [r7, #12]
 8014136:	4613      	mov	r3, r2
 8014138:	011b      	lsls	r3, r3, #4
 801413a:	1a9b      	subs	r3, r3, r2
 801413c:	009b      	lsls	r3, r3, #2
 801413e:	440b      	add	r3, r1
 8014140:	333c      	adds	r3, #60	@ 0x3c
 8014142:	78ba      	ldrb	r2, [r7, #2]
 8014144:	701a      	strb	r2, [r3, #0]
 8014146:	e009      	b.n	801415c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8014148:	78fa      	ldrb	r2, [r7, #3]
 801414a:	68f9      	ldr	r1, [r7, #12]
 801414c:	4613      	mov	r3, r2
 801414e:	011b      	lsls	r3, r3, #4
 8014150:	1a9b      	subs	r3, r3, r2
 8014152:	009b      	lsls	r3, r3, #2
 8014154:	440b      	add	r3, r1
 8014156:	333d      	adds	r3, #61	@ 0x3d
 8014158:	78ba      	ldrb	r2, [r7, #2]
 801415a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801415c:	2300      	movs	r3, #0
}
 801415e:	4618      	mov	r0, r3
 8014160:	3714      	adds	r7, #20
 8014162:	46bd      	mov	sp, r7
 8014164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014168:	4770      	bx	lr

0801416a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801416a:	b580      	push	{r7, lr}
 801416c:	b082      	sub	sp, #8
 801416e:	af00      	add	r7, sp, #0
 8014170:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8014172:	6878      	ldr	r0, [r7, #4]
 8014174:	f7ee ff0a 	bl	8002f8c <HAL_Delay>
}
 8014178:	bf00      	nop
 801417a:	3708      	adds	r7, #8
 801417c:	46bd      	mov	sp, r7
 801417e:	bd80      	pop	{r7, pc}

08014180 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014180:	b480      	push	{r7}
 8014182:	b085      	sub	sp, #20
 8014184:	af00      	add	r7, sp, #0
 8014186:	4603      	mov	r3, r0
 8014188:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801418a:	2300      	movs	r3, #0
 801418c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801418e:	79fb      	ldrb	r3, [r7, #7]
 8014190:	2b03      	cmp	r3, #3
 8014192:	d817      	bhi.n	80141c4 <USBH_Get_USB_Status+0x44>
 8014194:	a201      	add	r2, pc, #4	@ (adr r2, 801419c <USBH_Get_USB_Status+0x1c>)
 8014196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801419a:	bf00      	nop
 801419c:	080141ad 	.word	0x080141ad
 80141a0:	080141b3 	.word	0x080141b3
 80141a4:	080141b9 	.word	0x080141b9
 80141a8:	080141bf 	.word	0x080141bf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80141ac:	2300      	movs	r3, #0
 80141ae:	73fb      	strb	r3, [r7, #15]
    break;
 80141b0:	e00b      	b.n	80141ca <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80141b2:	2302      	movs	r3, #2
 80141b4:	73fb      	strb	r3, [r7, #15]
    break;
 80141b6:	e008      	b.n	80141ca <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80141b8:	2301      	movs	r3, #1
 80141ba:	73fb      	strb	r3, [r7, #15]
    break;
 80141bc:	e005      	b.n	80141ca <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80141be:	2302      	movs	r3, #2
 80141c0:	73fb      	strb	r3, [r7, #15]
    break;
 80141c2:	e002      	b.n	80141ca <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80141c4:	2302      	movs	r3, #2
 80141c6:	73fb      	strb	r3, [r7, #15]
    break;
 80141c8:	bf00      	nop
  }
  return usb_status;
 80141ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80141cc:	4618      	mov	r0, r3
 80141ce:	3714      	adds	r7, #20
 80141d0:	46bd      	mov	sp, r7
 80141d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141d6:	4770      	bx	lr

080141d8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80141d8:	b580      	push	{r7, lr}
 80141da:	b084      	sub	sp, #16
 80141dc:	af00      	add	r7, sp, #0
 80141de:	4603      	mov	r3, r0
 80141e0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80141e2:	79fb      	ldrb	r3, [r7, #7]
 80141e4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80141e6:	79fb      	ldrb	r3, [r7, #7]
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d102      	bne.n	80141f2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80141ec:	2300      	movs	r3, #0
 80141ee:	73fb      	strb	r3, [r7, #15]
 80141f0:	e001      	b.n	80141f6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80141f2:	2301      	movs	r3, #1
 80141f4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 80141f6:	7bfb      	ldrb	r3, [r7, #15]
 80141f8:	461a      	mov	r2, r3
 80141fa:	2120      	movs	r1, #32
 80141fc:	4803      	ldr	r0, [pc, #12]	@ (801420c <MX_DriverVbusFS+0x34>)
 80141fe:	f7f0 fec9 	bl	8004f94 <HAL_GPIO_WritePin>
}
 8014202:	bf00      	nop
 8014204:	3710      	adds	r7, #16
 8014206:	46bd      	mov	sp, r7
 8014208:	bd80      	pop	{r7, pc}
 801420a:	bf00      	nop
 801420c:	40020c00 	.word	0x40020c00

08014210 <malloc>:
 8014210:	4b02      	ldr	r3, [pc, #8]	@ (801421c <malloc+0xc>)
 8014212:	4601      	mov	r1, r0
 8014214:	6818      	ldr	r0, [r3, #0]
 8014216:	f000 b82d 	b.w	8014274 <_malloc_r>
 801421a:	bf00      	nop
 801421c:	20000030 	.word	0x20000030

08014220 <free>:
 8014220:	4b02      	ldr	r3, [pc, #8]	@ (801422c <free+0xc>)
 8014222:	4601      	mov	r1, r0
 8014224:	6818      	ldr	r0, [r3, #0]
 8014226:	f000 b903 	b.w	8014430 <_free_r>
 801422a:	bf00      	nop
 801422c:	20000030 	.word	0x20000030

08014230 <sbrk_aligned>:
 8014230:	b570      	push	{r4, r5, r6, lr}
 8014232:	4e0f      	ldr	r6, [pc, #60]	@ (8014270 <sbrk_aligned+0x40>)
 8014234:	460c      	mov	r4, r1
 8014236:	6831      	ldr	r1, [r6, #0]
 8014238:	4605      	mov	r5, r0
 801423a:	b911      	cbnz	r1, 8014242 <sbrk_aligned+0x12>
 801423c:	f000 f8ae 	bl	801439c <_sbrk_r>
 8014240:	6030      	str	r0, [r6, #0]
 8014242:	4621      	mov	r1, r4
 8014244:	4628      	mov	r0, r5
 8014246:	f000 f8a9 	bl	801439c <_sbrk_r>
 801424a:	1c43      	adds	r3, r0, #1
 801424c:	d103      	bne.n	8014256 <sbrk_aligned+0x26>
 801424e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8014252:	4620      	mov	r0, r4
 8014254:	bd70      	pop	{r4, r5, r6, pc}
 8014256:	1cc4      	adds	r4, r0, #3
 8014258:	f024 0403 	bic.w	r4, r4, #3
 801425c:	42a0      	cmp	r0, r4
 801425e:	d0f8      	beq.n	8014252 <sbrk_aligned+0x22>
 8014260:	1a21      	subs	r1, r4, r0
 8014262:	4628      	mov	r0, r5
 8014264:	f000 f89a 	bl	801439c <_sbrk_r>
 8014268:	3001      	adds	r0, #1
 801426a:	d1f2      	bne.n	8014252 <sbrk_aligned+0x22>
 801426c:	e7ef      	b.n	801424e <sbrk_aligned+0x1e>
 801426e:	bf00      	nop
 8014270:	20009970 	.word	0x20009970

08014274 <_malloc_r>:
 8014274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014278:	1ccd      	adds	r5, r1, #3
 801427a:	f025 0503 	bic.w	r5, r5, #3
 801427e:	3508      	adds	r5, #8
 8014280:	2d0c      	cmp	r5, #12
 8014282:	bf38      	it	cc
 8014284:	250c      	movcc	r5, #12
 8014286:	2d00      	cmp	r5, #0
 8014288:	4606      	mov	r6, r0
 801428a:	db01      	blt.n	8014290 <_malloc_r+0x1c>
 801428c:	42a9      	cmp	r1, r5
 801428e:	d904      	bls.n	801429a <_malloc_r+0x26>
 8014290:	230c      	movs	r3, #12
 8014292:	6033      	str	r3, [r6, #0]
 8014294:	2000      	movs	r0, #0
 8014296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801429a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014370 <_malloc_r+0xfc>
 801429e:	f000 f869 	bl	8014374 <__malloc_lock>
 80142a2:	f8d8 3000 	ldr.w	r3, [r8]
 80142a6:	461c      	mov	r4, r3
 80142a8:	bb44      	cbnz	r4, 80142fc <_malloc_r+0x88>
 80142aa:	4629      	mov	r1, r5
 80142ac:	4630      	mov	r0, r6
 80142ae:	f7ff ffbf 	bl	8014230 <sbrk_aligned>
 80142b2:	1c43      	adds	r3, r0, #1
 80142b4:	4604      	mov	r4, r0
 80142b6:	d158      	bne.n	801436a <_malloc_r+0xf6>
 80142b8:	f8d8 4000 	ldr.w	r4, [r8]
 80142bc:	4627      	mov	r7, r4
 80142be:	2f00      	cmp	r7, #0
 80142c0:	d143      	bne.n	801434a <_malloc_r+0xd6>
 80142c2:	2c00      	cmp	r4, #0
 80142c4:	d04b      	beq.n	801435e <_malloc_r+0xea>
 80142c6:	6823      	ldr	r3, [r4, #0]
 80142c8:	4639      	mov	r1, r7
 80142ca:	4630      	mov	r0, r6
 80142cc:	eb04 0903 	add.w	r9, r4, r3
 80142d0:	f000 f864 	bl	801439c <_sbrk_r>
 80142d4:	4581      	cmp	r9, r0
 80142d6:	d142      	bne.n	801435e <_malloc_r+0xea>
 80142d8:	6821      	ldr	r1, [r4, #0]
 80142da:	1a6d      	subs	r5, r5, r1
 80142dc:	4629      	mov	r1, r5
 80142de:	4630      	mov	r0, r6
 80142e0:	f7ff ffa6 	bl	8014230 <sbrk_aligned>
 80142e4:	3001      	adds	r0, #1
 80142e6:	d03a      	beq.n	801435e <_malloc_r+0xea>
 80142e8:	6823      	ldr	r3, [r4, #0]
 80142ea:	442b      	add	r3, r5
 80142ec:	6023      	str	r3, [r4, #0]
 80142ee:	f8d8 3000 	ldr.w	r3, [r8]
 80142f2:	685a      	ldr	r2, [r3, #4]
 80142f4:	bb62      	cbnz	r2, 8014350 <_malloc_r+0xdc>
 80142f6:	f8c8 7000 	str.w	r7, [r8]
 80142fa:	e00f      	b.n	801431c <_malloc_r+0xa8>
 80142fc:	6822      	ldr	r2, [r4, #0]
 80142fe:	1b52      	subs	r2, r2, r5
 8014300:	d420      	bmi.n	8014344 <_malloc_r+0xd0>
 8014302:	2a0b      	cmp	r2, #11
 8014304:	d917      	bls.n	8014336 <_malloc_r+0xc2>
 8014306:	1961      	adds	r1, r4, r5
 8014308:	42a3      	cmp	r3, r4
 801430a:	6025      	str	r5, [r4, #0]
 801430c:	bf18      	it	ne
 801430e:	6059      	strne	r1, [r3, #4]
 8014310:	6863      	ldr	r3, [r4, #4]
 8014312:	bf08      	it	eq
 8014314:	f8c8 1000 	streq.w	r1, [r8]
 8014318:	5162      	str	r2, [r4, r5]
 801431a:	604b      	str	r3, [r1, #4]
 801431c:	4630      	mov	r0, r6
 801431e:	f000 f82f 	bl	8014380 <__malloc_unlock>
 8014322:	f104 000b 	add.w	r0, r4, #11
 8014326:	1d23      	adds	r3, r4, #4
 8014328:	f020 0007 	bic.w	r0, r0, #7
 801432c:	1ac2      	subs	r2, r0, r3
 801432e:	bf1c      	itt	ne
 8014330:	1a1b      	subne	r3, r3, r0
 8014332:	50a3      	strne	r3, [r4, r2]
 8014334:	e7af      	b.n	8014296 <_malloc_r+0x22>
 8014336:	6862      	ldr	r2, [r4, #4]
 8014338:	42a3      	cmp	r3, r4
 801433a:	bf0c      	ite	eq
 801433c:	f8c8 2000 	streq.w	r2, [r8]
 8014340:	605a      	strne	r2, [r3, #4]
 8014342:	e7eb      	b.n	801431c <_malloc_r+0xa8>
 8014344:	4623      	mov	r3, r4
 8014346:	6864      	ldr	r4, [r4, #4]
 8014348:	e7ae      	b.n	80142a8 <_malloc_r+0x34>
 801434a:	463c      	mov	r4, r7
 801434c:	687f      	ldr	r7, [r7, #4]
 801434e:	e7b6      	b.n	80142be <_malloc_r+0x4a>
 8014350:	461a      	mov	r2, r3
 8014352:	685b      	ldr	r3, [r3, #4]
 8014354:	42a3      	cmp	r3, r4
 8014356:	d1fb      	bne.n	8014350 <_malloc_r+0xdc>
 8014358:	2300      	movs	r3, #0
 801435a:	6053      	str	r3, [r2, #4]
 801435c:	e7de      	b.n	801431c <_malloc_r+0xa8>
 801435e:	230c      	movs	r3, #12
 8014360:	6033      	str	r3, [r6, #0]
 8014362:	4630      	mov	r0, r6
 8014364:	f000 f80c 	bl	8014380 <__malloc_unlock>
 8014368:	e794      	b.n	8014294 <_malloc_r+0x20>
 801436a:	6005      	str	r5, [r0, #0]
 801436c:	e7d6      	b.n	801431c <_malloc_r+0xa8>
 801436e:	bf00      	nop
 8014370:	20009974 	.word	0x20009974

08014374 <__malloc_lock>:
 8014374:	4801      	ldr	r0, [pc, #4]	@ (801437c <__malloc_lock+0x8>)
 8014376:	f000 b84b 	b.w	8014410 <__retarget_lock_acquire_recursive>
 801437a:	bf00      	nop
 801437c:	20009ab4 	.word	0x20009ab4

08014380 <__malloc_unlock>:
 8014380:	4801      	ldr	r0, [pc, #4]	@ (8014388 <__malloc_unlock+0x8>)
 8014382:	f000 b846 	b.w	8014412 <__retarget_lock_release_recursive>
 8014386:	bf00      	nop
 8014388:	20009ab4 	.word	0x20009ab4

0801438c <memset>:
 801438c:	4402      	add	r2, r0
 801438e:	4603      	mov	r3, r0
 8014390:	4293      	cmp	r3, r2
 8014392:	d100      	bne.n	8014396 <memset+0xa>
 8014394:	4770      	bx	lr
 8014396:	f803 1b01 	strb.w	r1, [r3], #1
 801439a:	e7f9      	b.n	8014390 <memset+0x4>

0801439c <_sbrk_r>:
 801439c:	b538      	push	{r3, r4, r5, lr}
 801439e:	4d06      	ldr	r5, [pc, #24]	@ (80143b8 <_sbrk_r+0x1c>)
 80143a0:	2300      	movs	r3, #0
 80143a2:	4604      	mov	r4, r0
 80143a4:	4608      	mov	r0, r1
 80143a6:	602b      	str	r3, [r5, #0]
 80143a8:	f7ee fd52 	bl	8002e50 <_sbrk>
 80143ac:	1c43      	adds	r3, r0, #1
 80143ae:	d102      	bne.n	80143b6 <_sbrk_r+0x1a>
 80143b0:	682b      	ldr	r3, [r5, #0]
 80143b2:	b103      	cbz	r3, 80143b6 <_sbrk_r+0x1a>
 80143b4:	6023      	str	r3, [r4, #0]
 80143b6:	bd38      	pop	{r3, r4, r5, pc}
 80143b8:	20009ab0 	.word	0x20009ab0

080143bc <__errno>:
 80143bc:	4b01      	ldr	r3, [pc, #4]	@ (80143c4 <__errno+0x8>)
 80143be:	6818      	ldr	r0, [r3, #0]
 80143c0:	4770      	bx	lr
 80143c2:	bf00      	nop
 80143c4:	20000030 	.word	0x20000030

080143c8 <__libc_init_array>:
 80143c8:	b570      	push	{r4, r5, r6, lr}
 80143ca:	4d0d      	ldr	r5, [pc, #52]	@ (8014400 <__libc_init_array+0x38>)
 80143cc:	4c0d      	ldr	r4, [pc, #52]	@ (8014404 <__libc_init_array+0x3c>)
 80143ce:	1b64      	subs	r4, r4, r5
 80143d0:	10a4      	asrs	r4, r4, #2
 80143d2:	2600      	movs	r6, #0
 80143d4:	42a6      	cmp	r6, r4
 80143d6:	d109      	bne.n	80143ec <__libc_init_array+0x24>
 80143d8:	4d0b      	ldr	r5, [pc, #44]	@ (8014408 <__libc_init_array+0x40>)
 80143da:	4c0c      	ldr	r4, [pc, #48]	@ (801440c <__libc_init_array+0x44>)
 80143dc:	f000 f872 	bl	80144c4 <_init>
 80143e0:	1b64      	subs	r4, r4, r5
 80143e2:	10a4      	asrs	r4, r4, #2
 80143e4:	2600      	movs	r6, #0
 80143e6:	42a6      	cmp	r6, r4
 80143e8:	d105      	bne.n	80143f6 <__libc_init_array+0x2e>
 80143ea:	bd70      	pop	{r4, r5, r6, pc}
 80143ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80143f0:	4798      	blx	r3
 80143f2:	3601      	adds	r6, #1
 80143f4:	e7ee      	b.n	80143d4 <__libc_init_array+0xc>
 80143f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80143fa:	4798      	blx	r3
 80143fc:	3601      	adds	r6, #1
 80143fe:	e7f2      	b.n	80143e6 <__libc_init_array+0x1e>
 8014400:	08014594 	.word	0x08014594
 8014404:	08014594 	.word	0x08014594
 8014408:	08014594 	.word	0x08014594
 801440c:	08014598 	.word	0x08014598

08014410 <__retarget_lock_acquire_recursive>:
 8014410:	4770      	bx	lr

08014412 <__retarget_lock_release_recursive>:
 8014412:	4770      	bx	lr

08014414 <memcpy>:
 8014414:	440a      	add	r2, r1
 8014416:	4291      	cmp	r1, r2
 8014418:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801441c:	d100      	bne.n	8014420 <memcpy+0xc>
 801441e:	4770      	bx	lr
 8014420:	b510      	push	{r4, lr}
 8014422:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014426:	f803 4f01 	strb.w	r4, [r3, #1]!
 801442a:	4291      	cmp	r1, r2
 801442c:	d1f9      	bne.n	8014422 <memcpy+0xe>
 801442e:	bd10      	pop	{r4, pc}

08014430 <_free_r>:
 8014430:	b538      	push	{r3, r4, r5, lr}
 8014432:	4605      	mov	r5, r0
 8014434:	2900      	cmp	r1, #0
 8014436:	d041      	beq.n	80144bc <_free_r+0x8c>
 8014438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801443c:	1f0c      	subs	r4, r1, #4
 801443e:	2b00      	cmp	r3, #0
 8014440:	bfb8      	it	lt
 8014442:	18e4      	addlt	r4, r4, r3
 8014444:	f7ff ff96 	bl	8014374 <__malloc_lock>
 8014448:	4a1d      	ldr	r2, [pc, #116]	@ (80144c0 <_free_r+0x90>)
 801444a:	6813      	ldr	r3, [r2, #0]
 801444c:	b933      	cbnz	r3, 801445c <_free_r+0x2c>
 801444e:	6063      	str	r3, [r4, #4]
 8014450:	6014      	str	r4, [r2, #0]
 8014452:	4628      	mov	r0, r5
 8014454:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014458:	f7ff bf92 	b.w	8014380 <__malloc_unlock>
 801445c:	42a3      	cmp	r3, r4
 801445e:	d908      	bls.n	8014472 <_free_r+0x42>
 8014460:	6820      	ldr	r0, [r4, #0]
 8014462:	1821      	adds	r1, r4, r0
 8014464:	428b      	cmp	r3, r1
 8014466:	bf01      	itttt	eq
 8014468:	6819      	ldreq	r1, [r3, #0]
 801446a:	685b      	ldreq	r3, [r3, #4]
 801446c:	1809      	addeq	r1, r1, r0
 801446e:	6021      	streq	r1, [r4, #0]
 8014470:	e7ed      	b.n	801444e <_free_r+0x1e>
 8014472:	461a      	mov	r2, r3
 8014474:	685b      	ldr	r3, [r3, #4]
 8014476:	b10b      	cbz	r3, 801447c <_free_r+0x4c>
 8014478:	42a3      	cmp	r3, r4
 801447a:	d9fa      	bls.n	8014472 <_free_r+0x42>
 801447c:	6811      	ldr	r1, [r2, #0]
 801447e:	1850      	adds	r0, r2, r1
 8014480:	42a0      	cmp	r0, r4
 8014482:	d10b      	bne.n	801449c <_free_r+0x6c>
 8014484:	6820      	ldr	r0, [r4, #0]
 8014486:	4401      	add	r1, r0
 8014488:	1850      	adds	r0, r2, r1
 801448a:	4283      	cmp	r3, r0
 801448c:	6011      	str	r1, [r2, #0]
 801448e:	d1e0      	bne.n	8014452 <_free_r+0x22>
 8014490:	6818      	ldr	r0, [r3, #0]
 8014492:	685b      	ldr	r3, [r3, #4]
 8014494:	6053      	str	r3, [r2, #4]
 8014496:	4408      	add	r0, r1
 8014498:	6010      	str	r0, [r2, #0]
 801449a:	e7da      	b.n	8014452 <_free_r+0x22>
 801449c:	d902      	bls.n	80144a4 <_free_r+0x74>
 801449e:	230c      	movs	r3, #12
 80144a0:	602b      	str	r3, [r5, #0]
 80144a2:	e7d6      	b.n	8014452 <_free_r+0x22>
 80144a4:	6820      	ldr	r0, [r4, #0]
 80144a6:	1821      	adds	r1, r4, r0
 80144a8:	428b      	cmp	r3, r1
 80144aa:	bf04      	itt	eq
 80144ac:	6819      	ldreq	r1, [r3, #0]
 80144ae:	685b      	ldreq	r3, [r3, #4]
 80144b0:	6063      	str	r3, [r4, #4]
 80144b2:	bf04      	itt	eq
 80144b4:	1809      	addeq	r1, r1, r0
 80144b6:	6021      	streq	r1, [r4, #0]
 80144b8:	6054      	str	r4, [r2, #4]
 80144ba:	e7ca      	b.n	8014452 <_free_r+0x22>
 80144bc:	bd38      	pop	{r3, r4, r5, pc}
 80144be:	bf00      	nop
 80144c0:	20009974 	.word	0x20009974

080144c4 <_init>:
 80144c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144c6:	bf00      	nop
 80144c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80144ca:	bc08      	pop	{r3}
 80144cc:	469e      	mov	lr, r3
 80144ce:	4770      	bx	lr

080144d0 <_fini>:
 80144d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144d2:	bf00      	nop
 80144d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80144d6:	bc08      	pop	{r3}
 80144d8:	469e      	mov	lr, r3
 80144da:	4770      	bx	lr
