# //  Questa Sim-64
# //  Version 10.5c_4 linux_x86_64 Nov 30 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source sim_tpg.tcl
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 18:29:00 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../../lfsr/lfsr.v 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 18:29:00 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 18:29:01 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../tpg.v 
# -- Compiling module tpg
# 
# Top level modules:
# 	tpg
# End time: 18:29:01 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 18:29:02 on Jan 09,2022
# vcom -reportprogress 300 -93 -work ./work ../../clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 18:29:03 on Jan 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.5c_4 Compiler 2016.11 Nov 30 2016
# Start time: 18:29:04 on Jan 09,2022
# vlog -reportprogress 300 -work ./work ../tb_tpg.v 
# -- Compiling module tb_tpg
# 
# Top level modules:
# 	tb_tpg
# End time: 18:29:04 on Jan 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_tpg 
# Start time: 18:29:06 on Jan 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_tpg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)#1
# Causality operation skipped due to absence of debug database file
# End time: 18:36:04 on Jan 09,2022, Elapsed time: 0:06:58
# Errors: 0, Warnings: 1
