{"Source Block": ["hdl/projects/fmcomms7/zc706/system_top.v@271:338@HdlStmProcess", "  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n      2'b11: begin\n        dac_drd <= dac_valid_0 & dac_valid_1;\n        dac_ddata_0[63:48] <= dac_ddata[111: 96];\n        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];\n        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];\n        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        dac_ddata_1[63:48] <= dac_ddata[127:112];\n        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];\n        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];\n        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      2'b10: begin\n        dac_drd <= dac_valid_1 & ~dac_drd;\n        dac_ddata_0 <= 64'd0;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_1[63:48] <= dac_ddata[127:112];\n          dac_ddata_1[47:32] <= dac_ddata[111: 96];\n          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      2'b01: begin\n        dac_drd <= dac_valid_0 & ~dac_drd;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_0[63:48] <= dac_ddata[127:112];\n          dac_ddata_0[47:32] <= dac_ddata[111: 96];\n          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_1 <= 64'd0;\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      default: begin\n        dac_drd <= 1'b0;\n        dac_ddata_0 <= 64'd0;\n        dac_ddata_1 <= 64'd0;\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n"], "Clone Blocks": [["hdl/projects/daq2/kcu105/system_top.v@263:330", "  wire    [ 4:0]  gpio_status_t;\n  wire    [31:0]  mb_intrs;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n      2'b11: begin\n        dac_drd <= dac_valid_0 & dac_valid_1;\n        dac_ddata_0[63:48] <= dac_ddata[111: 96];\n        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];\n        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];\n        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        dac_ddata_1[63:48] <= dac_ddata[127:112];\n        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];\n        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];\n        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      2'b10: begin\n        dac_drd <= dac_valid_1 & ~dac_drd;\n        dac_ddata_0 <= 64'd0;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_1[63:48] <= dac_ddata[127:112];\n          dac_ddata_1[47:32] <= dac_ddata[111: 96];\n          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      2'b01: begin\n        dac_drd <= dac_valid_0 & ~dac_drd;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_0[63:48] <= dac_ddata[127:112];\n          dac_ddata_0[47:32] <= dac_ddata[111: 96];\n          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_1 <= 64'd0;\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      default: begin\n        dac_drd <= 1'b0;\n        dac_ddata_0 <= 64'd0;\n        dac_ddata_1 <= 64'd0;\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n"], ["hdl/projects/daq2/zc706/system_top.v@271:338", "  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n      2'b11: begin\n        dac_drd <= dac_valid_0 & dac_valid_1;\n        dac_ddata_0[63:48] <= dac_ddata[111: 96];\n        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];\n        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];\n        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        dac_ddata_1[63:48] <= dac_ddata[127:112];\n        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];\n        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];\n        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      2'b10: begin\n        dac_drd <= dac_valid_1 & ~dac_drd;\n        dac_ddata_0 <= 64'd0;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_1[63:48] <= dac_ddata[127:112];\n          dac_ddata_1[47:32] <= dac_ddata[111: 96];\n          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      2'b01: begin\n        dac_drd <= dac_valid_0 & ~dac_drd;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_0[63:48] <= dac_ddata[127:112];\n          dac_ddata_0[47:32] <= dac_ddata[111: 96];\n          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_1 <= 64'd0;\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      default: begin\n        dac_drd <= 1'b0;\n        dac_ddata_0 <= 64'd0;\n        dac_ddata_1 <= 64'd0;\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n"], ["hdl/projects/daq2/kc705/system_top.v@276:343", "  wire    [ 4:0]  gpio_status_o;\n  wire    [ 4:0]  gpio_status_t;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n      2'b11: begin\n        dac_drd <= dac_valid_0 & dac_valid_1;\n        dac_ddata_0[63:48] <= dac_ddata[111: 96];\n        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];\n        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];\n        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        dac_ddata_1[63:48] <= dac_ddata[127:112];\n        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];\n        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];\n        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      2'b10: begin\n        dac_drd <= dac_valid_1 & ~dac_drd;\n        dac_ddata_0 <= 64'd0;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_1[63:48] <= dac_ddata[127:112];\n          dac_ddata_1[47:32] <= dac_ddata[111: 96];\n          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      2'b01: begin\n        dac_drd <= dac_valid_0 & ~dac_drd;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_0[63:48] <= dac_ddata[127:112];\n          dac_ddata_0[47:32] <= dac_ddata[111: 96];\n          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_1 <= 64'd0;\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n      default: begin\n        dac_drd <= 1'b0;\n        dac_ddata_0 <= 64'd0;\n        dac_ddata_1 <= 64'd0;\n        dac_ddata_2 <= 64'd0;\n        dac_ddata_3 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n"], ["hdl/projects/daq3/zc706/system_top.v@264:323", "  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n      2'b11: begin\n        dac_drd <= dac_valid_0 & dac_valid_1;\n        dac_ddata_0[63:48] <= dac_ddata[111: 96];\n        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];\n        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];\n        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        dac_ddata_1[63:48] <= dac_ddata[127:112];\n        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];\n        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];\n        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];\n      end\n      2'b10: begin\n        dac_drd <= dac_valid_1 & ~dac_drd;\n        dac_ddata_0 <= 64'd0;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_1[63:48] <= dac_ddata[127:112];\n          dac_ddata_1[47:32] <= dac_ddata[111: 96];\n          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];\n        end\n      end\n      2'b01: begin\n        dac_drd <= dac_valid_0 & ~dac_drd;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_0[63:48] <= dac_ddata[127:112];\n          dac_ddata_0[47:32] <= dac_ddata[111: 96];\n          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_1 <= 64'd0;\n      end\n      default: begin\n        dac_drd <= 1'b0;\n        dac_ddata_0 <= 64'd0;\n        dac_ddata_1 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n"]], "Diff Content": {"Delete": [[277, "    case ({dac_enable_1, dac_enable_0})\n"], [278, "      2'b11: begin\n"], [279, "        dac_drd <= dac_valid_0 & dac_valid_1;\n"], [280, "        dac_ddata_0[63:48] <= dac_ddata[111: 96];\n"], [281, "        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];\n"], [282, "        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];\n"], [283, "        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n"], [284, "        dac_ddata_1[63:48] <= dac_ddata[127:112];\n"], [285, "        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];\n"], [286, "        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];\n"], [287, "        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];\n"], [288, "        dac_ddata_2 <= 64'd0;\n"], [289, "        dac_ddata_3 <= 64'd0;\n"], [291, "      2'b10: begin\n"], [292, "        dac_drd <= dac_valid_1 & ~dac_drd;\n"], [295, "          dac_ddata_1[63:48] <= dac_ddata[127:112];\n"], [296, "          dac_ddata_1[47:32] <= dac_ddata[111: 96];\n"], [297, "          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];\n"], [298, "          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];\n"], [300, "          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];\n"], [301, "          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];\n"], [302, "          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];\n"], [303, "          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];\n"], [307, "      end\n"], [308, "      2'b01: begin\n"], [309, "        dac_drd <= dac_valid_0 & ~dac_drd;\n"], [311, "          dac_ddata_0[63:48] <= dac_ddata[127:112];\n"], [312, "          dac_ddata_0[47:32] <= dac_ddata[111: 96];\n"], [313, "          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];\n"], [314, "          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];\n"], [316, "          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];\n"], [317, "          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];\n"], [318, "          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];\n"], [319, "          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n"], [321, "        dac_ddata_1 <= 64'd0;\n"], [322, "        dac_ddata_2 <= 64'd0;\n"], [323, "        dac_ddata_3 <= 64'd0;\n"]], "Add": [[289, "    case ({dac_enable_3, dac_enable_2, dac_enable_1, dac_enable_0})\n"], [289, "      4'b1111: begin\n"], [289, "        dac_drd <= dac_valid_0 & dac_valid_1 & dac_valid_2 & dac_valid_3;\n"], [289, "        dac_ddata_0[15: 0] <= dac_ddata[((16* 0)+15):(16* 0)];\n"], [289, "        dac_ddata_1[15: 0] <= dac_ddata[((16* 1)+15):(16* 1)];\n"], [289, "        dac_ddata_2[15: 0] <= dac_ddata[((16* 2)+15):(16* 2)];\n"], [289, "        dac_ddata_3[15: 0] <= dac_ddata[((16* 3)+15):(16* 3)];\n"], [289, "        dac_ddata_0[31:16] <= dac_ddata[((16* 4)+15):(16* 4)];\n"], [289, "        dac_ddata_1[31:16] <= dac_ddata[((16* 5)+15):(16* 5)];\n"], [289, "        dac_ddata_2[31:16] <= dac_ddata[((16* 6)+15):(16* 6)];\n"], [289, "        dac_ddata_3[31:16] <= dac_ddata[((16* 7)+15):(16* 7)];\n"], [289, "        dac_ddata_0[47:32] <= dac_ddata[((16* 8)+15):(16* 8)];\n"], [289, "        dac_ddata_1[47:32] <= dac_ddata[((16* 9)+15):(16* 9)];\n"], [289, "        dac_ddata_2[47:32] <= dac_ddata[((16*10)+15):(16*10)];\n"], [289, "        dac_ddata_3[47:32] <= dac_ddata[((16*11)+15):(16*11)];\n"], [289, "        dac_ddata_0[63:48] <= dac_ddata[((16*12)+15):(16*12)];\n"], [289, "        dac_ddata_1[63:48] <= dac_ddata[((16*13)+15):(16*13)];\n"], [289, "        dac_ddata_2[63:48] <= dac_ddata[((16*14)+15):(16*14)];\n"], [289, "        dac_ddata_3[63:48] <= dac_ddata[((16*15)+15):(16*15)];\n"], [292, "      4'b1100: begin\n"], [292, "        dac_drd <= dac_valid_2 & dac_valid_3 & ~dac_drd;\n"], [293, "        dac_ddata_1 <= 64'd0;\n"], [298, "          dac_ddata_2[15: 0] <= dac_ddata[((16* 0)+15):(16* 0)];\n"], [298, "          dac_ddata_3[15: 0] <= dac_ddata[((16* 1)+15):(16* 1)];\n"], [298, "          dac_ddata_2[31:16] <= dac_ddata[((16* 2)+15):(16* 2)];\n"], [298, "          dac_ddata_3[31:16] <= dac_ddata[((16* 3)+15):(16* 3)];\n"], [298, "          dac_ddata_2[47:32] <= dac_ddata[((16* 4)+15):(16* 4)];\n"], [298, "          dac_ddata_3[47:32] <= dac_ddata[((16* 5)+15):(16* 5)];\n"], [298, "          dac_ddata_2[63:48] <= dac_ddata[((16* 6)+15):(16* 6)];\n"], [298, "          dac_ddata_3[63:48] <= dac_ddata[((16* 7)+15):(16* 7)];\n"], [303, "          dac_ddata_2[15: 0] <= dac_ddata[((16* 8)+15):(16* 8)];\n"], [303, "          dac_ddata_3[15: 0] <= dac_ddata[((16* 9)+15):(16* 9)];\n"], [303, "          dac_ddata_2[31:16] <= dac_ddata[((16*10)+15):(16*10)];\n"], [303, "          dac_ddata_3[31:16] <= dac_ddata[((16*11)+15):(16*11)];\n"], [303, "          dac_ddata_2[47:32] <= dac_ddata[((16*12)+15):(16*12)];\n"], [303, "          dac_ddata_3[47:32] <= dac_ddata[((16*13)+15):(16*13)];\n"], [303, "          dac_ddata_2[63:48] <= dac_ddata[((16*14)+15):(16*14)];\n"], [303, "          dac_ddata_3[63:48] <= dac_ddata[((16*15)+15):(16*15)];\n"], [304, "      end\n"], [304, "      4'b0011: begin\n"], [304, "        dac_drd <= dac_valid_0 & dac_valid_1 & ~dac_drd;\n"], [314, "          dac_ddata_0[15: 0] <= dac_ddata[((16* 0)+15):(16* 0)];\n"], [314, "          dac_ddata_1[15: 0] <= dac_ddata[((16* 1)+15):(16* 1)];\n"], [314, "          dac_ddata_0[31:16] <= dac_ddata[((16* 2)+15):(16* 2)];\n"], [314, "          dac_ddata_1[31:16] <= dac_ddata[((16* 3)+15):(16* 3)];\n"], [314, "          dac_ddata_0[47:32] <= dac_ddata[((16* 4)+15):(16* 4)];\n"], [314, "          dac_ddata_1[47:32] <= dac_ddata[((16* 5)+15):(16* 5)];\n"], [314, "          dac_ddata_0[63:48] <= dac_ddata[((16* 6)+15):(16* 6)];\n"], [314, "          dac_ddata_1[63:48] <= dac_ddata[((16* 7)+15):(16* 7)];\n"], [319, "          dac_ddata_0[15: 0] <= dac_ddata[((16* 8)+15):(16* 8)];\n"], [319, "          dac_ddata_1[15: 0] <= dac_ddata[((16* 9)+15):(16* 9)];\n"], [319, "          dac_ddata_0[31:16] <= dac_ddata[((16*10)+15):(16*10)];\n"], [319, "          dac_ddata_1[31:16] <= dac_ddata[((16*11)+15):(16*11)];\n"], [319, "          dac_ddata_0[47:32] <= dac_ddata[((16*12)+15):(16*12)];\n"], [319, "          dac_ddata_1[47:32] <= dac_ddata[((16*13)+15):(16*13)];\n"], [319, "          dac_ddata_0[63:48] <= dac_ddata[((16*14)+15):(16*14)];\n"], [319, "          dac_ddata_1[63:48] <= dac_ddata[((16*15)+15):(16*15)];\n"]]}}