#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 15:37:50 2025
# Process ID: 115879
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2851.140 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2424.402 ; gain = 115.992 ; free physical = 673939 ; free virtual = 756223
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 115902
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2862.820 ; gain = 414.508 ; free physical = 675913 ; free virtual = 758449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 4278.031 ; gain = 1829.719 ; free physical = 675682 ; free virtual = 758278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 4278.031 ; gain = 1829.719 ; free physical = 671877 ; free virtual = 754480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 4297.957 ; gain = 1849.645 ; free physical = 671861 ; free virtual = 754481
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:37 . Memory (MB): peak = 4600.434 ; gain = 2152.121 ; free physical = 659924 ; free virtual = 746212
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               16 Bit    Registers := 3172  
	               12 Bit    Registers := 592   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4165  
	   2 Input   15 Bit        Muxes := 3074  
	   2 Input   12 Bit        Muxes := 4679  
	   3 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 540   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i_i_i_i_reg_138578_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49378_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133898_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48862_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48922_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i2533_i_i_i_reg_138588_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48874_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49388_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_133958_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_25080_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_25084_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49354_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_134308_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49330_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i311_i_i1585_i_i_i_reg_138628_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i_i_i_reg_138978_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_reg_135368_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49408_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48958_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i_i_i4141_i_i_reg_138738_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48898_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i_i2363_i_i_i_reg_135048_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_reg_138158_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49428_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49114_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i_i2047_i_i_i_reg_135178_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i616_i_i_reg_139128_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_136268_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_136268_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_136268_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_136268_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_136268_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_136273_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_136268_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_136268_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_137638_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_137638_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_137638_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_137638_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_137638_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_137638_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137643_reg[11]' (FDE) to 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_137638_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_reg_137638_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_1_reg_136683_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_1_reg_136693_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i3763_i_i_reg_136688_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_reg_136678_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[8]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_137223_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_1_reg_137233_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i_i2695_i_i_reg_137228_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_reg_137218_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_1_reg_137403_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i2327_i2327_i_i_reg_137398_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_reg_136488_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_reg_136488_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_reg_136488_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_reg_136488_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_1_reg_136493_reg[11]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_reg_136488_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_reg_136488_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_136448_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_136448_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_136448_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_136448_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_136448_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_1_reg_136453_reg[11]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_136448_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_136448_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_136918_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_136918_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_136918_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_136918_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_136918_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_1_reg_136923_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_136918_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i_i3293_i_i_reg_136918_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i419_i419_i419_i419_i_i_1_reg_138363_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i1089_i_i3643_i_i_reg_136748_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i_i701_i_i_i_i_reg_134668_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49448_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i_i741_i_i3295_i_i_reg_136928_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49294_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i313_i_i_i_reg_138688_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_134128_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i105_i_i_i_reg_136018_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49150_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_reg_136498_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i_i_i_reg_138968_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_134908_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i293_i293_i_i_i_reg_135928_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_reg_138368_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i148_i_i_reg_139208_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49162_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49018_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i627_i627_i627_i_i_reg_138888_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134788_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i259_i_i2813_i_i_reg_137158_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_reg_135308_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i_i_i4173_i_i_reg_136478_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i895_i895_i895_i_i_reg_138128_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i2515_i_i_i_reg_134968_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49078_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_138748_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i2535_i2535_i_i_reg_138808_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i_i_i_i4569_i_i_reg_136288_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i259_i_i_i_i_reg_134848_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i575_i575_i575_i575_i_i_reg_138288_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i_i1587_i1587_i_i_reg_138848_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i_i2517_i_i_i_reg_134978_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i_i_i2201_i2201_i_i_reg_137458_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i345_i_i_i_reg_135908_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i665_i_i3219_i_i_reg_136958_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i947_i_i3501_i_i_reg_138768_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i_i4361_i_i_reg_136378_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i499_i_i_i4327_i_i_reg_136398_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i105_i105_i_i_reg_138518_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i573_i573_i_i3127_i_i_reg_136998_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137293_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:02:45 . Memory (MB): peak = 4616.445 ; gain = 2168.133 ; free physical = 658177 ; free virtual = 746542
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:41 ; elapsed = 00:03:51 . Memory (MB): peak = 4616.445 ; gain = 2168.133 ; free physical = 649478 ; free virtual = 737065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i_i_i_i_i_i1241_i1241_i_i_i_1_reg_135523_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i31_i_i_i259_i_i893_i_i_i_i_1_reg_134583_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp3_i_i_i141_i_i_i1089_i1089_i_i_i_1_reg_135603_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i_i_i_i_i_i26_i_1_reg_138913_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i_i625_i625_i625_i_i_i_1_reg_138673_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i_i_i139_i139_i_i_i2047_i_i_i_1_reg_135183_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp3_i_i_i_i_i_i_i_i5071_i_i_1_reg_136083_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i_i65_i65_i65_i_i699_i699_i_i_i_1_reg_135763_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_135123_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i31_i31_i_i_i_i1133_i1133_i_i_i_1_reg_135573_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp3_i33_i_i_i_i_i_i2483_i_i_i_1_reg_135003_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp3_i_i67_i_i221_i221_i221_i_i_i_i_1_reg_134883_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i31_i31_i_i_i499_i499_i_i_i_i_1_reg_134753_reg[6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:56 ; elapsed = 00:04:07 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 640413 ; free virtual = 728017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:43 ; elapsed = 00:04:55 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 683787 ; free virtual = 771511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:45 ; elapsed = 00:04:57 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 691118 ; free virtual = 778841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:55 ; elapsed = 00:05:07 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 707001 ; free virtual = 794576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:56 ; elapsed = 00:05:07 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 704193 ; free virtual = 791767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:17 ; elapsed = 00:06:29 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 659981 ; free virtual = 747780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:18 ; elapsed = 00:06:30 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 657410 ; free virtual = 745209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3074|
|3     |LUT1   |   318|
|4     |LUT2   | 18597|
|5     |LUT3   |  4428|
|6     |LUT4   | 25084|
|7     |LUT5   | 22673|
|8     |LUT6   | 78038|
|9     |MUXF7  |   481|
|10    |FDRE   | 53910|
|11    |FDSE   |    61|
|12    |IBUF   | 40004|
|13    |OBUF   |   343|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 247012|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    300|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     72|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_37                                       |     61|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     70|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_36                                       |     61|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     70|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_35                                       |     61|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     71|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_34                                       |     61|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     72|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_33                                       |     61|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     70|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_32                                       |     61|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     70|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_31                                       |     61|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     72|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_30                                       |     61|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     71|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_29                                       |     61|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     70|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_28                                       |     61|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     72|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_27                                       |     61|
|25    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_10                                                |     70|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_26                                       |     61|
|27    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_11                                                |     73|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_25                                       |     61|
|29    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_12                                                |     70|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_24                                       |     61|
|31    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_13                                                |     71|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_23                                       |     61|
|33    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_14                                                |     71|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_22                                       |     61|
|35    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_15                                                |     72|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_21                                       |     61|
|37    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_16                                                |     70|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_20                                       |     61|
|39    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_17                                                |     71|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_19                                       |     61|
|41    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_18                                                |     70|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     61|
|43    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4 | 204926|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:19 ; elapsed = 00:06:31 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 654690 ; free virtual = 742489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:22 ; elapsed = 00:06:36 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 673914 ; free virtual = 761755
Synthesis Optimization Complete : Time (s): cpu = 00:06:22 ; elapsed = 00:06:36 . Memory (MB): peak = 4624.449 ; gain = 2176.137 ; free physical = 673921 ; free virtual = 761737
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4624.449 ; gain = 0.000 ; free physical = 661196 ; free virtual = 749095
INFO: [Netlist 29-17] Analyzing 43560 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_20_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4931.777 ; gain = 0.000 ; free physical = 672488 ; free virtual = 760768
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 40004 instances

Synth Design complete | Checksum: 62e7b649
INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:27 ; elapsed = 00:07:42 . Memory (MB): peak = 4931.777 ; gain = 2507.375 ; free physical = 667378 ; free virtual = 755659
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17649.940; main = 4202.251; forked = 13924.971
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22706.723; main = 4931.781; forked = 18086.191
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4995.809 ; gain = 64.031 ; free physical = 666455 ; free virtual = 754902

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12528abb0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 5168.199 ; gain = 172.391 ; free physical = 671050 ; free virtual = 760096

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 172 inverters resulting in an inversion of 366 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13a3d83bf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 669577 ; free virtual = 758631
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 191 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1435138b8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 668643 ; free virtual = 757697
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 67 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bfb46989

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 666507 ; free virtual = 755561
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 155887fcd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 672106 ; free virtual = 761160
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1dc7e214d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 671724 ; free virtual = 760778
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |             191  |                                              0  |
|  Constant propagation         |              31  |              67  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 153fb8e19

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 670395 ; free virtual = 759448

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 153fb8e19

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 658830 ; free virtual = 747888

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 153fb8e19

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 659301 ; free virtual = 748359

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 660595 ; free virtual = 749652
Ending Netlist Obfuscation Task | Checksum: 153fb8e19

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5241.152 ; gain = 0.000 ; free physical = 661276 ; free virtual = 750333
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 5241.152 ; gain = 309.375 ; free physical = 661347 ; free virtual = 750405
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 15:47:35 2025...
