<stg><name>dense_latency<ap_fixed,ap_fixed<16,4,4,0,0>,config3_dense_qk>.14</name>


<trans_list>

<trans id="780" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:0 %idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %weights_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_13_val

]]></Node>
<StgValue><ssdm name="weights_13_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %weights_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_12_val

]]></Node>
<StgValue><ssdm name="weights_12_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %weights_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_11_val

]]></Node>
<StgValue><ssdm name="weights_11_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %weights_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_10_val

]]></Node>
<StgValue><ssdm name="weights_10_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %weights_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_9_val

]]></Node>
<StgValue><ssdm name="weights_9_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %weights_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_8_val

]]></Node>
<StgValue><ssdm name="weights_8_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %weights_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_7_val

]]></Node>
<StgValue><ssdm name="weights_7_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %weights_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_6_val

]]></Node>
<StgValue><ssdm name="weights_6_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %weights_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_5_val

]]></Node>
<StgValue><ssdm name="weights_5_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %weights_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_4_val

]]></Node>
<StgValue><ssdm name="weights_4_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:11 %weights_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_3_val

]]></Node>
<StgValue><ssdm name="weights_3_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:12 %weights_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_2_val

]]></Node>
<StgValue><ssdm name="weights_2_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:13 %weights_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_1_val

]]></Node>
<StgValue><ssdm name="weights_1_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:14 %weights_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_0_val

]]></Node>
<StgValue><ssdm name="weights_0_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:15 %data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val

]]></Node>
<StgValue><ssdm name="data_13_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:16 %data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:17 %data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val

]]></Node>
<StgValue><ssdm name="data_11_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:18 %data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val

]]></Node>
<StgValue><ssdm name="data_10_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:19 %data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:20 %data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:21 %data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:23 %data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:24 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:25 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:26 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:27 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:28 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:29 %idx_cast = select i1 %idx_read, i3 7, i3 0

]]></Node>
<StgValue><ssdm name="idx_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
entry_ifconv:32 %a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_0_val_read, i3 1, i16 %data_1_val_read, i3 2, i16 %data_2_val_read, i3 3, i16 %data_3_val_read, i3 4, i16 %data_4_val_read, i3 5, i16 %data_5_val_read, i3 6, i16 %data_6_val_read, i3 7, i16 %data_7_val_read, i16 0, i3 %idx_cast

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:33 %conv_i_i = sext i16 %a

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:34 %sext_ln73 = sext i16 %weights_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:35 %mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:38 %tmp_2536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2536"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:39 %tmp_2537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2537"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:40 %trunc_ln42 = trunc i32 %mul_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:41 %icmp_ln42 = icmp_ne  i11 %trunc_ln42, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %or_ln42 = or i1 %tmp_2536, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:44 %and_ln42 = and i1 %or_ln42, i1 %tmp_2537

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:45 %zext_ln42 = zext i1 %and_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:46 %add_ln42 = add i16 %trunc_ln, i16 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:47 %tmp_2539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2539"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:50 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:51 %icmp_ln42_386 = icmp_eq  i3 %tmp_8, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_386"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:52 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:53 %icmp_ln42_387 = icmp_eq  i4 %tmp_s, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_387"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:54 %icmp_ln42_388 = icmp_eq  i4 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_388"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:72 %sext_ln73_66 = sext i16 %weights_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_66"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:73 %mul_ln73_66 = mul i32 %conv_i_i, i32 %sext_ln73_66

]]></Node>
<StgValue><ssdm name="mul_ln73_66"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:74 %tmp_2541 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2541"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:75 %trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_66, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:76 %tmp_2542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2542"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:77 %tmp_2543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2543"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:78 %trunc_ln42_150 = trunc i32 %mul_ln73_66

]]></Node>
<StgValue><ssdm name="trunc_ln42_150"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:79 %icmp_ln42_389 = icmp_ne  i11 %trunc_ln42_150, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_389"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %or_ln42_264 = or i1 %tmp_2542, i1 %icmp_ln42_389

]]></Node>
<StgValue><ssdm name="or_ln42_264"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %and_ln42_492 = and i1 %or_ln42_264, i1 %tmp_2543

]]></Node>
<StgValue><ssdm name="and_ln42_492"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:83 %zext_ln42_66 = zext i1 %and_ln42_492

]]></Node>
<StgValue><ssdm name="zext_ln42_66"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:84 %add_ln42_66 = add i16 %trunc_ln42_s, i16 %zext_ln42_66

]]></Node>
<StgValue><ssdm name="add_ln42_66"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:85 %tmp_2545 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_66, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2545"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:88 %tmp_893 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_66, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:89 %icmp_ln42_390 = icmp_eq  i3 %tmp_893, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_390"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:90 %tmp_894 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_66, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:91 %icmp_ln42_391 = icmp_eq  i4 %tmp_894, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_391"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:92 %icmp_ln42_392 = icmp_eq  i4 %tmp_894, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_392"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
entry_ifconv:110 %a_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_1_val_read, i3 1, i16 %data_2_val_read, i3 2, i16 %data_3_val_read, i3 3, i16 %data_4_val_read, i3 4, i16 %data_5_val_read, i3 5, i16 %data_6_val_read, i3 6, i16 %data_7_val_read, i3 7, i16 %data_8_val_read, i16 0, i3 %idx_cast

]]></Node>
<StgValue><ssdm name="a_49"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:111 %conv_i_i_1 = sext i16 %a_49

]]></Node>
<StgValue><ssdm name="conv_i_i_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:112 %sext_ln73_67 = sext i16 %weights_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_67"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:113 %mul_ln73_67 = mul i32 %conv_i_i_1, i32 %sext_ln73_67

]]></Node>
<StgValue><ssdm name="mul_ln73_67"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:114 %tmp_2547 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2547"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:115 %trunc_ln42_92 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_67, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_92"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:116 %tmp_2548 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2548"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:117 %tmp_2549 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2549"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:118 %trunc_ln42_151 = trunc i32 %mul_ln73_67

]]></Node>
<StgValue><ssdm name="trunc_ln42_151"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:119 %icmp_ln42_393 = icmp_ne  i11 %trunc_ln42_151, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_393"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %or_ln42_268 = or i1 %tmp_2548, i1 %icmp_ln42_393

]]></Node>
<StgValue><ssdm name="or_ln42_268"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:122 %and_ln42_499 = and i1 %or_ln42_268, i1 %tmp_2549

]]></Node>
<StgValue><ssdm name="and_ln42_499"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:123 %zext_ln42_67 = zext i1 %and_ln42_499

]]></Node>
<StgValue><ssdm name="zext_ln42_67"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:124 %add_ln42_67 = add i16 %trunc_ln42_92, i16 %zext_ln42_67

]]></Node>
<StgValue><ssdm name="add_ln42_67"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:125 %tmp_2551 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_67, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2551"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:128 %tmp_895 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_67, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:129 %icmp_ln42_394 = icmp_eq  i3 %tmp_895, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_394"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:130 %tmp_896 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_67, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:131 %icmp_ln42_395 = icmp_eq  i4 %tmp_896, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_395"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:132 %icmp_ln42_396 = icmp_eq  i4 %tmp_896, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_396"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:150 %sext_ln73_68 = sext i16 %weights_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_68"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:151 %mul_ln73_68 = mul i32 %conv_i_i_1, i32 %sext_ln73_68

]]></Node>
<StgValue><ssdm name="mul_ln73_68"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:152 %tmp_2553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2553"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:153 %trunc_ln42_93 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_68, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_93"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:154 %tmp_2554 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2554"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:155 %tmp_2555 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2555"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:156 %trunc_ln42_152 = trunc i32 %mul_ln73_68

]]></Node>
<StgValue><ssdm name="trunc_ln42_152"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:157 %icmp_ln42_397 = icmp_ne  i11 %trunc_ln42_152, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_397"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:159 %or_ln42_272 = or i1 %tmp_2554, i1 %icmp_ln42_397

]]></Node>
<StgValue><ssdm name="or_ln42_272"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:160 %and_ln42_506 = and i1 %or_ln42_272, i1 %tmp_2555

]]></Node>
<StgValue><ssdm name="and_ln42_506"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:161 %zext_ln42_68 = zext i1 %and_ln42_506

]]></Node>
<StgValue><ssdm name="zext_ln42_68"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:162 %add_ln42_68 = add i16 %trunc_ln42_93, i16 %zext_ln42_68

]]></Node>
<StgValue><ssdm name="add_ln42_68"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:163 %tmp_2557 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_68, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2557"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:166 %tmp_897 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_68, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:167 %icmp_ln42_398 = icmp_eq  i3 %tmp_897, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_398"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:168 %tmp_898 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_68, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:169 %icmp_ln42_399 = icmp_eq  i4 %tmp_898, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_399"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:170 %icmp_ln42_400 = icmp_eq  i4 %tmp_898, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_400"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
entry_ifconv:188 %a_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_2_val_read, i3 1, i16 %data_3_val_read, i3 2, i16 %data_4_val_read, i3 3, i16 %data_5_val_read, i3 4, i16 %data_6_val_read, i3 5, i16 %data_7_val_read, i3 6, i16 %data_8_val_read, i3 7, i16 %data_9_val_read, i16 0, i3 %idx_cast

]]></Node>
<StgValue><ssdm name="a_50"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:189 %conv_i_i_2 = sext i16 %a_50

]]></Node>
<StgValue><ssdm name="conv_i_i_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:190 %sext_ln73_69 = sext i16 %weights_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_69"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:191 %mul_ln73_69 = mul i32 %conv_i_i_2, i32 %sext_ln73_69

]]></Node>
<StgValue><ssdm name="mul_ln73_69"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:192 %tmp_2559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2559"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:193 %trunc_ln42_94 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_69, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_94"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:194 %tmp_2560 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2560"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:195 %tmp_2561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2561"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:196 %trunc_ln42_153 = trunc i32 %mul_ln73_69

]]></Node>
<StgValue><ssdm name="trunc_ln42_153"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:197 %icmp_ln42_401 = icmp_ne  i11 %trunc_ln42_153, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_401"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %or_ln42_276 = or i1 %tmp_2560, i1 %icmp_ln42_401

]]></Node>
<StgValue><ssdm name="or_ln42_276"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:200 %and_ln42_513 = and i1 %or_ln42_276, i1 %tmp_2561

]]></Node>
<StgValue><ssdm name="and_ln42_513"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:201 %zext_ln42_69 = zext i1 %and_ln42_513

]]></Node>
<StgValue><ssdm name="zext_ln42_69"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:202 %add_ln42_69 = add i16 %trunc_ln42_94, i16 %zext_ln42_69

]]></Node>
<StgValue><ssdm name="add_ln42_69"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:203 %tmp_2563 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_69, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2563"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:206 %tmp_899 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_69, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:207 %icmp_ln42_402 = icmp_eq  i3 %tmp_899, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_402"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:208 %tmp_900 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_69, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:209 %icmp_ln42_403 = icmp_eq  i4 %tmp_900, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_403"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:210 %icmp_ln42_404 = icmp_eq  i4 %tmp_900, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_404"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:228 %sext_ln73_70 = sext i16 %weights_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_70"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:229 %mul_ln73_70 = mul i32 %conv_i_i_2, i32 %sext_ln73_70

]]></Node>
<StgValue><ssdm name="mul_ln73_70"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:230 %tmp_2565 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2565"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:231 %trunc_ln42_95 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_70, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_95"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:232 %tmp_2566 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2566"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:233 %tmp_2567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2567"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:234 %trunc_ln42_154 = trunc i32 %mul_ln73_70

]]></Node>
<StgValue><ssdm name="trunc_ln42_154"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:235 %icmp_ln42_405 = icmp_ne  i11 %trunc_ln42_154, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_405"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %or_ln42_280 = or i1 %tmp_2566, i1 %icmp_ln42_405

]]></Node>
<StgValue><ssdm name="or_ln42_280"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:238 %and_ln42_520 = and i1 %or_ln42_280, i1 %tmp_2567

]]></Node>
<StgValue><ssdm name="and_ln42_520"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:239 %zext_ln42_70 = zext i1 %and_ln42_520

]]></Node>
<StgValue><ssdm name="zext_ln42_70"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:240 %add_ln42_70 = add i16 %trunc_ln42_95, i16 %zext_ln42_70

]]></Node>
<StgValue><ssdm name="add_ln42_70"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:241 %tmp_2569 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_70, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2569"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:244 %tmp_901 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_70, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:245 %icmp_ln42_406 = icmp_eq  i3 %tmp_901, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_406"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:246 %tmp_902 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_70, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:247 %icmp_ln42_407 = icmp_eq  i4 %tmp_902, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_407"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:248 %icmp_ln42_408 = icmp_eq  i4 %tmp_902, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_408"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
entry_ifconv:266 %a_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_3_val_read, i3 1, i16 %data_4_val_read, i3 2, i16 %data_5_val_read, i3 3, i16 %data_6_val_read, i3 4, i16 %data_7_val_read, i3 5, i16 %data_8_val_read, i3 6, i16 %data_9_val_read, i3 7, i16 %data_10_val_read, i16 0, i3 %idx_cast

]]></Node>
<StgValue><ssdm name="a_51"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:267 %conv_i_i_3 = sext i16 %a_51

]]></Node>
<StgValue><ssdm name="conv_i_i_3"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:268 %sext_ln73_71 = sext i16 %weights_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_71"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:269 %mul_ln73_71 = mul i32 %conv_i_i_3, i32 %sext_ln73_71

]]></Node>
<StgValue><ssdm name="mul_ln73_71"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:270 %tmp_2571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2571"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:271 %trunc_ln42_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_71, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_96"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:272 %tmp_2572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2572"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:273 %tmp_2573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2573"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:274 %trunc_ln42_155 = trunc i32 %mul_ln73_71

]]></Node>
<StgValue><ssdm name="trunc_ln42_155"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:275 %icmp_ln42_409 = icmp_ne  i11 %trunc_ln42_155, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_409"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:277 %or_ln42_284 = or i1 %tmp_2572, i1 %icmp_ln42_409

]]></Node>
<StgValue><ssdm name="or_ln42_284"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:278 %and_ln42_527 = and i1 %or_ln42_284, i1 %tmp_2573

]]></Node>
<StgValue><ssdm name="and_ln42_527"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:279 %zext_ln42_71 = zext i1 %and_ln42_527

]]></Node>
<StgValue><ssdm name="zext_ln42_71"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:280 %add_ln42_71 = add i16 %trunc_ln42_96, i16 %zext_ln42_71

]]></Node>
<StgValue><ssdm name="add_ln42_71"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:281 %tmp_2575 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_71, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2575"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:284 %tmp_903 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_71, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:285 %icmp_ln42_410 = icmp_eq  i3 %tmp_903, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_410"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:286 %tmp_904 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_71, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:287 %icmp_ln42_411 = icmp_eq  i4 %tmp_904, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_411"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:288 %icmp_ln42_412 = icmp_eq  i4 %tmp_904, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_412"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:306 %sext_ln73_72 = sext i16 %weights_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_72"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:307 %mul_ln73_72 = mul i32 %conv_i_i_3, i32 %sext_ln73_72

]]></Node>
<StgValue><ssdm name="mul_ln73_72"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:308 %tmp_2577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2577"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:309 %trunc_ln42_97 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_72, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_97"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:310 %tmp_2578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2578"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:311 %tmp_2579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2579"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:312 %trunc_ln42_156 = trunc i32 %mul_ln73_72

]]></Node>
<StgValue><ssdm name="trunc_ln42_156"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:313 %icmp_ln42_413 = icmp_ne  i11 %trunc_ln42_156, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_413"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %or_ln42_288 = or i1 %tmp_2578, i1 %icmp_ln42_413

]]></Node>
<StgValue><ssdm name="or_ln42_288"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:316 %and_ln42_534 = and i1 %or_ln42_288, i1 %tmp_2579

]]></Node>
<StgValue><ssdm name="and_ln42_534"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:317 %zext_ln42_72 = zext i1 %and_ln42_534

]]></Node>
<StgValue><ssdm name="zext_ln42_72"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:318 %add_ln42_72 = add i16 %trunc_ln42_97, i16 %zext_ln42_72

]]></Node>
<StgValue><ssdm name="add_ln42_72"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:319 %tmp_2581 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_72, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2581"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:322 %tmp_905 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_72, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:323 %icmp_ln42_414 = icmp_eq  i3 %tmp_905, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_414"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:324 %tmp_906 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_72, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:325 %icmp_ln42_415 = icmp_eq  i4 %tmp_906, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_415"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:326 %icmp_ln42_416 = icmp_eq  i4 %tmp_906, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_416"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
entry_ifconv:344 %a_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_4_val_read, i3 1, i16 %data_5_val_read, i3 2, i16 %data_6_val_read, i3 3, i16 %data_7_val_read, i3 4, i16 %data_8_val_read, i3 5, i16 %data_9_val_read, i3 6, i16 %data_10_val_read, i3 7, i16 %data_11_val_read, i16 0, i3 %idx_cast

]]></Node>
<StgValue><ssdm name="a_52"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
entry_ifconv:422 %a_53 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_5_val_read, i3 1, i16 %data_6_val_read, i3 2, i16 %data_7_val_read, i3 3, i16 %data_8_val_read, i3 4, i16 %data_9_val_read, i3 5, i16 %data_10_val_read, i3 6, i16 %data_11_val_read, i3 7, i16 %data_12_val_read, i16 0, i3 %idx_cast

]]></Node>
<StgValue><ssdm name="a_53"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
entry_ifconv:500 %a_54 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_6_val_read, i3 1, i16 %data_7_val_read, i3 2, i16 %data_8_val_read, i3 3, i16 %data_9_val_read, i3 4, i16 %data_10_val_read, i3 5, i16 %data_11_val_read, i3 6, i16 %data_12_val_read, i3 7, i16 %data_13_val_read, i16 0, i3 %idx_cast

]]></Node>
<StgValue><ssdm name="a_54"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:42 %tmp_2538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2538"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:48 %xor_ln42 = xor i1 %tmp_2539, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:49 %and_ln42_486 = and i1 %tmp_2538, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_486"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:55 %select_ln42 = select i1 %and_ln42_486, i1 %icmp_ln42_387, i1 %icmp_ln42_388

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:56 %tmp_2540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2540"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %xor_ln42_332 = xor i1 %tmp_2540, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_332"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:58 %and_ln42_487 = and i1 %icmp_ln42_386, i1 %xor_ln42_332

]]></Node>
<StgValue><ssdm name="and_ln42_487"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:59 %select_ln42_276 = select i1 %and_ln42_486, i1 %and_ln42_487, i1 %icmp_ln42_387

]]></Node>
<StgValue><ssdm name="select_ln42_276"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %and_ln42_488 = and i1 %and_ln42_486, i1 %icmp_ln42_387

]]></Node>
<StgValue><ssdm name="and_ln42_488"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %xor_ln42_276 = xor i1 %select_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_276"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %or_ln42_261 = or i1 %tmp_2539, i1 %xor_ln42_276

]]></Node>
<StgValue><ssdm name="or_ln42_261"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %xor_ln42_277 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_277"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:64 %and_ln42_489 = and i1 %or_ln42_261, i1 %xor_ln42_277

]]></Node>
<StgValue><ssdm name="and_ln42_489"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %and_ln42_490 = and i1 %tmp_2539, i1 %select_ln42_276

]]></Node>
<StgValue><ssdm name="and_ln42_490"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:66 %or_ln42_262 = or i1 %and_ln42_488, i1 %and_ln42_490

]]></Node>
<StgValue><ssdm name="or_ln42_262"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %xor_ln42_278 = xor i1 %or_ln42_262, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_278"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:68 %and_ln42_491 = and i1 %tmp, i1 %xor_ln42_278

]]></Node>
<StgValue><ssdm name="and_ln42_491"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:69 %select_ln42_277 = select i1 %and_ln42_489, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_277"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:70 %or_ln42_263 = or i1 %and_ln42_489, i1 %and_ln42_491

]]></Node>
<StgValue><ssdm name="or_ln42_263"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:71 %select_ln42_278 = select i1 %or_ln42_263, i16 %select_ln42_277, i16 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_278"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:80 %tmp_2544 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2544"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %xor_ln42_279 = xor i1 %tmp_2545, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_279"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %and_ln42_493 = and i1 %tmp_2544, i1 %xor_ln42_279

]]></Node>
<StgValue><ssdm name="and_ln42_493"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:93 %select_ln42_279 = select i1 %and_ln42_493, i1 %icmp_ln42_391, i1 %icmp_ln42_392

]]></Node>
<StgValue><ssdm name="select_ln42_279"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:94 %tmp_2546 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2546"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:95 %xor_ln42_333 = xor i1 %tmp_2546, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_333"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:96 %and_ln42_494 = and i1 %icmp_ln42_390, i1 %xor_ln42_333

]]></Node>
<StgValue><ssdm name="and_ln42_494"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:97 %select_ln42_280 = select i1 %and_ln42_493, i1 %and_ln42_494, i1 %icmp_ln42_391

]]></Node>
<StgValue><ssdm name="select_ln42_280"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %and_ln42_495 = and i1 %and_ln42_493, i1 %icmp_ln42_391

]]></Node>
<StgValue><ssdm name="and_ln42_495"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:99 %xor_ln42_280 = xor i1 %select_ln42_279, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_280"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %or_ln42_265 = or i1 %tmp_2545, i1 %xor_ln42_280

]]></Node>
<StgValue><ssdm name="or_ln42_265"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:101 %xor_ln42_281 = xor i1 %tmp_2541, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_281"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:102 %and_ln42_496 = and i1 %or_ln42_265, i1 %xor_ln42_281

]]></Node>
<StgValue><ssdm name="and_ln42_496"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:103 %and_ln42_497 = and i1 %tmp_2545, i1 %select_ln42_280

]]></Node>
<StgValue><ssdm name="and_ln42_497"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:104 %or_ln42_266 = or i1 %and_ln42_495, i1 %and_ln42_497

]]></Node>
<StgValue><ssdm name="or_ln42_266"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:105 %xor_ln42_282 = xor i1 %or_ln42_266, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_282"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:106 %and_ln42_498 = and i1 %tmp_2541, i1 %xor_ln42_282

]]></Node>
<StgValue><ssdm name="and_ln42_498"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:107 %select_ln42_281 = select i1 %and_ln42_496, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_281"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:108 %or_ln42_267 = or i1 %and_ln42_496, i1 %and_ln42_498

]]></Node>
<StgValue><ssdm name="or_ln42_267"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:109 %select_ln42_282 = select i1 %or_ln42_267, i16 %select_ln42_281, i16 %add_ln42_66

]]></Node>
<StgValue><ssdm name="select_ln42_282"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:120 %tmp_2550 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2550"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %xor_ln42_283 = xor i1 %tmp_2551, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_283"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %and_ln42_500 = and i1 %tmp_2550, i1 %xor_ln42_283

]]></Node>
<StgValue><ssdm name="and_ln42_500"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:133 %select_ln42_283 = select i1 %and_ln42_500, i1 %icmp_ln42_395, i1 %icmp_ln42_396

]]></Node>
<StgValue><ssdm name="select_ln42_283"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:134 %tmp_2552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2552"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %xor_ln42_334 = xor i1 %tmp_2552, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_334"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:136 %and_ln42_501 = and i1 %icmp_ln42_394, i1 %xor_ln42_334

]]></Node>
<StgValue><ssdm name="and_ln42_501"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:137 %select_ln42_284 = select i1 %and_ln42_500, i1 %and_ln42_501, i1 %icmp_ln42_395

]]></Node>
<StgValue><ssdm name="select_ln42_284"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %and_ln42_502 = and i1 %and_ln42_500, i1 %icmp_ln42_395

]]></Node>
<StgValue><ssdm name="and_ln42_502"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %xor_ln42_284 = xor i1 %select_ln42_283, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_284"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %or_ln42_269 = or i1 %tmp_2551, i1 %xor_ln42_284

]]></Node>
<StgValue><ssdm name="or_ln42_269"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %xor_ln42_285 = xor i1 %tmp_2547, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_285"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %and_ln42_503 = and i1 %or_ln42_269, i1 %xor_ln42_285

]]></Node>
<StgValue><ssdm name="and_ln42_503"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:143 %and_ln42_504 = and i1 %tmp_2551, i1 %select_ln42_284

]]></Node>
<StgValue><ssdm name="and_ln42_504"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:144 %or_ln42_270 = or i1 %and_ln42_502, i1 %and_ln42_504

]]></Node>
<StgValue><ssdm name="or_ln42_270"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %xor_ln42_286 = xor i1 %or_ln42_270, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_286"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %and_ln42_505 = and i1 %tmp_2547, i1 %xor_ln42_286

]]></Node>
<StgValue><ssdm name="and_ln42_505"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:147 %select_ln42_285 = select i1 %and_ln42_503, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_285"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:148 %or_ln42_271 = or i1 %and_ln42_503, i1 %and_ln42_505

]]></Node>
<StgValue><ssdm name="or_ln42_271"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:149 %select_ln42_286 = select i1 %or_ln42_271, i16 %select_ln42_285, i16 %add_ln42_67

]]></Node>
<StgValue><ssdm name="select_ln42_286"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:158 %tmp_2556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2556"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:164 %xor_ln42_287 = xor i1 %tmp_2557, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_287"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:165 %and_ln42_507 = and i1 %tmp_2556, i1 %xor_ln42_287

]]></Node>
<StgValue><ssdm name="and_ln42_507"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:171 %select_ln42_287 = select i1 %and_ln42_507, i1 %icmp_ln42_399, i1 %icmp_ln42_400

]]></Node>
<StgValue><ssdm name="select_ln42_287"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:172 %tmp_2558 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2558"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %xor_ln42_335 = xor i1 %tmp_2558, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_335"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %and_ln42_508 = and i1 %icmp_ln42_398, i1 %xor_ln42_335

]]></Node>
<StgValue><ssdm name="and_ln42_508"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:175 %select_ln42_288 = select i1 %and_ln42_507, i1 %and_ln42_508, i1 %icmp_ln42_399

]]></Node>
<StgValue><ssdm name="select_ln42_288"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %and_ln42_509 = and i1 %and_ln42_507, i1 %icmp_ln42_399

]]></Node>
<StgValue><ssdm name="and_ln42_509"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %xor_ln42_288 = xor i1 %select_ln42_287, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_288"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %or_ln42_273 = or i1 %tmp_2557, i1 %xor_ln42_288

]]></Node>
<StgValue><ssdm name="or_ln42_273"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %xor_ln42_289 = xor i1 %tmp_2553, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_289"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:180 %and_ln42_510 = and i1 %or_ln42_273, i1 %xor_ln42_289

]]></Node>
<StgValue><ssdm name="and_ln42_510"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %and_ln42_511 = and i1 %tmp_2557, i1 %select_ln42_288

]]></Node>
<StgValue><ssdm name="and_ln42_511"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %or_ln42_274 = or i1 %and_ln42_509, i1 %and_ln42_511

]]></Node>
<StgValue><ssdm name="or_ln42_274"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %xor_ln42_290 = xor i1 %or_ln42_274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_290"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %and_ln42_512 = and i1 %tmp_2553, i1 %xor_ln42_290

]]></Node>
<StgValue><ssdm name="and_ln42_512"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:185 %select_ln42_289 = select i1 %and_ln42_510, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_289"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:186 %or_ln42_275 = or i1 %and_ln42_510, i1 %and_ln42_512

]]></Node>
<StgValue><ssdm name="or_ln42_275"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:187 %select_ln42_290 = select i1 %or_ln42_275, i16 %select_ln42_289, i16 %add_ln42_68

]]></Node>
<StgValue><ssdm name="select_ln42_290"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:198 %tmp_2562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2562"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:204 %xor_ln42_291 = xor i1 %tmp_2563, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_291"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:205 %and_ln42_514 = and i1 %tmp_2562, i1 %xor_ln42_291

]]></Node>
<StgValue><ssdm name="and_ln42_514"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:211 %select_ln42_291 = select i1 %and_ln42_514, i1 %icmp_ln42_403, i1 %icmp_ln42_404

]]></Node>
<StgValue><ssdm name="select_ln42_291"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:212 %tmp_2564 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2564"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:213 %xor_ln42_336 = xor i1 %tmp_2564, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_336"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:214 %and_ln42_515 = and i1 %icmp_ln42_402, i1 %xor_ln42_336

]]></Node>
<StgValue><ssdm name="and_ln42_515"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:215 %select_ln42_292 = select i1 %and_ln42_514, i1 %and_ln42_515, i1 %icmp_ln42_403

]]></Node>
<StgValue><ssdm name="select_ln42_292"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:216 %and_ln42_516 = and i1 %and_ln42_514, i1 %icmp_ln42_403

]]></Node>
<StgValue><ssdm name="and_ln42_516"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:217 %xor_ln42_292 = xor i1 %select_ln42_291, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_292"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:218 %or_ln42_277 = or i1 %tmp_2563, i1 %xor_ln42_292

]]></Node>
<StgValue><ssdm name="or_ln42_277"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:219 %xor_ln42_293 = xor i1 %tmp_2559, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_293"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:220 %and_ln42_517 = and i1 %or_ln42_277, i1 %xor_ln42_293

]]></Node>
<StgValue><ssdm name="and_ln42_517"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:221 %and_ln42_518 = and i1 %tmp_2563, i1 %select_ln42_292

]]></Node>
<StgValue><ssdm name="and_ln42_518"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:222 %or_ln42_278 = or i1 %and_ln42_516, i1 %and_ln42_518

]]></Node>
<StgValue><ssdm name="or_ln42_278"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %xor_ln42_294 = xor i1 %or_ln42_278, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_294"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:224 %and_ln42_519 = and i1 %tmp_2559, i1 %xor_ln42_294

]]></Node>
<StgValue><ssdm name="and_ln42_519"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:225 %select_ln42_293 = select i1 %and_ln42_517, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_293"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:226 %or_ln42_279 = or i1 %and_ln42_517, i1 %and_ln42_519

]]></Node>
<StgValue><ssdm name="or_ln42_279"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:227 %select_ln42_294 = select i1 %or_ln42_279, i16 %select_ln42_293, i16 %add_ln42_69

]]></Node>
<StgValue><ssdm name="select_ln42_294"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:236 %tmp_2568 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2568"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:242 %xor_ln42_295 = xor i1 %tmp_2569, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_295"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:243 %and_ln42_521 = and i1 %tmp_2568, i1 %xor_ln42_295

]]></Node>
<StgValue><ssdm name="and_ln42_521"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:249 %select_ln42_295 = select i1 %and_ln42_521, i1 %icmp_ln42_407, i1 %icmp_ln42_408

]]></Node>
<StgValue><ssdm name="select_ln42_295"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:250 %tmp_2570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2570"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:251 %xor_ln42_337 = xor i1 %tmp_2570, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_337"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:252 %and_ln42_522 = and i1 %icmp_ln42_406, i1 %xor_ln42_337

]]></Node>
<StgValue><ssdm name="and_ln42_522"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:253 %select_ln42_296 = select i1 %and_ln42_521, i1 %and_ln42_522, i1 %icmp_ln42_407

]]></Node>
<StgValue><ssdm name="select_ln42_296"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:254 %and_ln42_523 = and i1 %and_ln42_521, i1 %icmp_ln42_407

]]></Node>
<StgValue><ssdm name="and_ln42_523"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:255 %xor_ln42_296 = xor i1 %select_ln42_295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_296"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:256 %or_ln42_281 = or i1 %tmp_2569, i1 %xor_ln42_296

]]></Node>
<StgValue><ssdm name="or_ln42_281"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:257 %xor_ln42_297 = xor i1 %tmp_2565, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_297"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:258 %and_ln42_524 = and i1 %or_ln42_281, i1 %xor_ln42_297

]]></Node>
<StgValue><ssdm name="and_ln42_524"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:259 %and_ln42_525 = and i1 %tmp_2569, i1 %select_ln42_296

]]></Node>
<StgValue><ssdm name="and_ln42_525"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:260 %or_ln42_282 = or i1 %and_ln42_523, i1 %and_ln42_525

]]></Node>
<StgValue><ssdm name="or_ln42_282"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:261 %xor_ln42_298 = xor i1 %or_ln42_282, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_298"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:262 %and_ln42_526 = and i1 %tmp_2565, i1 %xor_ln42_298

]]></Node>
<StgValue><ssdm name="and_ln42_526"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:263 %select_ln42_297 = select i1 %and_ln42_524, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_297"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:264 %or_ln42_283 = or i1 %and_ln42_524, i1 %and_ln42_526

]]></Node>
<StgValue><ssdm name="or_ln42_283"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:265 %select_ln42_298 = select i1 %or_ln42_283, i16 %select_ln42_297, i16 %add_ln42_70

]]></Node>
<StgValue><ssdm name="select_ln42_298"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:276 %tmp_2574 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2574"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:282 %xor_ln42_299 = xor i1 %tmp_2575, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_299"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:283 %and_ln42_528 = and i1 %tmp_2574, i1 %xor_ln42_299

]]></Node>
<StgValue><ssdm name="and_ln42_528"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:289 %select_ln42_299 = select i1 %and_ln42_528, i1 %icmp_ln42_411, i1 %icmp_ln42_412

]]></Node>
<StgValue><ssdm name="select_ln42_299"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:290 %tmp_2576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2576"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:291 %xor_ln42_338 = xor i1 %tmp_2576, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_338"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:292 %and_ln42_529 = and i1 %icmp_ln42_410, i1 %xor_ln42_338

]]></Node>
<StgValue><ssdm name="and_ln42_529"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:293 %select_ln42_300 = select i1 %and_ln42_528, i1 %and_ln42_529, i1 %icmp_ln42_411

]]></Node>
<StgValue><ssdm name="select_ln42_300"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:294 %and_ln42_530 = and i1 %and_ln42_528, i1 %icmp_ln42_411

]]></Node>
<StgValue><ssdm name="and_ln42_530"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:295 %xor_ln42_300 = xor i1 %select_ln42_299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_300"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %or_ln42_285 = or i1 %tmp_2575, i1 %xor_ln42_300

]]></Node>
<StgValue><ssdm name="or_ln42_285"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %xor_ln42_301 = xor i1 %tmp_2571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_301"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %and_ln42_531 = and i1 %or_ln42_285, i1 %xor_ln42_301

]]></Node>
<StgValue><ssdm name="and_ln42_531"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %and_ln42_532 = and i1 %tmp_2575, i1 %select_ln42_300

]]></Node>
<StgValue><ssdm name="and_ln42_532"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:300 %or_ln42_286 = or i1 %and_ln42_530, i1 %and_ln42_532

]]></Node>
<StgValue><ssdm name="or_ln42_286"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:301 %xor_ln42_302 = xor i1 %or_ln42_286, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_302"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:302 %and_ln42_533 = and i1 %tmp_2571, i1 %xor_ln42_302

]]></Node>
<StgValue><ssdm name="and_ln42_533"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:303 %select_ln42_301 = select i1 %and_ln42_531, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_301"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:304 %or_ln42_287 = or i1 %and_ln42_531, i1 %and_ln42_533

]]></Node>
<StgValue><ssdm name="or_ln42_287"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:305 %select_ln42_302 = select i1 %or_ln42_287, i16 %select_ln42_301, i16 %add_ln42_71

]]></Node>
<StgValue><ssdm name="select_ln42_302"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:314 %tmp_2580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2580"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:320 %xor_ln42_303 = xor i1 %tmp_2581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_303"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:321 %and_ln42_535 = and i1 %tmp_2580, i1 %xor_ln42_303

]]></Node>
<StgValue><ssdm name="and_ln42_535"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:327 %select_ln42_303 = select i1 %and_ln42_535, i1 %icmp_ln42_415, i1 %icmp_ln42_416

]]></Node>
<StgValue><ssdm name="select_ln42_303"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:328 %tmp_2582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2582"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %xor_ln42_339 = xor i1 %tmp_2582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_339"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:330 %and_ln42_536 = and i1 %icmp_ln42_414, i1 %xor_ln42_339

]]></Node>
<StgValue><ssdm name="and_ln42_536"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:331 %select_ln42_304 = select i1 %and_ln42_535, i1 %and_ln42_536, i1 %icmp_ln42_415

]]></Node>
<StgValue><ssdm name="select_ln42_304"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:332 %and_ln42_537 = and i1 %and_ln42_535, i1 %icmp_ln42_415

]]></Node>
<StgValue><ssdm name="and_ln42_537"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:333 %xor_ln42_304 = xor i1 %select_ln42_303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_304"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %or_ln42_289 = or i1 %tmp_2581, i1 %xor_ln42_304

]]></Node>
<StgValue><ssdm name="or_ln42_289"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:335 %xor_ln42_305 = xor i1 %tmp_2577, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_305"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:336 %and_ln42_538 = and i1 %or_ln42_289, i1 %xor_ln42_305

]]></Node>
<StgValue><ssdm name="and_ln42_538"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:337 %and_ln42_539 = and i1 %tmp_2581, i1 %select_ln42_304

]]></Node>
<StgValue><ssdm name="and_ln42_539"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:338 %or_ln42_290 = or i1 %and_ln42_537, i1 %and_ln42_539

]]></Node>
<StgValue><ssdm name="or_ln42_290"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:339 %xor_ln42_306 = xor i1 %or_ln42_290, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_306"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:340 %and_ln42_540 = and i1 %tmp_2577, i1 %xor_ln42_306

]]></Node>
<StgValue><ssdm name="and_ln42_540"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:341 %select_ln42_305 = select i1 %and_ln42_538, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_305"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:342 %or_ln42_291 = or i1 %and_ln42_538, i1 %and_ln42_540

]]></Node>
<StgValue><ssdm name="or_ln42_291"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:343 %select_ln42_306 = select i1 %or_ln42_291, i16 %select_ln42_305, i16 %add_ln42_72

]]></Node>
<StgValue><ssdm name="select_ln42_306"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:345 %conv_i_i_4 = sext i16 %a_52

]]></Node>
<StgValue><ssdm name="conv_i_i_4"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:346 %sext_ln73_73 = sext i16 %weights_8_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_73"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:347 %mul_ln73_73 = mul i32 %conv_i_i_4, i32 %sext_ln73_73

]]></Node>
<StgValue><ssdm name="mul_ln73_73"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:348 %tmp_2583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2583"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:349 %trunc_ln42_98 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_73, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_98"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:350 %tmp_2584 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2584"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:351 %tmp_2585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2585"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:352 %trunc_ln42_157 = trunc i32 %mul_ln73_73

]]></Node>
<StgValue><ssdm name="trunc_ln42_157"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:353 %icmp_ln42_417 = icmp_ne  i11 %trunc_ln42_157, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_417"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:354 %tmp_2586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2586"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:355 %or_ln42_292 = or i1 %tmp_2584, i1 %icmp_ln42_417

]]></Node>
<StgValue><ssdm name="or_ln42_292"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:356 %and_ln42_541 = and i1 %or_ln42_292, i1 %tmp_2585

]]></Node>
<StgValue><ssdm name="and_ln42_541"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:357 %zext_ln42_73 = zext i1 %and_ln42_541

]]></Node>
<StgValue><ssdm name="zext_ln42_73"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:358 %add_ln42_73 = add i16 %trunc_ln42_98, i16 %zext_ln42_73

]]></Node>
<StgValue><ssdm name="add_ln42_73"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:359 %tmp_2587 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_73, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2587"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:360 %xor_ln42_307 = xor i1 %tmp_2587, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_307"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:361 %and_ln42_542 = and i1 %tmp_2586, i1 %xor_ln42_307

]]></Node>
<StgValue><ssdm name="and_ln42_542"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:362 %tmp_907 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_73, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:363 %icmp_ln42_418 = icmp_eq  i3 %tmp_907, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_418"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:364 %tmp_908 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_73, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:365 %icmp_ln42_419 = icmp_eq  i4 %tmp_908, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_419"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:366 %icmp_ln42_420 = icmp_eq  i4 %tmp_908, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_420"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:367 %select_ln42_307 = select i1 %and_ln42_542, i1 %icmp_ln42_419, i1 %icmp_ln42_420

]]></Node>
<StgValue><ssdm name="select_ln42_307"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:368 %tmp_2588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2588"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:369 %xor_ln42_340 = xor i1 %tmp_2588, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_340"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:370 %and_ln42_543 = and i1 %icmp_ln42_418, i1 %xor_ln42_340

]]></Node>
<StgValue><ssdm name="and_ln42_543"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:371 %select_ln42_308 = select i1 %and_ln42_542, i1 %and_ln42_543, i1 %icmp_ln42_419

]]></Node>
<StgValue><ssdm name="select_ln42_308"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:372 %and_ln42_544 = and i1 %and_ln42_542, i1 %icmp_ln42_419

]]></Node>
<StgValue><ssdm name="and_ln42_544"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:373 %xor_ln42_308 = xor i1 %select_ln42_307, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_308"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:374 %or_ln42_293 = or i1 %tmp_2587, i1 %xor_ln42_308

]]></Node>
<StgValue><ssdm name="or_ln42_293"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:375 %xor_ln42_309 = xor i1 %tmp_2583, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_309"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:376 %and_ln42_545 = and i1 %or_ln42_293, i1 %xor_ln42_309

]]></Node>
<StgValue><ssdm name="and_ln42_545"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:377 %and_ln42_546 = and i1 %tmp_2587, i1 %select_ln42_308

]]></Node>
<StgValue><ssdm name="and_ln42_546"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:378 %or_ln42_294 = or i1 %and_ln42_544, i1 %and_ln42_546

]]></Node>
<StgValue><ssdm name="or_ln42_294"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:379 %xor_ln42_310 = xor i1 %or_ln42_294, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_310"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:380 %and_ln42_547 = and i1 %tmp_2583, i1 %xor_ln42_310

]]></Node>
<StgValue><ssdm name="and_ln42_547"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:381 %select_ln42_309 = select i1 %and_ln42_545, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_309"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:382 %or_ln42_295 = or i1 %and_ln42_545, i1 %and_ln42_547

]]></Node>
<StgValue><ssdm name="or_ln42_295"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:383 %select_ln42_310 = select i1 %or_ln42_295, i16 %select_ln42_309, i16 %add_ln42_73

]]></Node>
<StgValue><ssdm name="select_ln42_310"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:384 %sext_ln73_74 = sext i16 %weights_9_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_74"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:385 %mul_ln73_74 = mul i32 %conv_i_i_4, i32 %sext_ln73_74

]]></Node>
<StgValue><ssdm name="mul_ln73_74"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:386 %tmp_2589 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2589"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:387 %trunc_ln42_99 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_74, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_99"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:388 %tmp_2590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2590"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:389 %tmp_2591 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2591"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:390 %trunc_ln42_158 = trunc i32 %mul_ln73_74

]]></Node>
<StgValue><ssdm name="trunc_ln42_158"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:391 %icmp_ln42_421 = icmp_ne  i11 %trunc_ln42_158, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_421"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:392 %tmp_2592 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2592"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:393 %or_ln42_296 = or i1 %tmp_2590, i1 %icmp_ln42_421

]]></Node>
<StgValue><ssdm name="or_ln42_296"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:394 %and_ln42_548 = and i1 %or_ln42_296, i1 %tmp_2591

]]></Node>
<StgValue><ssdm name="and_ln42_548"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:395 %zext_ln42_74 = zext i1 %and_ln42_548

]]></Node>
<StgValue><ssdm name="zext_ln42_74"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:396 %add_ln42_74 = add i16 %trunc_ln42_99, i16 %zext_ln42_74

]]></Node>
<StgValue><ssdm name="add_ln42_74"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:397 %tmp_2593 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_74, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2593"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:398 %xor_ln42_311 = xor i1 %tmp_2593, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_311"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:399 %and_ln42_549 = and i1 %tmp_2592, i1 %xor_ln42_311

]]></Node>
<StgValue><ssdm name="and_ln42_549"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:400 %tmp_909 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_74, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:401 %icmp_ln42_422 = icmp_eq  i3 %tmp_909, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_422"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:402 %tmp_910 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_74, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:403 %icmp_ln42_423 = icmp_eq  i4 %tmp_910, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_423"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:404 %icmp_ln42_424 = icmp_eq  i4 %tmp_910, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_424"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:405 %select_ln42_311 = select i1 %and_ln42_549, i1 %icmp_ln42_423, i1 %icmp_ln42_424

]]></Node>
<StgValue><ssdm name="select_ln42_311"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:406 %tmp_2594 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2594"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:407 %xor_ln42_341 = xor i1 %tmp_2594, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_341"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:408 %and_ln42_550 = and i1 %icmp_ln42_422, i1 %xor_ln42_341

]]></Node>
<StgValue><ssdm name="and_ln42_550"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:409 %select_ln42_312 = select i1 %and_ln42_549, i1 %and_ln42_550, i1 %icmp_ln42_423

]]></Node>
<StgValue><ssdm name="select_ln42_312"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:410 %and_ln42_551 = and i1 %and_ln42_549, i1 %icmp_ln42_423

]]></Node>
<StgValue><ssdm name="and_ln42_551"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:411 %xor_ln42_312 = xor i1 %select_ln42_311, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_312"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %or_ln42_297 = or i1 %tmp_2593, i1 %xor_ln42_312

]]></Node>
<StgValue><ssdm name="or_ln42_297"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:413 %xor_ln42_313 = xor i1 %tmp_2589, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_313"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:414 %and_ln42_552 = and i1 %or_ln42_297, i1 %xor_ln42_313

]]></Node>
<StgValue><ssdm name="and_ln42_552"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:415 %and_ln42_553 = and i1 %tmp_2593, i1 %select_ln42_312

]]></Node>
<StgValue><ssdm name="and_ln42_553"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:416 %or_ln42_298 = or i1 %and_ln42_551, i1 %and_ln42_553

]]></Node>
<StgValue><ssdm name="or_ln42_298"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:417 %xor_ln42_314 = xor i1 %or_ln42_298, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_314"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:418 %and_ln42_554 = and i1 %tmp_2589, i1 %xor_ln42_314

]]></Node>
<StgValue><ssdm name="and_ln42_554"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:419 %select_ln42_313 = select i1 %and_ln42_552, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_313"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:420 %or_ln42_299 = or i1 %and_ln42_552, i1 %and_ln42_554

]]></Node>
<StgValue><ssdm name="or_ln42_299"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:421 %select_ln42_314 = select i1 %or_ln42_299, i16 %select_ln42_313, i16 %add_ln42_74

]]></Node>
<StgValue><ssdm name="select_ln42_314"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:423 %conv_i_i_5 = sext i16 %a_53

]]></Node>
<StgValue><ssdm name="conv_i_i_5"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:424 %sext_ln73_75 = sext i16 %weights_10_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_75"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:425 %mul_ln73_75 = mul i32 %conv_i_i_5, i32 %sext_ln73_75

]]></Node>
<StgValue><ssdm name="mul_ln73_75"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:426 %tmp_2595 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2595"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:427 %trunc_ln42_100 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_75, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_100"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:428 %tmp_2596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2596"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:429 %tmp_2597 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2597"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:430 %trunc_ln42_159 = trunc i32 %mul_ln73_75

]]></Node>
<StgValue><ssdm name="trunc_ln42_159"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:431 %icmp_ln42_425 = icmp_ne  i11 %trunc_ln42_159, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_425"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:432 %tmp_2598 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2598"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:433 %or_ln42_300 = or i1 %tmp_2596, i1 %icmp_ln42_425

]]></Node>
<StgValue><ssdm name="or_ln42_300"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:434 %and_ln42_555 = and i1 %or_ln42_300, i1 %tmp_2597

]]></Node>
<StgValue><ssdm name="and_ln42_555"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:435 %zext_ln42_75 = zext i1 %and_ln42_555

]]></Node>
<StgValue><ssdm name="zext_ln42_75"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:436 %add_ln42_75 = add i16 %trunc_ln42_100, i16 %zext_ln42_75

]]></Node>
<StgValue><ssdm name="add_ln42_75"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:437 %tmp_2599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_75, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2599"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:438 %xor_ln42_315 = xor i1 %tmp_2599, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_315"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:439 %and_ln42_556 = and i1 %tmp_2598, i1 %xor_ln42_315

]]></Node>
<StgValue><ssdm name="and_ln42_556"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:440 %tmp_911 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_75, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:441 %icmp_ln42_426 = icmp_eq  i3 %tmp_911, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_426"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:442 %tmp_912 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_75, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:443 %icmp_ln42_427 = icmp_eq  i4 %tmp_912, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_427"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:444 %icmp_ln42_428 = icmp_eq  i4 %tmp_912, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_428"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:445 %select_ln42_315 = select i1 %and_ln42_556, i1 %icmp_ln42_427, i1 %icmp_ln42_428

]]></Node>
<StgValue><ssdm name="select_ln42_315"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:446 %tmp_2600 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2600"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:447 %xor_ln42_342 = xor i1 %tmp_2600, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_342"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:448 %and_ln42_557 = and i1 %icmp_ln42_426, i1 %xor_ln42_342

]]></Node>
<StgValue><ssdm name="and_ln42_557"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:449 %select_ln42_316 = select i1 %and_ln42_556, i1 %and_ln42_557, i1 %icmp_ln42_427

]]></Node>
<StgValue><ssdm name="select_ln42_316"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:450 %and_ln42_558 = and i1 %and_ln42_556, i1 %icmp_ln42_427

]]></Node>
<StgValue><ssdm name="and_ln42_558"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:451 %xor_ln42_316 = xor i1 %select_ln42_315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_316"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:452 %or_ln42_301 = or i1 %tmp_2599, i1 %xor_ln42_316

]]></Node>
<StgValue><ssdm name="or_ln42_301"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:453 %xor_ln42_317 = xor i1 %tmp_2595, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_317"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:454 %and_ln42_559 = and i1 %or_ln42_301, i1 %xor_ln42_317

]]></Node>
<StgValue><ssdm name="and_ln42_559"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:455 %and_ln42_560 = and i1 %tmp_2599, i1 %select_ln42_316

]]></Node>
<StgValue><ssdm name="and_ln42_560"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:456 %or_ln42_302 = or i1 %and_ln42_558, i1 %and_ln42_560

]]></Node>
<StgValue><ssdm name="or_ln42_302"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:457 %xor_ln42_318 = xor i1 %or_ln42_302, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_318"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:458 %and_ln42_561 = and i1 %tmp_2595, i1 %xor_ln42_318

]]></Node>
<StgValue><ssdm name="and_ln42_561"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:459 %select_ln42_317 = select i1 %and_ln42_559, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_317"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:460 %or_ln42_303 = or i1 %and_ln42_559, i1 %and_ln42_561

]]></Node>
<StgValue><ssdm name="or_ln42_303"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:461 %select_ln42_318 = select i1 %or_ln42_303, i16 %select_ln42_317, i16 %add_ln42_75

]]></Node>
<StgValue><ssdm name="select_ln42_318"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:462 %sext_ln73_76 = sext i16 %weights_11_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_76"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:463 %mul_ln73_76 = mul i32 %conv_i_i_5, i32 %sext_ln73_76

]]></Node>
<StgValue><ssdm name="mul_ln73_76"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:464 %tmp_2601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2601"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:465 %trunc_ln42_101 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_76, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_101"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:466 %tmp_2602 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2602"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:467 %tmp_2603 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2603"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:468 %trunc_ln42_160 = trunc i32 %mul_ln73_76

]]></Node>
<StgValue><ssdm name="trunc_ln42_160"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:469 %icmp_ln42_429 = icmp_ne  i11 %trunc_ln42_160, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_429"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:470 %tmp_2604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2604"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:471 %or_ln42_304 = or i1 %tmp_2602, i1 %icmp_ln42_429

]]></Node>
<StgValue><ssdm name="or_ln42_304"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:472 %and_ln42_562 = and i1 %or_ln42_304, i1 %tmp_2603

]]></Node>
<StgValue><ssdm name="and_ln42_562"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:473 %zext_ln42_76 = zext i1 %and_ln42_562

]]></Node>
<StgValue><ssdm name="zext_ln42_76"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:474 %add_ln42_76 = add i16 %trunc_ln42_101, i16 %zext_ln42_76

]]></Node>
<StgValue><ssdm name="add_ln42_76"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:475 %tmp_2605 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_76, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2605"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:476 %xor_ln42_319 = xor i1 %tmp_2605, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_319"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:477 %and_ln42_563 = and i1 %tmp_2604, i1 %xor_ln42_319

]]></Node>
<StgValue><ssdm name="and_ln42_563"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:478 %tmp_913 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_76, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:479 %icmp_ln42_430 = icmp_eq  i3 %tmp_913, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_430"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:480 %tmp_914 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_76, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:481 %icmp_ln42_431 = icmp_eq  i4 %tmp_914, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_431"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:482 %icmp_ln42_432 = icmp_eq  i4 %tmp_914, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_432"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:483 %select_ln42_319 = select i1 %and_ln42_563, i1 %icmp_ln42_431, i1 %icmp_ln42_432

]]></Node>
<StgValue><ssdm name="select_ln42_319"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:484 %tmp_2606 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2606"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:485 %xor_ln42_343 = xor i1 %tmp_2606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_343"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:486 %and_ln42_564 = and i1 %icmp_ln42_430, i1 %xor_ln42_343

]]></Node>
<StgValue><ssdm name="and_ln42_564"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:487 %select_ln42_320 = select i1 %and_ln42_563, i1 %and_ln42_564, i1 %icmp_ln42_431

]]></Node>
<StgValue><ssdm name="select_ln42_320"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:488 %and_ln42_565 = and i1 %and_ln42_563, i1 %icmp_ln42_431

]]></Node>
<StgValue><ssdm name="and_ln42_565"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:489 %xor_ln42_320 = xor i1 %select_ln42_319, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_320"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:490 %or_ln42_305 = or i1 %tmp_2605, i1 %xor_ln42_320

]]></Node>
<StgValue><ssdm name="or_ln42_305"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:491 %xor_ln42_321 = xor i1 %tmp_2601, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_321"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:492 %and_ln42_566 = and i1 %or_ln42_305, i1 %xor_ln42_321

]]></Node>
<StgValue><ssdm name="and_ln42_566"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:493 %and_ln42_567 = and i1 %tmp_2605, i1 %select_ln42_320

]]></Node>
<StgValue><ssdm name="and_ln42_567"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:494 %or_ln42_306 = or i1 %and_ln42_565, i1 %and_ln42_567

]]></Node>
<StgValue><ssdm name="or_ln42_306"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:495 %xor_ln42_322 = xor i1 %or_ln42_306, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_322"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:496 %and_ln42_568 = and i1 %tmp_2601, i1 %xor_ln42_322

]]></Node>
<StgValue><ssdm name="and_ln42_568"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:497 %select_ln42_321 = select i1 %and_ln42_566, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_321"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:498 %or_ln42_307 = or i1 %and_ln42_566, i1 %and_ln42_568

]]></Node>
<StgValue><ssdm name="or_ln42_307"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:499 %select_ln42_322 = select i1 %or_ln42_307, i16 %select_ln42_321, i16 %add_ln42_76

]]></Node>
<StgValue><ssdm name="select_ln42_322"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:501 %conv_i_i_6 = sext i16 %a_54

]]></Node>
<StgValue><ssdm name="conv_i_i_6"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:502 %sext_ln73_77 = sext i16 %weights_12_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_77"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:503 %mul_ln73_77 = mul i32 %conv_i_i_6, i32 %sext_ln73_77

]]></Node>
<StgValue><ssdm name="mul_ln73_77"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:504 %tmp_2607 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2607"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:505 %trunc_ln42_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_77, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_102"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:506 %tmp_2608 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2608"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:507 %tmp_2609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2609"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:508 %trunc_ln42_161 = trunc i32 %mul_ln73_77

]]></Node>
<StgValue><ssdm name="trunc_ln42_161"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:509 %icmp_ln42_433 = icmp_ne  i11 %trunc_ln42_161, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_433"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:510 %tmp_2610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2610"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:511 %or_ln42_308 = or i1 %tmp_2608, i1 %icmp_ln42_433

]]></Node>
<StgValue><ssdm name="or_ln42_308"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:512 %and_ln42_569 = and i1 %or_ln42_308, i1 %tmp_2609

]]></Node>
<StgValue><ssdm name="and_ln42_569"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:513 %zext_ln42_77 = zext i1 %and_ln42_569

]]></Node>
<StgValue><ssdm name="zext_ln42_77"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:514 %add_ln42_77 = add i16 %trunc_ln42_102, i16 %zext_ln42_77

]]></Node>
<StgValue><ssdm name="add_ln42_77"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:515 %tmp_2611 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_77, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2611"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:516 %xor_ln42_323 = xor i1 %tmp_2611, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_323"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:517 %and_ln42_570 = and i1 %tmp_2610, i1 %xor_ln42_323

]]></Node>
<StgValue><ssdm name="and_ln42_570"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:518 %tmp_915 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_77, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:519 %icmp_ln42_434 = icmp_eq  i3 %tmp_915, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_434"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:520 %tmp_916 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_77, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:521 %icmp_ln42_435 = icmp_eq  i4 %tmp_916, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_435"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:522 %icmp_ln42_436 = icmp_eq  i4 %tmp_916, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_436"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:523 %select_ln42_323 = select i1 %and_ln42_570, i1 %icmp_ln42_435, i1 %icmp_ln42_436

]]></Node>
<StgValue><ssdm name="select_ln42_323"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:524 %tmp_2612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2612"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:525 %xor_ln42_344 = xor i1 %tmp_2612, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_344"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:526 %and_ln42_571 = and i1 %icmp_ln42_434, i1 %xor_ln42_344

]]></Node>
<StgValue><ssdm name="and_ln42_571"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:527 %select_ln42_324 = select i1 %and_ln42_570, i1 %and_ln42_571, i1 %icmp_ln42_435

]]></Node>
<StgValue><ssdm name="select_ln42_324"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:528 %and_ln42_572 = and i1 %and_ln42_570, i1 %icmp_ln42_435

]]></Node>
<StgValue><ssdm name="and_ln42_572"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:529 %xor_ln42_324 = xor i1 %select_ln42_323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_324"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:530 %or_ln42_309 = or i1 %tmp_2611, i1 %xor_ln42_324

]]></Node>
<StgValue><ssdm name="or_ln42_309"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:531 %xor_ln42_325 = xor i1 %tmp_2607, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_325"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:532 %and_ln42_573 = and i1 %or_ln42_309, i1 %xor_ln42_325

]]></Node>
<StgValue><ssdm name="and_ln42_573"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:533 %and_ln42_574 = and i1 %tmp_2611, i1 %select_ln42_324

]]></Node>
<StgValue><ssdm name="and_ln42_574"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:534 %or_ln42_310 = or i1 %and_ln42_572, i1 %and_ln42_574

]]></Node>
<StgValue><ssdm name="or_ln42_310"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:535 %xor_ln42_326 = xor i1 %or_ln42_310, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_326"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:536 %and_ln42_575 = and i1 %tmp_2607, i1 %xor_ln42_326

]]></Node>
<StgValue><ssdm name="and_ln42_575"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:537 %select_ln42_325 = select i1 %and_ln42_573, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_325"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:538 %or_ln42_311 = or i1 %and_ln42_573, i1 %and_ln42_575

]]></Node>
<StgValue><ssdm name="or_ln42_311"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:539 %select_ln42_326 = select i1 %or_ln42_311, i16 %select_ln42_325, i16 %add_ln42_77

]]></Node>
<StgValue><ssdm name="select_ln42_326"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:540 %sext_ln73_78 = sext i16 %weights_13_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_78"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:541 %mul_ln73_78 = mul i32 %conv_i_i_6, i32 %sext_ln73_78

]]></Node>
<StgValue><ssdm name="mul_ln73_78"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:542 %tmp_2613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2613"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:543 %trunc_ln42_103 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_78, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_103"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:544 %tmp_2614 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2614"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:545 %tmp_2615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2615"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:546 %trunc_ln42_162 = trunc i32 %mul_ln73_78

]]></Node>
<StgValue><ssdm name="trunc_ln42_162"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:547 %icmp_ln42_437 = icmp_ne  i11 %trunc_ln42_162, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_437"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:548 %tmp_2616 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2616"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:549 %or_ln42_312 = or i1 %tmp_2614, i1 %icmp_ln42_437

]]></Node>
<StgValue><ssdm name="or_ln42_312"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:550 %and_ln42_576 = and i1 %or_ln42_312, i1 %tmp_2615

]]></Node>
<StgValue><ssdm name="and_ln42_576"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:551 %zext_ln42_78 = zext i1 %and_ln42_576

]]></Node>
<StgValue><ssdm name="zext_ln42_78"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:552 %add_ln42_78 = add i16 %trunc_ln42_103, i16 %zext_ln42_78

]]></Node>
<StgValue><ssdm name="add_ln42_78"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:553 %tmp_2617 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_78, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2617"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:554 %xor_ln42_327 = xor i1 %tmp_2617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_327"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:555 %and_ln42_577 = and i1 %tmp_2616, i1 %xor_ln42_327

]]></Node>
<StgValue><ssdm name="and_ln42_577"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:556 %tmp_917 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_78, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:557 %icmp_ln42_438 = icmp_eq  i3 %tmp_917, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_438"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:558 %tmp_918 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_78, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:559 %icmp_ln42_439 = icmp_eq  i4 %tmp_918, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_439"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:560 %icmp_ln42_440 = icmp_eq  i4 %tmp_918, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_440"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:561 %select_ln42_327 = select i1 %and_ln42_577, i1 %icmp_ln42_439, i1 %icmp_ln42_440

]]></Node>
<StgValue><ssdm name="select_ln42_327"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:562 %tmp_2618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2618"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:563 %xor_ln42_345 = xor i1 %tmp_2618, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_345"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:564 %and_ln42_578 = and i1 %icmp_ln42_438, i1 %xor_ln42_345

]]></Node>
<StgValue><ssdm name="and_ln42_578"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:565 %select_ln42_328 = select i1 %and_ln42_577, i1 %and_ln42_578, i1 %icmp_ln42_439

]]></Node>
<StgValue><ssdm name="select_ln42_328"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:566 %and_ln42_579 = and i1 %and_ln42_577, i1 %icmp_ln42_439

]]></Node>
<StgValue><ssdm name="and_ln42_579"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:567 %xor_ln42_328 = xor i1 %select_ln42_327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_328"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:568 %or_ln42_313 = or i1 %tmp_2617, i1 %xor_ln42_328

]]></Node>
<StgValue><ssdm name="or_ln42_313"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:569 %xor_ln42_329 = xor i1 %tmp_2613, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_329"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:570 %and_ln42_580 = and i1 %or_ln42_313, i1 %xor_ln42_329

]]></Node>
<StgValue><ssdm name="and_ln42_580"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:571 %and_ln42_581 = and i1 %tmp_2617, i1 %select_ln42_328

]]></Node>
<StgValue><ssdm name="and_ln42_581"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:572 %or_ln42_314 = or i1 %and_ln42_579, i1 %and_ln42_581

]]></Node>
<StgValue><ssdm name="or_ln42_314"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:573 %xor_ln42_330 = xor i1 %or_ln42_314, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_330"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:574 %and_ln42_582 = and i1 %tmp_2613, i1 %xor_ln42_330

]]></Node>
<StgValue><ssdm name="and_ln42_582"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:575 %select_ln42_329 = select i1 %and_ln42_580, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_329"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:576 %or_ln42_315 = or i1 %and_ln42_580, i1 %and_ln42_582

]]></Node>
<StgValue><ssdm name="or_ln42_315"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:577 %select_ln42_330 = select i1 %or_ln42_315, i16 %select_ln42_329, i16 %add_ln42_78

]]></Node>
<StgValue><ssdm name="select_ln42_330"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:578 %sext_ln58 = sext i16 %select_ln42_278

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:579 %sext_ln58_116 = sext i16 %select_ln42_286

]]></Node>
<StgValue><ssdm name="sext_ln58_116"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:580 %add_ln58_138 = add i16 %select_ln42_286, i16 %select_ln42_278

]]></Node>
<StgValue><ssdm name="add_ln58_138"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:581 %add_ln58 = add i17 %sext_ln58_116, i17 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:582 %tmp_2619 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2619"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:583 %tmp_2620 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_138, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2620"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:584 %xor_ln58 = xor i1 %tmp_2619, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:585 %and_ln58 = and i1 %tmp_2620, i1 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:586 %xor_ln58_236 = xor i1 %tmp_2620, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_236"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:587 %and_ln58_116 = and i1 %tmp_2619, i1 %xor_ln58_236

]]></Node>
<StgValue><ssdm name="and_ln58_116"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:588 %xor_ln58_237 = xor i1 %tmp_2619, i1 %tmp_2620

]]></Node>
<StgValue><ssdm name="xor_ln58_237"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:589 %xor_ln58_238 = xor i1 %xor_ln58_237, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_238"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:590 %or_ln58 = or i1 %and_ln58, i1 %xor_ln58_238

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:591 %select_ln58 = select i1 %xor_ln58_237, i16 32767, i16 %add_ln58_138

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:592 %select_ln58_176 = select i1 %and_ln58_116, i16 32768, i16 %add_ln58_138

]]></Node>
<StgValue><ssdm name="select_ln58_176"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:593 %select_ln58_177 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_176

]]></Node>
<StgValue><ssdm name="select_ln58_177"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:594 %sext_ln58_117 = sext i16 %select_ln42_282

]]></Node>
<StgValue><ssdm name="sext_ln58_117"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:595 %sext_ln58_118 = sext i16 %select_ln42_290

]]></Node>
<StgValue><ssdm name="sext_ln58_118"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:596 %add_ln58_139 = add i16 %select_ln42_290, i16 %select_ln42_282

]]></Node>
<StgValue><ssdm name="add_ln58_139"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:597 %add_ln58_140 = add i17 %sext_ln58_118, i17 %sext_ln58_117

]]></Node>
<StgValue><ssdm name="add_ln58_140"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:598 %tmp_2621 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_140, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2621"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:599 %tmp_2622 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_139, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2622"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:600 %xor_ln58_239 = xor i1 %tmp_2621, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_239"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:601 %and_ln58_117 = and i1 %tmp_2622, i1 %xor_ln58_239

]]></Node>
<StgValue><ssdm name="and_ln58_117"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:602 %xor_ln58_240 = xor i1 %tmp_2622, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_240"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:603 %and_ln58_118 = and i1 %tmp_2621, i1 %xor_ln58_240

]]></Node>
<StgValue><ssdm name="and_ln58_118"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:604 %xor_ln58_241 = xor i1 %tmp_2621, i1 %tmp_2622

]]></Node>
<StgValue><ssdm name="xor_ln58_241"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:605 %xor_ln58_242 = xor i1 %xor_ln58_241, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_242"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:606 %or_ln58_56 = or i1 %and_ln58_117, i1 %xor_ln58_242

]]></Node>
<StgValue><ssdm name="or_ln58_56"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:607 %select_ln58_178 = select i1 %xor_ln58_241, i16 32767, i16 %add_ln58_139

]]></Node>
<StgValue><ssdm name="select_ln58_178"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:608 %select_ln58_179 = select i1 %and_ln58_118, i16 32768, i16 %add_ln58_139

]]></Node>
<StgValue><ssdm name="select_ln58_179"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:609 %select_ln58_180 = select i1 %or_ln58_56, i16 %select_ln58_178, i16 %select_ln58_179

]]></Node>
<StgValue><ssdm name="select_ln58_180"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:610 %sext_ln58_119 = sext i16 %select_ln58_177

]]></Node>
<StgValue><ssdm name="sext_ln58_119"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:611 %sext_ln58_120 = sext i16 %select_ln42_294

]]></Node>
<StgValue><ssdm name="sext_ln58_120"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:612 %add_ln58_141 = add i16 %select_ln42_294, i16 %select_ln58_177

]]></Node>
<StgValue><ssdm name="add_ln58_141"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:613 %add_ln58_142 = add i17 %sext_ln58_120, i17 %sext_ln58_119

]]></Node>
<StgValue><ssdm name="add_ln58_142"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:614 %tmp_2623 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_142, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2623"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:615 %tmp_2624 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_141, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2624"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:616 %xor_ln58_243 = xor i1 %tmp_2623, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_243"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:617 %and_ln58_119 = and i1 %tmp_2624, i1 %xor_ln58_243

]]></Node>
<StgValue><ssdm name="and_ln58_119"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:618 %xor_ln58_244 = xor i1 %tmp_2624, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_244"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:619 %and_ln58_120 = and i1 %tmp_2623, i1 %xor_ln58_244

]]></Node>
<StgValue><ssdm name="and_ln58_120"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:620 %xor_ln58_245 = xor i1 %tmp_2623, i1 %tmp_2624

]]></Node>
<StgValue><ssdm name="xor_ln58_245"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:621 %xor_ln58_246 = xor i1 %xor_ln58_245, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_246"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:622 %or_ln58_57 = or i1 %and_ln58_119, i1 %xor_ln58_246

]]></Node>
<StgValue><ssdm name="or_ln58_57"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:623 %select_ln58_181 = select i1 %xor_ln58_245, i16 32767, i16 %add_ln58_141

]]></Node>
<StgValue><ssdm name="select_ln58_181"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:624 %select_ln58_182 = select i1 %and_ln58_120, i16 32768, i16 %add_ln58_141

]]></Node>
<StgValue><ssdm name="select_ln58_182"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:625 %select_ln58_183 = select i1 %or_ln58_57, i16 %select_ln58_181, i16 %select_ln58_182

]]></Node>
<StgValue><ssdm name="select_ln58_183"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:626 %sext_ln58_121 = sext i16 %select_ln58_180

]]></Node>
<StgValue><ssdm name="sext_ln58_121"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:627 %sext_ln58_122 = sext i16 %select_ln42_298

]]></Node>
<StgValue><ssdm name="sext_ln58_122"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:628 %add_ln58_143 = add i16 %select_ln42_298, i16 %select_ln58_180

]]></Node>
<StgValue><ssdm name="add_ln58_143"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:629 %add_ln58_144 = add i17 %sext_ln58_122, i17 %sext_ln58_121

]]></Node>
<StgValue><ssdm name="add_ln58_144"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:630 %tmp_2625 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_144, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2625"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:631 %tmp_2626 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_143, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2626"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:632 %xor_ln58_247 = xor i1 %tmp_2625, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_247"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:633 %and_ln58_121 = and i1 %tmp_2626, i1 %xor_ln58_247

]]></Node>
<StgValue><ssdm name="and_ln58_121"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:634 %xor_ln58_248 = xor i1 %tmp_2626, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_248"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:635 %and_ln58_122 = and i1 %tmp_2625, i1 %xor_ln58_248

]]></Node>
<StgValue><ssdm name="and_ln58_122"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:636 %xor_ln58_249 = xor i1 %tmp_2625, i1 %tmp_2626

]]></Node>
<StgValue><ssdm name="xor_ln58_249"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:637 %xor_ln58_250 = xor i1 %xor_ln58_249, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_250"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:638 %or_ln58_58 = or i1 %and_ln58_121, i1 %xor_ln58_250

]]></Node>
<StgValue><ssdm name="or_ln58_58"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:639 %select_ln58_184 = select i1 %xor_ln58_249, i16 32767, i16 %add_ln58_143

]]></Node>
<StgValue><ssdm name="select_ln58_184"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:640 %select_ln58_185 = select i1 %and_ln58_122, i16 32768, i16 %add_ln58_143

]]></Node>
<StgValue><ssdm name="select_ln58_185"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:641 %select_ln58_186 = select i1 %or_ln58_58, i16 %select_ln58_184, i16 %select_ln58_185

]]></Node>
<StgValue><ssdm name="select_ln58_186"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:642 %sext_ln58_123 = sext i16 %select_ln58_183

]]></Node>
<StgValue><ssdm name="sext_ln58_123"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:643 %sext_ln58_124 = sext i16 %select_ln42_302

]]></Node>
<StgValue><ssdm name="sext_ln58_124"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:644 %add_ln58_145 = add i16 %select_ln42_302, i16 %select_ln58_183

]]></Node>
<StgValue><ssdm name="add_ln58_145"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:645 %add_ln58_146 = add i17 %sext_ln58_124, i17 %sext_ln58_123

]]></Node>
<StgValue><ssdm name="add_ln58_146"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:646 %tmp_2627 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_146, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2627"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:647 %tmp_2628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_145, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2628"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:658 %sext_ln58_125 = sext i16 %select_ln58_186

]]></Node>
<StgValue><ssdm name="sext_ln58_125"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:659 %sext_ln58_126 = sext i16 %select_ln42_306

]]></Node>
<StgValue><ssdm name="sext_ln58_126"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:660 %add_ln58_147 = add i16 %select_ln42_306, i16 %select_ln58_186

]]></Node>
<StgValue><ssdm name="add_ln58_147"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:661 %add_ln58_148 = add i17 %sext_ln58_126, i17 %sext_ln58_125

]]></Node>
<StgValue><ssdm name="add_ln58_148"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:662 %tmp_2629 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_148, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2629"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:663 %tmp_2630 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_147, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2630"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:30 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:31 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 14, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:648 %xor_ln58_251 = xor i1 %tmp_2627, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_251"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:649 %and_ln58_123 = and i1 %tmp_2628, i1 %xor_ln58_251

]]></Node>
<StgValue><ssdm name="and_ln58_123"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:650 %xor_ln58_252 = xor i1 %tmp_2628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_252"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:651 %and_ln58_124 = and i1 %tmp_2627, i1 %xor_ln58_252

]]></Node>
<StgValue><ssdm name="and_ln58_124"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:652 %xor_ln58_253 = xor i1 %tmp_2627, i1 %tmp_2628

]]></Node>
<StgValue><ssdm name="xor_ln58_253"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:653 %xor_ln58_254 = xor i1 %xor_ln58_253, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_254"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:654 %or_ln58_59 = or i1 %and_ln58_123, i1 %xor_ln58_254

]]></Node>
<StgValue><ssdm name="or_ln58_59"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:655 %select_ln58_187 = select i1 %xor_ln58_253, i16 32767, i16 %add_ln58_145

]]></Node>
<StgValue><ssdm name="select_ln58_187"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:656 %select_ln58_188 = select i1 %and_ln58_124, i16 32768, i16 %add_ln58_145

]]></Node>
<StgValue><ssdm name="select_ln58_188"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:657 %select_ln58_189 = select i1 %or_ln58_59, i16 %select_ln58_187, i16 %select_ln58_188

]]></Node>
<StgValue><ssdm name="select_ln58_189"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:664 %xor_ln58_255 = xor i1 %tmp_2629, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_255"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:665 %and_ln58_125 = and i1 %tmp_2630, i1 %xor_ln58_255

]]></Node>
<StgValue><ssdm name="and_ln58_125"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:666 %xor_ln58_256 = xor i1 %tmp_2630, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_256"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:667 %and_ln58_126 = and i1 %tmp_2629, i1 %xor_ln58_256

]]></Node>
<StgValue><ssdm name="and_ln58_126"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:668 %xor_ln58_257 = xor i1 %tmp_2629, i1 %tmp_2630

]]></Node>
<StgValue><ssdm name="xor_ln58_257"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:669 %xor_ln58_258 = xor i1 %xor_ln58_257, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_258"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:670 %or_ln58_60 = or i1 %and_ln58_125, i1 %xor_ln58_258

]]></Node>
<StgValue><ssdm name="or_ln58_60"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:671 %select_ln58_190 = select i1 %xor_ln58_257, i16 32767, i16 %add_ln58_147

]]></Node>
<StgValue><ssdm name="select_ln58_190"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:672 %select_ln58_191 = select i1 %and_ln58_126, i16 32768, i16 %add_ln58_147

]]></Node>
<StgValue><ssdm name="select_ln58_191"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:673 %select_ln58_192 = select i1 %or_ln58_60, i16 %select_ln58_190, i16 %select_ln58_191

]]></Node>
<StgValue><ssdm name="select_ln58_192"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:674 %sext_ln58_127 = sext i16 %select_ln58_189

]]></Node>
<StgValue><ssdm name="sext_ln58_127"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:675 %sext_ln58_128 = sext i16 %select_ln42_310

]]></Node>
<StgValue><ssdm name="sext_ln58_128"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:676 %add_ln58_149 = add i16 %select_ln42_310, i16 %select_ln58_189

]]></Node>
<StgValue><ssdm name="add_ln58_149"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:677 %add_ln58_150 = add i17 %sext_ln58_128, i17 %sext_ln58_127

]]></Node>
<StgValue><ssdm name="add_ln58_150"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:678 %tmp_2631 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_150, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2631"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:679 %tmp_2632 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_149, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2632"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:680 %xor_ln58_259 = xor i1 %tmp_2631, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_259"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:681 %and_ln58_127 = and i1 %tmp_2632, i1 %xor_ln58_259

]]></Node>
<StgValue><ssdm name="and_ln58_127"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:682 %xor_ln58_260 = xor i1 %tmp_2632, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_260"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:683 %and_ln58_128 = and i1 %tmp_2631, i1 %xor_ln58_260

]]></Node>
<StgValue><ssdm name="and_ln58_128"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:684 %xor_ln58_261 = xor i1 %tmp_2631, i1 %tmp_2632

]]></Node>
<StgValue><ssdm name="xor_ln58_261"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:685 %xor_ln58_262 = xor i1 %xor_ln58_261, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_262"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:686 %or_ln58_61 = or i1 %and_ln58_127, i1 %xor_ln58_262

]]></Node>
<StgValue><ssdm name="or_ln58_61"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:687 %select_ln58_193 = select i1 %xor_ln58_261, i16 32767, i16 %add_ln58_149

]]></Node>
<StgValue><ssdm name="select_ln58_193"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:688 %select_ln58_194 = select i1 %and_ln58_128, i16 32768, i16 %add_ln58_149

]]></Node>
<StgValue><ssdm name="select_ln58_194"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:689 %select_ln58_195 = select i1 %or_ln58_61, i16 %select_ln58_193, i16 %select_ln58_194

]]></Node>
<StgValue><ssdm name="select_ln58_195"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:690 %sext_ln58_129 = sext i16 %select_ln58_192

]]></Node>
<StgValue><ssdm name="sext_ln58_129"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:691 %sext_ln58_130 = sext i16 %select_ln42_314

]]></Node>
<StgValue><ssdm name="sext_ln58_130"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:692 %add_ln58_151 = add i16 %select_ln42_314, i16 %select_ln58_192

]]></Node>
<StgValue><ssdm name="add_ln58_151"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:693 %add_ln58_152 = add i17 %sext_ln58_130, i17 %sext_ln58_129

]]></Node>
<StgValue><ssdm name="add_ln58_152"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:694 %tmp_2633 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_152, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2633"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:695 %tmp_2634 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_151, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2634"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:696 %xor_ln58_263 = xor i1 %tmp_2633, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_263"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:697 %and_ln58_129 = and i1 %tmp_2634, i1 %xor_ln58_263

]]></Node>
<StgValue><ssdm name="and_ln58_129"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:698 %xor_ln58_264 = xor i1 %tmp_2634, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_264"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:699 %and_ln58_130 = and i1 %tmp_2633, i1 %xor_ln58_264

]]></Node>
<StgValue><ssdm name="and_ln58_130"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:700 %xor_ln58_265 = xor i1 %tmp_2633, i1 %tmp_2634

]]></Node>
<StgValue><ssdm name="xor_ln58_265"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:701 %xor_ln58_266 = xor i1 %xor_ln58_265, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_266"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:702 %or_ln58_62 = or i1 %and_ln58_129, i1 %xor_ln58_266

]]></Node>
<StgValue><ssdm name="or_ln58_62"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:703 %select_ln58_196 = select i1 %xor_ln58_265, i16 32767, i16 %add_ln58_151

]]></Node>
<StgValue><ssdm name="select_ln58_196"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:704 %select_ln58_197 = select i1 %and_ln58_130, i16 32768, i16 %add_ln58_151

]]></Node>
<StgValue><ssdm name="select_ln58_197"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:705 %select_ln58_198 = select i1 %or_ln58_62, i16 %select_ln58_196, i16 %select_ln58_197

]]></Node>
<StgValue><ssdm name="select_ln58_198"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:706 %sext_ln58_131 = sext i16 %select_ln58_195

]]></Node>
<StgValue><ssdm name="sext_ln58_131"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:707 %sext_ln58_132 = sext i16 %select_ln42_318

]]></Node>
<StgValue><ssdm name="sext_ln58_132"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:708 %add_ln58_153 = add i16 %select_ln42_318, i16 %select_ln58_195

]]></Node>
<StgValue><ssdm name="add_ln58_153"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:709 %add_ln58_154 = add i17 %sext_ln58_132, i17 %sext_ln58_131

]]></Node>
<StgValue><ssdm name="add_ln58_154"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:710 %tmp_2635 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_154, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2635"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:711 %tmp_2636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_153, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2636"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:712 %xor_ln58_267 = xor i1 %tmp_2635, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_267"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:713 %and_ln58_131 = and i1 %tmp_2636, i1 %xor_ln58_267

]]></Node>
<StgValue><ssdm name="and_ln58_131"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:714 %xor_ln58_268 = xor i1 %tmp_2636, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_268"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:715 %and_ln58_132 = and i1 %tmp_2635, i1 %xor_ln58_268

]]></Node>
<StgValue><ssdm name="and_ln58_132"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:716 %xor_ln58_269 = xor i1 %tmp_2635, i1 %tmp_2636

]]></Node>
<StgValue><ssdm name="xor_ln58_269"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:717 %xor_ln58_270 = xor i1 %xor_ln58_269, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_270"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:718 %or_ln58_63 = or i1 %and_ln58_131, i1 %xor_ln58_270

]]></Node>
<StgValue><ssdm name="or_ln58_63"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:719 %select_ln58_199 = select i1 %xor_ln58_269, i16 32767, i16 %add_ln58_153

]]></Node>
<StgValue><ssdm name="select_ln58_199"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:720 %select_ln58_200 = select i1 %and_ln58_132, i16 32768, i16 %add_ln58_153

]]></Node>
<StgValue><ssdm name="select_ln58_200"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:721 %select_ln58_201 = select i1 %or_ln58_63, i16 %select_ln58_199, i16 %select_ln58_200

]]></Node>
<StgValue><ssdm name="select_ln58_201"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:722 %sext_ln58_133 = sext i16 %select_ln58_198

]]></Node>
<StgValue><ssdm name="sext_ln58_133"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:723 %sext_ln58_134 = sext i16 %select_ln42_322

]]></Node>
<StgValue><ssdm name="sext_ln58_134"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:724 %add_ln58_155 = add i16 %select_ln42_322, i16 %select_ln58_198

]]></Node>
<StgValue><ssdm name="add_ln58_155"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:725 %add_ln58_156 = add i17 %sext_ln58_134, i17 %sext_ln58_133

]]></Node>
<StgValue><ssdm name="add_ln58_156"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:726 %tmp_2637 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_156, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2637"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:727 %tmp_2638 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_155, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2638"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:728 %xor_ln58_271 = xor i1 %tmp_2637, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_271"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:729 %and_ln58_133 = and i1 %tmp_2638, i1 %xor_ln58_271

]]></Node>
<StgValue><ssdm name="and_ln58_133"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:730 %xor_ln58_272 = xor i1 %tmp_2638, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_272"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:731 %and_ln58_134 = and i1 %tmp_2637, i1 %xor_ln58_272

]]></Node>
<StgValue><ssdm name="and_ln58_134"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:732 %xor_ln58_273 = xor i1 %tmp_2637, i1 %tmp_2638

]]></Node>
<StgValue><ssdm name="xor_ln58_273"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:733 %xor_ln58_274 = xor i1 %xor_ln58_273, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_274"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:734 %or_ln58_64 = or i1 %and_ln58_133, i1 %xor_ln58_274

]]></Node>
<StgValue><ssdm name="or_ln58_64"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:735 %select_ln58_202 = select i1 %xor_ln58_273, i16 32767, i16 %add_ln58_155

]]></Node>
<StgValue><ssdm name="select_ln58_202"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:736 %select_ln58_203 = select i1 %and_ln58_134, i16 32768, i16 %add_ln58_155

]]></Node>
<StgValue><ssdm name="select_ln58_203"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:737 %select_ln58_204 = select i1 %or_ln58_64, i16 %select_ln58_202, i16 %select_ln58_203

]]></Node>
<StgValue><ssdm name="select_ln58_204"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:738 %sext_ln58_135 = sext i16 %select_ln58_201

]]></Node>
<StgValue><ssdm name="sext_ln58_135"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:739 %sext_ln58_136 = sext i16 %select_ln42_326

]]></Node>
<StgValue><ssdm name="sext_ln58_136"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:740 %add_ln58_157 = add i16 %select_ln42_326, i16 %select_ln58_201

]]></Node>
<StgValue><ssdm name="add_ln58_157"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:741 %add_ln58_158 = add i17 %sext_ln58_136, i17 %sext_ln58_135

]]></Node>
<StgValue><ssdm name="add_ln58_158"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:742 %tmp_2639 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_158, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2639"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:743 %tmp_2640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_157, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2640"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:744 %xor_ln58_275 = xor i1 %tmp_2639, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_275"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:745 %and_ln58_135 = and i1 %tmp_2640, i1 %xor_ln58_275

]]></Node>
<StgValue><ssdm name="and_ln58_135"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:746 %xor_ln58_276 = xor i1 %tmp_2640, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_276"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:747 %and_ln58_136 = and i1 %tmp_2639, i1 %xor_ln58_276

]]></Node>
<StgValue><ssdm name="and_ln58_136"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:748 %xor_ln58_277 = xor i1 %tmp_2639, i1 %tmp_2640

]]></Node>
<StgValue><ssdm name="xor_ln58_277"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:749 %xor_ln58_278 = xor i1 %xor_ln58_277, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_278"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:750 %or_ln58_65 = or i1 %and_ln58_135, i1 %xor_ln58_278

]]></Node>
<StgValue><ssdm name="or_ln58_65"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:751 %select_ln58_205 = select i1 %xor_ln58_277, i16 32767, i16 %add_ln58_157

]]></Node>
<StgValue><ssdm name="select_ln58_205"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:752 %select_ln58_206 = select i1 %and_ln58_136, i16 32768, i16 %add_ln58_157

]]></Node>
<StgValue><ssdm name="select_ln58_206"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:753 %select_ln58_207 = select i1 %or_ln58_65, i16 %select_ln58_205, i16 %select_ln58_206

]]></Node>
<StgValue><ssdm name="select_ln58_207"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:754 %sext_ln58_137 = sext i16 %select_ln58_204

]]></Node>
<StgValue><ssdm name="sext_ln58_137"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:755 %sext_ln58_138 = sext i16 %select_ln42_330

]]></Node>
<StgValue><ssdm name="sext_ln58_138"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:756 %add_ln58_159 = add i16 %select_ln42_330, i16 %select_ln58_204

]]></Node>
<StgValue><ssdm name="add_ln58_159"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:757 %add_ln58_160 = add i17 %sext_ln58_138, i17 %sext_ln58_137

]]></Node>
<StgValue><ssdm name="add_ln58_160"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:758 %tmp_2641 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_160, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2641"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:759 %tmp_2642 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_159, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2642"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:760 %xor_ln58_279 = xor i1 %tmp_2641, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_279"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:761 %and_ln58_137 = and i1 %tmp_2642, i1 %xor_ln58_279

]]></Node>
<StgValue><ssdm name="and_ln58_137"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:762 %xor_ln58_280 = xor i1 %tmp_2642, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_280"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:763 %and_ln58_138 = and i1 %tmp_2641, i1 %xor_ln58_280

]]></Node>
<StgValue><ssdm name="and_ln58_138"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:764 %xor_ln58_281 = xor i1 %tmp_2641, i1 %tmp_2642

]]></Node>
<StgValue><ssdm name="xor_ln58_281"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:765 %xor_ln58_282 = xor i1 %xor_ln58_281, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_282"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:766 %or_ln58_66 = or i1 %and_ln58_137, i1 %xor_ln58_282

]]></Node>
<StgValue><ssdm name="or_ln58_66"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:767 %select_ln58_208 = select i1 %xor_ln58_281, i16 32767, i16 %add_ln58_159

]]></Node>
<StgValue><ssdm name="select_ln58_208"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:768 %select_ln58_209 = select i1 %and_ln58_138, i16 32768, i16 %add_ln58_159

]]></Node>
<StgValue><ssdm name="select_ln58_209"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:769 %select_ln58_210 = select i1 %or_ln58_66, i16 %select_ln58_208, i16 %select_ln58_209

]]></Node>
<StgValue><ssdm name="select_ln58_210"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry_ifconv:770 %mrv = insertvalue i32 <undef>, i16 %select_ln58_207

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry_ifconv:771 %mrv_1 = insertvalue i32 %mrv, i16 %select_ln58_210

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:772 %ret_ln68 = ret i32 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
