Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb 27 15:36:50 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_mux
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.226        0.000                      0               264158        2.850        0.000                       0                526378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.226        0.000                      0               264158        2.850        0.000                       0                395244  
clk_wrapper                                                                             498.562        0.000                       0                131134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_191[131079]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mux_1/sr_p.sr_1_ret_1544/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.165ns (2.714%)  route 5.914ns (97.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 9.831 - 6.250 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.268ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.158ns, distribution 1.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      2.798     3.939    shift_reg_tap_i/clk_c
    SLICE_X85Y446        FDRE                                         r  shift_reg_tap_i/sr_3_rep_191[131079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y446        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     4.038 r  shift_reg_tap_i/sr_3_rep_191[131079]/Q
                         net (fo=190, routed)         5.846     9.884    mux_1/input_slr_rep_191_0
    SLICE_X30Y559        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     9.950 r  mux_1/sr_p.sr_1_ret_1544_RNO/O
                         net (fo=1, routed)           0.068    10.018    mux_1/output_comb_2429[11]
    SLICE_X30Y559        FDRE                                         r  mux_1/sr_p.sr_1_ret_1544/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      2.751     9.831    mux_1/clk_c
    SLICE_X30Y559        FDRE                                         r  mux_1/sr_p.sr_1_ret_1544/C
                         clock pessimism              0.421    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X30Y559        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.244    mux_1/sr_p.sr_1_ret_1544
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_191[131079]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mux_1/sr_p.sr_1_ret_1544/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.165ns (2.714%)  route 5.914ns (97.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 9.831 - 6.250 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.268ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.158ns, distribution 1.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      2.798     3.939    shift_reg_tap_i/clk_c
    SLICE_X85Y446        FDRE                                         r  shift_reg_tap_i/sr_3_rep_191[131079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y446        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     4.038 f  shift_reg_tap_i/sr_3_rep_191[131079]/Q
                         net (fo=190, routed)         5.846     9.884    mux_1/input_slr_rep_191_0
    SLICE_X30Y559        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     9.950 r  mux_1/sr_p.sr_1_ret_1544_RNO/O
                         net (fo=1, routed)           0.068    10.018    mux_1/output_comb_2429[11]
    SLICE_X30Y559        FDRE                                         r  mux_1/sr_p.sr_1_ret_1544/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      2.751     9.831    mux_1/clk_c
    SLICE_X30Y559        FDRE                                         r  mux_1/sr_p.sr_1_ret_1544/C
                         clock pessimism              0.421    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X30Y559        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.244    mux_1/sr_p.sr_1_ret_1544
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_191[131079]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mux_1/sr_p.sr_1_ret_1544/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.165ns (2.714%)  route 5.914ns (97.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 9.831 - 6.250 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.268ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.158ns, distribution 1.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      2.798     3.939    shift_reg_tap_i/clk_c
    SLICE_X85Y446        FDRE                                         r  shift_reg_tap_i/sr_3_rep_191[131079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y446        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     4.038 r  shift_reg_tap_i/sr_3_rep_191[131079]/Q
                         net (fo=190, routed)         5.846     9.884    mux_1/input_slr_rep_191_0
    SLICE_X30Y559        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     9.950 f  mux_1/sr_p.sr_1_ret_1544_RNO/O
                         net (fo=1, routed)           0.068    10.018    mux_1/output_comb_2429[11]
    SLICE_X30Y559        FDRE                                         f  mux_1/sr_p.sr_1_ret_1544/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      2.751     9.831    mux_1/clk_c
    SLICE_X30Y559        FDRE                                         r  mux_1/sr_p.sr_1_ret_1544/C
                         clock pessimism              0.421    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X30Y559        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.244    mux_1/sr_p.sr_1_ret_1544
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_191[131079]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mux_1/sr_p.sr_1_ret_1544/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.165ns (2.714%)  route 5.914ns (97.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 9.831 - 6.250 ) 
    Source Clock Delay      (SCD):    3.939ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.268ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.158ns, distribution 1.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      2.798     3.939    shift_reg_tap_i/clk_c
    SLICE_X85Y446        FDRE                                         r  shift_reg_tap_i/sr_3_rep_191[131079]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y446        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     4.038 f  shift_reg_tap_i/sr_3_rep_191[131079]/Q
                         net (fo=190, routed)         5.846     9.884    mux_1/input_slr_rep_191_0
    SLICE_X30Y559        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     9.950 f  mux_1/sr_p.sr_1_ret_1544_RNO/O
                         net (fo=1, routed)           0.068    10.018    mux_1/output_comb_2429[11]
    SLICE_X30Y559        FDRE                                         f  mux_1/sr_p.sr_1_ret_1544/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      2.751     9.831    mux_1/clk_c
    SLICE_X30Y559        FDRE                                         r  mux_1/sr_p.sr_1_ret_1544/C
                         clock pessimism              0.421    10.252    
                         clock uncertainty           -0.035    10.217    
    SLICE_X30Y559        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    10.244    mux_1/sr_p.sr_1_ret_1544
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_3_rep_rep_174[131078]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mux_1/sr_p.sr_1_ret_316/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 0.242ns (4.244%)  route 5.460ns (95.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.731ns = ( 9.981 - 6.250 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.261ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.731ns
    Common Clock Delay      (CCD):    1.988ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.027ns (routing 1.268ns, distribution 1.759ns)
  Clock Net Delay (Destination): 2.901ns (routing 1.158ns, distribution 1.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      3.027     4.168    shift_reg_tap_i/clk_c
    SLR Crossing[1->2]   
    SLICE_X102Y633       FDRE                                         r  shift_reg_tap_i/sr_3_rep_rep_174[131078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y633       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     4.263 r  shift_reg_tap_i/sr_3_rep_rep_174[131078]/Q
                         net (fo=117, routed)         5.402     9.665    mux_1/input_slr_rep_rep_174_0
    SLR Crossing[2->1]   
    SLICE_X154Y482       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     9.812 r  mux_1/sr_p.sr_1_ret_316_RNO/O
                         net (fo=1, routed)           0.058     9.870    mux_1/output_comb_3133[29]
    SLICE_X154Y482       FDRE                                         r  mux_1/sr_p.sr_1_ret_316/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X2Y8 (CLOCK_ROOT)    net (fo=395243, routed)      2.901     9.981    mux_1/clk_c
    SLICE_X154Y482       FDRE                                         r  mux_1/sr_p.sr_1_ret_316/C
                         clock pessimism              0.421    10.402    
                         inter-SLR compensation      -0.261    10.141    
                         clock uncertainty           -0.035    10.105    
    SLICE_X154Y482       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    10.132    mux_1/sr_p.sr_1_ret_316
  -------------------------------------------------------------------
                         required time                         10.132    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X73Y468   mux_1/sr_p.sr_1_ret_1552/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X135Y476  shift_reg_tap_i/sr_1[103779]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X87Y464   shift_reg_tap_i/sr_1[10377]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X135Y476  shift_reg_tap_i/sr_1[103780]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X159Y373  shift_reg_tap_i/sr_1[49549]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X157Y375  shift_reg_tap_i/sr_1[49555]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X155Y382  shift_reg_tap_i/sr_1[49559]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X14Y499   shift_reg_tap_i/sr_2[5904]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X148Y587  shift_reg_tap_i/sr_3[122800]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X160Y374  shift_reg_tap_i/sr_1[49548]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X162Y375  shift_reg_tap_i/sr_1[49551]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X155Y374  shift_reg_tap_i/sr_1[49553]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X156Y374  shift_reg_tap_i/sr_1[49554]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X152Y619  shift_reg_tap_i/sr_2[113293]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X31Y456          lsfr_1/output_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X157Y492         lsfr_1/output_vector[100000]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X157Y492         lsfr_1/output_vector[100001]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X156Y493         lsfr_1/output_vector[100002]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X156Y493         lsfr_1/output_vector[100003]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X30Y491          lsfr_1/output_vector[13887]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X157Y492         lsfr_1/output_vector[100000]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X157Y492         lsfr_1/output_vector[100001]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X156Y494         lsfr_1/output_vector[100004]/C



