<stg><name>viterbi_Pipeline_L_backtrack</name>


<trans_list>

<trans id="3442" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3373" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3374" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3375" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3377" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3378" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3379" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3382" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3384" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3385" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3391" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3392" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3393" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3394" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3395" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3396" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3397" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3398" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3399" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3400" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3401" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3402" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3403" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3404" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3405" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3409" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3410" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3412" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3414" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3415" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3416" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3417" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3418" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3419" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3420" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3423" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3424" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3425" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
newFuncRoot:3 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
newFuncRoot:4 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike, i64 666, i64 139, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %path, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i9 138, i9 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i16 0, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.body113

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body113:0 %t_1 = load i9 %t

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body113:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %t_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body113:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 139, i64 139, i64 139

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body113:3 %br_ln50 = br i1 %tmp, void %fpga_resource_hint.for.body113.249, void %for.end137.exitStub

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:0 %trunc_ln50 = trunc i9 %t_1

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:1 %trunc_ln3 = trunc i9 %t_1

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:8 %icmp_ln52 = icmp_ult  i9 %t_1, i9 70

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:9 %add_ln52_1 = add i7 %trunc_ln3, i7 58

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:10 %select_ln52 = select i1 %icmp_ln52, i7 %trunc_ln3, i7 %add_ln52_1

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:11 %zext_ln52_2 = zext i7 %select_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:285 %add_ln52 = add i8 %trunc_ln50, i8 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:286 %zext_ln52_12 = zext i8 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_12"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body113.249:287 %mul_ln52_2 = mul i17 %zext_ln52_12, i17 469

]]></Node>
<StgValue><ssdm name="mul_ln52_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2644 %path_addr_1 = getelementptr i16 %path, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="path_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2645 %path_load_1 = load i7 %path_addr_1

]]></Node>
<StgValue><ssdm name="path_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:5 %zext_ln52 = zext i8 %trunc_ln50

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body113.249:6 %mul_ln52 = mul i17 %zext_ln52, i17 469

]]></Node>
<StgValue><ssdm name="mul_ln52"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:7 %tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln52, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2642 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul_ln52, i32 15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2645 %path_load_1 = load i7 %path_addr_1

]]></Node>
<StgValue><ssdm name="path_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:12 %zext_ln52_3 = zext i7 %select_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body113.249:13 %mul_ln52_1 = mul i15 %zext_ln52_3, i15 235

]]></Node>
<StgValue><ssdm name="mul_ln52_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:14 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul_ln52_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="130" st_id="4" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="132" st_id="5" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="134" st_id="6" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="136" st_id="7" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="138" st_id="8" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="140" st_id="9" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="142" st_id="10" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="144" st_id="11" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="146" st_id="12" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:16 %urem_ln52 = urem i7 %select_ln52, i7 35

]]></Node>
<StgValue><ssdm name="urem_ln52"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:17 %trunc_ln52 = trunc i6 %urem_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:18 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln52, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:19 %zext_ln52_4 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:20 %llike_addr = getelementptr i128 %llike, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="llike_addr"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:210 %llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="llike_1_addr"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:274 %llike_load_4 = load i12 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:279 %llike_1_load_5 = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load_5"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:290 %urem_ln52_1 = urem i8 %add_ln52, i8 70

]]></Node>
<StgValue><ssdm name="urem_ln52_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:291 %zext_ln52_7 = zext i8 %urem_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52_7"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:292 %path_addr = getelementptr i16 %path, i64 0, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="path_addr"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:294 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:295 %path_load = load i7 %path_addr

]]></Node>
<StgValue><ssdm name="path_load"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:296 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln52_7

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2655 %store_ln52 = store i64 %zext_ln52_2, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:15 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_13, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:21 %or_ln54 = or i12 %tmp_s, i12 1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:22 %zext_ln54_3 = zext i12 %or_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:23 %llike_addr_65 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="llike_addr_65"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:211 %llike_1_addr_65 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="llike_1_addr_65"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:274 %llike_load_4 = load i12 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:275 %zext_ln52_5 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln52_5"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:276 %lshr_ln52 = lshr i128 %llike_load_4, i128 %zext_ln52_5

]]></Node>
<StgValue><ssdm name="lshr_ln52"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:277 %trunc_ln52_1 = trunc i128 %lshr_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:278 %bitcast_ln52 = bitcast i64 %trunc_ln52_1

]]></Node>
<StgValue><ssdm name="bitcast_ln52"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:279 %llike_1_load_5 = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load_5"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:280 %zext_ln52_6 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln52_6"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:281 %lshr_ln52_1 = lshr i128 %llike_1_load_5, i128 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="lshr_ln52_1"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:282 %trunc_ln52_2 = trunc i128 %lshr_ln52_1

]]></Node>
<StgValue><ssdm name="trunc_ln52_2"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:283 %bitcast_ln52_1 = bitcast i64 %trunc_ln52_2

]]></Node>
<StgValue><ssdm name="bitcast_ln52_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:284 %tmp_33 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln52, i64 %bitcast_ln52_1, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:295 %path_load = load i7 %path_addr

]]></Node>
<StgValue><ssdm name="path_load"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:315 %llike_load_5 = load i12 %llike_addr_65

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:320 %llike_1_load_6 = load i12 %llike_1_addr_65

]]></Node>
<StgValue><ssdm name="llike_1_load_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:24 %or_ln54_1 = or i12 %tmp_s, i12 2

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:25 %zext_ln54_7 = zext i12 %or_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:26 %llike_addr_66 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="llike_addr_66"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:212 %llike_1_addr_66 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="llike_1_addr_66"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:288 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul_ln52_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:289 %shl_ln52_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_14, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln52_1"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:293 %reuse_reg_load = load i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:297 %reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %path_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:298 %zext_ln52_13 = zext i4 %shl_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52_13"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:299 %lshr_ln52_2 = lshr i16 %reuse_select, i16 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="lshr_ln52_2"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:300 %trunc_ln52_3 = trunc i16 %lshr_ln52_2

]]></Node>
<StgValue><ssdm name="trunc_ln52_3"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:304 %zext_ln52_14 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_14"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:306 %zext_ln52_1 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:307 %transition_0_addr_3 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="transition_0_addr_3"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:308 %transition_0_load_3 = load i10 %transition_0_addr_3

]]></Node>
<StgValue><ssdm name="transition_0_load_3"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:315 %llike_load_5 = load i12 %llike_addr_65

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:316 %zext_ln54_72 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_72"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:317 %lshr_ln54 = lshr i128 %llike_load_5, i128 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:318 %trunc_ln54 = trunc i128 %lshr_ln54

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:319 %bitcast_ln54 = bitcast i64 %trunc_ln54

]]></Node>
<StgValue><ssdm name="bitcast_ln54"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:320 %llike_1_load_6 = load i12 %llike_1_addr_65

]]></Node>
<StgValue><ssdm name="llike_1_load_6"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:321 %zext_ln54_73 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_73"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:322 %lshr_ln54_4 = lshr i128 %llike_1_load_6, i128 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="lshr_ln54_4"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:323 %trunc_ln54_1 = trunc i128 %lshr_ln54_4

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:324 %bitcast_ln54_1 = bitcast i64 %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="bitcast_ln54_1"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:325 %tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54, i64 %bitcast_ln54_1, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:326 %add_ln54 = add i9 %zext_ln52_14, i9 64

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:327 %zext_ln54 = zext i9 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:328 %transition_0_addr_4 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="transition_0_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:329 %transition_0_load_4 = load i10 %transition_0_addr_4

]]></Node>
<StgValue><ssdm name="transition_0_load_4"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:353 %llike_load_7 = load i12 %llike_addr_66

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:358 %llike_1_load_8 = load i12 %llike_1_addr_66

]]></Node>
<StgValue><ssdm name="llike_1_load_8"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:789 %add_ln54_12 = add i9 %zext_ln52_14, i9 320

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:792 %sext_ln54_1 = sext i9 %add_ln54_12

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:793 %zext_ln54_101 = zext i10 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_101"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:835 %xor_ln54 = xor i8 %trunc_ln52_3, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:838 %sext_ln54_2 = sext i8 %xor_ln54

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:839 %zext_ln54_105 = zext i10 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_105"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1373 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln54_12, i32 8

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1379 %transition_1_addr = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="transition_1_addr"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1380 %transition_1_load = load i10 %transition_1_addr

]]></Node>
<StgValue><ssdm name="transition_1_load"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1422 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln54, i32 7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1428 %transition_1_addr_16 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="transition_1_addr_16"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1429 %transition_1_load_16 = load i10 %transition_1_addr_16

]]></Node>
<StgValue><ssdm name="transition_1_load_16"/></StgValue>
</operation>

<operation id="3267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="0">
<![CDATA[
for.end137.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:27 %or_ln54_2 = or i12 %tmp_s, i12 3

]]></Node>
<StgValue><ssdm name="or_ln54_2"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:28 %zext_ln54_11 = zext i12 %or_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:29 %llike_addr_67 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="llike_addr_67"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:213 %llike_1_addr_67 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="llike_1_addr_67"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:308 %transition_0_load_3 = load i10 %transition_0_addr_3

]]></Node>
<StgValue><ssdm name="transition_0_load_3"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:309 %trunc_ln52_4 = trunc i128 %transition_0_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln52_4"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:329 %transition_0_load_4 = load i10 %transition_0_addr_4

]]></Node>
<StgValue><ssdm name="transition_0_load_4"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:330 %trunc_ln54_2 = trunc i128 %transition_0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:353 %llike_load_7 = load i12 %llike_addr_66

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:354 %zext_ln54_74 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_74"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:355 %lshr_ln54_5 = lshr i128 %llike_load_7, i128 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="lshr_ln54_5"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:356 %trunc_ln54_3 = trunc i128 %lshr_ln54_5

]]></Node>
<StgValue><ssdm name="trunc_ln54_3"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:357 %bitcast_ln54_3 = bitcast i64 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="bitcast_ln54_3"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:358 %llike_1_load_8 = load i12 %llike_1_addr_66

]]></Node>
<StgValue><ssdm name="llike_1_load_8"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:359 %zext_ln54_75 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_75"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:360 %lshr_ln54_6 = lshr i128 %llike_1_load_8, i128 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="lshr_ln54_6"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:361 %trunc_ln54_4 = trunc i128 %lshr_ln54_6

]]></Node>
<StgValue><ssdm name="trunc_ln54_4"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:362 %bitcast_ln54_4 = bitcast i64 %trunc_ln54_4

]]></Node>
<StgValue><ssdm name="bitcast_ln54_4"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:363 %tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_3, i64 %bitcast_ln54_4, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:364 %add_ln54_1 = add i9 %zext_ln52_14, i9 128

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:365 %zext_ln54_1 = zext i9 %add_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:366 %transition_0_addr_6 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="transition_0_addr_6"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:367 %transition_0_load_6 = load i10 %transition_0_addr_6

]]></Node>
<StgValue><ssdm name="transition_0_load_6"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:390 %llike_load_9 = load i12 %llike_addr_67

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:395 %llike_1_load_10 = load i12 %llike_1_addr_67

]]></Node>
<StgValue><ssdm name="llike_1_load_10"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:401 %add_ln54_2 = add i9 %zext_ln52_14, i9 192

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:402 %zext_ln54_2 = zext i9 %add_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:403 %transition_0_addr_8 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="transition_0_addr_8"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:404 %transition_0_load_8 = load i10 %transition_0_addr_8

]]></Node>
<StgValue><ssdm name="transition_0_load_8"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:878 %add_ln54_13 = add i9 %zext_ln52_14, i9 448

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:881 %sext_ln54_3 = sext i9 %add_ln54_13

]]></Node>
<StgValue><ssdm name="sext_ln54_3"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:882 %zext_ln54_109 = zext i10 %sext_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_109"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:924 %tmp_348 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:957 %tmp_353 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1374 %shl_ln54_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_22, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_6"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1380 %transition_1_load = load i10 %transition_1_addr

]]></Node>
<StgValue><ssdm name="transition_1_load"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1381 %zext_ln54_140 = zext i7 %shl_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_140"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1382 %lshr_ln54_65 = lshr i128 %transition_1_load, i128 %zext_ln54_140

]]></Node>
<StgValue><ssdm name="lshr_ln54_65"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1383 %trunc_ln54_74 = trunc i128 %lshr_ln54_65

]]></Node>
<StgValue><ssdm name="trunc_ln54_74"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1423 %shl_ln54_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_24, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_7"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1429 %transition_1_load_16 = load i10 %transition_1_addr_16

]]></Node>
<StgValue><ssdm name="transition_1_load_16"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1430 %zext_ln54_144 = zext i7 %shl_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_144"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1431 %lshr_ln54_69 = lshr i128 %transition_1_load_16, i128 %zext_ln54_144

]]></Node>
<StgValue><ssdm name="lshr_ln54_69"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1432 %trunc_ln54_78 = trunc i128 %lshr_ln54_69

]]></Node>
<StgValue><ssdm name="trunc_ln54_78"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1468 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln54_13, i32 8

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1474 %transition_1_addr_17 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="transition_1_addr_17"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1475 %transition_1_load_17 = load i10 %transition_1_addr_17

]]></Node>
<StgValue><ssdm name="transition_1_load_17"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1516 %transition_1_addr_18 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="transition_1_addr_18"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1517 %transition_1_load_18 = load i10 %transition_1_addr_18

]]></Node>
<StgValue><ssdm name="transition_1_load_18"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:30 %or_ln54_3 = or i12 %tmp_s, i12 4

]]></Node>
<StgValue><ssdm name="or_ln54_3"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:31 %zext_ln54_12 = zext i12 %or_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:32 %llike_addr_68 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="llike_addr_68"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:214 %llike_1_addr_68 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="llike_1_addr_68"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:303 %zext_ln52_10 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_10"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:305 %zext_ln52_11 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_11"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:310 %bitcast_ln52_2 = bitcast i64 %trunc_ln52_4

]]></Node>
<StgValue><ssdm name="bitcast_ln52_2"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:331 %bitcast_ln54_2 = bitcast i64 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="bitcast_ln54_2"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:367 %transition_0_load_6 = load i10 %transition_0_addr_6

]]></Node>
<StgValue><ssdm name="transition_0_load_6"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:368 %trunc_ln54_5 = trunc i128 %transition_0_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln54_5"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:390 %llike_load_9 = load i12 %llike_addr_67

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:391 %zext_ln54_76 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_76"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:392 %lshr_ln54_7 = lshr i128 %llike_load_9, i128 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="lshr_ln54_7"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:393 %trunc_ln54_6 = trunc i128 %lshr_ln54_7

]]></Node>
<StgValue><ssdm name="trunc_ln54_6"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:394 %bitcast_ln54_6 = bitcast i64 %trunc_ln54_6

]]></Node>
<StgValue><ssdm name="bitcast_ln54_6"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:395 %llike_1_load_10 = load i12 %llike_1_addr_67

]]></Node>
<StgValue><ssdm name="llike_1_load_10"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:396 %zext_ln54_77 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_77"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:397 %lshr_ln54_8 = lshr i128 %llike_1_load_10, i128 %zext_ln54_77

]]></Node>
<StgValue><ssdm name="lshr_ln54_8"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:398 %trunc_ln54_7 = trunc i128 %lshr_ln54_8

]]></Node>
<StgValue><ssdm name="trunc_ln54_7"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:399 %bitcast_ln54_7 = bitcast i64 %trunc_ln54_7

]]></Node>
<StgValue><ssdm name="bitcast_ln54_7"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:400 %tmp_61 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_6, i64 %bitcast_ln54_7, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:404 %transition_0_load_8 = load i10 %transition_0_addr_8

]]></Node>
<StgValue><ssdm name="transition_0_load_8"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:405 %trunc_ln54_8 = trunc i128 %transition_0_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln54_8"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:431 %llike_load_11 = load i12 %llike_addr_68

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:436 %llike_1_load_12 = load i12 %llike_1_addr_68

]]></Node>
<StgValue><ssdm name="llike_1_load_12"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:442 %zext_ln54_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln54_3_cast"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:443 %zext_ln54_80 = zext i9 %zext_ln54_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_80"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:444 %transition_0_addr_10 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="transition_0_addr_10"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:445 %transition_0_load_10 = load i10 %transition_0_addr_10

]]></Node>
<StgValue><ssdm name="transition_0_load_10"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:479 %add_ln54_3 = add i10 %zext_ln52_11, i10 320

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:480 %zext_ln54_4 = zext i10 %add_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:481 %transition_0_addr_12 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="transition_0_addr_12"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:482 %transition_0_load_12 = load i10 %transition_0_addr_12

]]></Node>
<StgValue><ssdm name="transition_0_load_12"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:788 %add_ln54_9 = add i11 %zext_ln52_10, i11 832

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:790 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_9, i32 10

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:791 %shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_15, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:834 %add_ln54_10 = add i11 %zext_ln52_10, i11 896

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:836 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_10, i32 10

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:877 %add_ln54_11 = add i11 %zext_ln52_10, i11 960

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:879 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_11, i32 10

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:993 %tmp_357 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_6, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1026 %tmp_363 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_8, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1469 %shl_ln54_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_26, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_8"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1475 %transition_1_load_17 = load i10 %transition_1_addr_17

]]></Node>
<StgValue><ssdm name="transition_1_load_17"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1476 %zext_ln54_148 = zext i7 %shl_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_148"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1477 %lshr_ln54_73 = lshr i128 %transition_1_load_17, i128 %zext_ln54_148

]]></Node>
<StgValue><ssdm name="lshr_ln54_73"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1478 %trunc_ln54_82 = trunc i128 %lshr_ln54_73

]]></Node>
<StgValue><ssdm name="trunc_ln54_82"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1517 %transition_1_load_18 = load i10 %transition_1_addr_18

]]></Node>
<StgValue><ssdm name="transition_1_load_18"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1518 %trunc_ln54_85 = trunc i128 %transition_1_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln54_85"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1551 %transition_1_addr_19 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="transition_1_addr_19"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1552 %transition_1_load_19 = load i10 %transition_1_addr_19

]]></Node>
<StgValue><ssdm name="transition_1_load_19"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1589 %transition_1_addr_20 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="transition_1_addr_20"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1590 %transition_1_load_20 = load i10 %transition_1_addr_20

]]></Node>
<StgValue><ssdm name="transition_1_load_20"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1989 %zext_ln54_177 = zext i7 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln54_177"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1990 %lshr_ln54_102 = lshr i128 %transition_1_load, i128 %zext_ln54_177

]]></Node>
<StgValue><ssdm name="lshr_ln54_102"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1991 %trunc_ln54_124 = trunc i128 %lshr_ln54_102

]]></Node>
<StgValue><ssdm name="trunc_ln54_124"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2100 %tmp_477 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_18, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:33 %or_ln54_4 = or i12 %tmp_s, i12 5

]]></Node>
<StgValue><ssdm name="or_ln54_4"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:34 %zext_ln54_13 = zext i12 %or_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:35 %llike_addr_69 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="llike_addr_69"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:215 %llike_1_addr_69 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="llike_1_addr_69"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:369 %bitcast_ln54_5 = bitcast i64 %trunc_ln54_5

]]></Node>
<StgValue><ssdm name="bitcast_ln54_5"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:406 %bitcast_ln54_8 = bitcast i64 %trunc_ln54_8

]]></Node>
<StgValue><ssdm name="bitcast_ln54_8"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:431 %llike_load_11 = load i12 %llike_addr_68

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:432 %zext_ln54_78 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_78"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:433 %lshr_ln54_9 = lshr i128 %llike_load_11, i128 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="lshr_ln54_9"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:434 %trunc_ln54_9 = trunc i128 %lshr_ln54_9

]]></Node>
<StgValue><ssdm name="trunc_ln54_9"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:435 %bitcast_ln54_9 = bitcast i64 %trunc_ln54_9

]]></Node>
<StgValue><ssdm name="bitcast_ln54_9"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:436 %llike_1_load_12 = load i12 %llike_1_addr_68

]]></Node>
<StgValue><ssdm name="llike_1_load_12"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:437 %zext_ln54_79 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_79"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:438 %lshr_ln54_10 = lshr i128 %llike_1_load_12, i128 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="lshr_ln54_10"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:439 %trunc_ln54_10 = trunc i128 %lshr_ln54_10

]]></Node>
<StgValue><ssdm name="trunc_ln54_10"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:440 %bitcast_ln54_10 = bitcast i64 %trunc_ln54_10

]]></Node>
<StgValue><ssdm name="bitcast_ln54_10"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:441 %tmp_72 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_9, i64 %bitcast_ln54_10, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:445 %transition_0_load_10 = load i10 %transition_0_addr_10

]]></Node>
<StgValue><ssdm name="transition_0_load_10"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:446 %trunc_ln54_11 = trunc i128 %transition_0_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln54_11"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:468 %llike_load_13 = load i12 %llike_addr_69

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:473 %llike_1_load_14 = load i12 %llike_1_addr_69

]]></Node>
<StgValue><ssdm name="llike_1_load_14"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:482 %transition_0_load_12 = load i10 %transition_0_addr_12

]]></Node>
<StgValue><ssdm name="transition_0_load_12"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:483 %trunc_ln54_14 = trunc i128 %transition_0_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln54_14"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:519 %add_ln54_4 = add i10 %zext_ln52_11, i10 384

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:520 %zext_ln54_5 = zext i10 %add_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:521 %transition_0_addr_14 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="transition_0_addr_14"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:522 %transition_0_load_14 = load i10 %transition_0_addr_14

]]></Node>
<StgValue><ssdm name="transition_0_load_14"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:556 %add_ln54_5 = add i10 %zext_ln52_11, i10 448

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:557 %zext_ln54_6 = zext i10 %add_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:558 %transition_0_addr = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="transition_0_addr"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:559 %transition_0_load = load i10 %transition_0_addr

]]></Node>
<StgValue><ssdm name="transition_0_load"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:837 %shl_ln54_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_16, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:880 %shl_ln54_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_17, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln54_2"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1062 %tmp_367 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_10, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1095 %tmp_372 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1552 %transition_1_load_19 = load i10 %transition_1_addr_19

]]></Node>
<StgValue><ssdm name="transition_1_load_19"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1553 %trunc_ln54_88 = trunc i128 %transition_1_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln54_88"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1590 %transition_1_load_20 = load i10 %transition_1_addr_20

]]></Node>
<StgValue><ssdm name="transition_1_load_20"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1591 %trunc_ln54_91 = trunc i128 %transition_1_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln54_91"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1624 %transition_1_addr_21 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="transition_1_addr_21"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1625 %transition_1_load_21 = load i10 %transition_1_addr_21

]]></Node>
<StgValue><ssdm name="transition_1_load_21"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1662 %transition_1_addr_22 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="transition_1_addr_22"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1663 %transition_1_load_22 = load i10 %transition_1_addr_22

]]></Node>
<StgValue><ssdm name="transition_1_load_22"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2027 %zext_ln54_180 = zext i7 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_180"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2028 %lshr_ln54_105 = lshr i128 %transition_1_load_16, i128 %zext_ln54_180

]]></Node>
<StgValue><ssdm name="lshr_ln54_105"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2029 %trunc_ln54_127 = trunc i128 %lshr_ln54_105

]]></Node>
<StgValue><ssdm name="trunc_ln54_127"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2062 %zext_ln54_183 = zext i7 %shl_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_183"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2063 %lshr_ln54_108 = lshr i128 %transition_1_load_17, i128 %zext_ln54_183

]]></Node>
<StgValue><ssdm name="lshr_ln54_108"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2064 %trunc_ln54_130 = trunc i128 %lshr_ln54_108

]]></Node>
<StgValue><ssdm name="trunc_ln54_130"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2133 %tmp_482 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_19, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2169 %tmp_487 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_20, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:36 %or_ln54_5 = or i12 %tmp_s, i12 6

]]></Node>
<StgValue><ssdm name="or_ln54_5"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:37 %zext_ln54_14 = zext i12 %or_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:38 %llike_addr_70 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="llike_addr_70"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:216 %llike_1_addr_70 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="llike_1_addr_70"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:447 %bitcast_ln54_11 = bitcast i64 %trunc_ln54_11

]]></Node>
<StgValue><ssdm name="bitcast_ln54_11"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:468 %llike_load_13 = load i12 %llike_addr_69

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:469 %zext_ln54_81 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_81"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:470 %lshr_ln54_11 = lshr i128 %llike_load_13, i128 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="lshr_ln54_11"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:471 %trunc_ln54_12 = trunc i128 %lshr_ln54_11

]]></Node>
<StgValue><ssdm name="trunc_ln54_12"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:472 %bitcast_ln54_12 = bitcast i64 %trunc_ln54_12

]]></Node>
<StgValue><ssdm name="bitcast_ln54_12"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:473 %llike_1_load_14 = load i12 %llike_1_addr_69

]]></Node>
<StgValue><ssdm name="llike_1_load_14"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:474 %zext_ln54_82 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_82"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:475 %lshr_ln54_12 = lshr i128 %llike_1_load_14, i128 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="lshr_ln54_12"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:476 %trunc_ln54_13 = trunc i128 %lshr_ln54_12

]]></Node>
<StgValue><ssdm name="trunc_ln54_13"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:477 %bitcast_ln54_13 = bitcast i64 %trunc_ln54_13

]]></Node>
<StgValue><ssdm name="bitcast_ln54_13"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:478 %tmp_83 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_12, i64 %bitcast_ln54_13, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:508 %llike_load_15 = load i12 %llike_addr_70

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:513 %llike_1_load_16 = load i12 %llike_1_addr_70

]]></Node>
<StgValue><ssdm name="llike_1_load_16"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:522 %transition_0_load_14 = load i10 %transition_0_addr_14

]]></Node>
<StgValue><ssdm name="transition_0_load_14"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:523 %trunc_ln54_17 = trunc i128 %transition_0_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln54_17"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:559 %transition_0_load = load i10 %transition_0_addr

]]></Node>
<StgValue><ssdm name="transition_0_load"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:560 %trunc_ln54_20 = trunc i128 %transition_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln54_20"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:597 %zext_ln54_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln54_7_cast"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:598 %zext_ln54_89 = zext i10 %zext_ln54_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_89"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:599 %transition_0_addr_16 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="transition_0_addr_16"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:600 %transition_0_load_16 = load i10 %transition_0_addr_16

]]></Node>
<StgValue><ssdm name="transition_0_load_16"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:634 %add_ln54_6 = add i10 %zext_ln52_11, i10 576

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:635 %zext_ln54_8 = zext i10 %add_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:636 %transition_0_addr_17 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="transition_0_addr_17"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:637 %transition_0_load_17 = load i10 %transition_0_addr_17

]]></Node>
<StgValue><ssdm name="transition_0_load_17"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1131 %tmp_377 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_14, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1164 %tmp_381 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1625 %transition_1_load_21 = load i10 %transition_1_addr_21

]]></Node>
<StgValue><ssdm name="transition_1_load_21"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1626 %trunc_ln54_94 = trunc i128 %transition_1_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln54_94"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1663 %transition_1_load_22 = load i10 %transition_1_addr_22

]]></Node>
<StgValue><ssdm name="transition_1_load_22"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1664 %trunc_ln54_97 = trunc i128 %transition_1_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln54_97"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1697 %transition_1_addr_23 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="transition_1_addr_23"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1698 %transition_1_load_23 = load i10 %transition_1_addr_23

]]></Node>
<StgValue><ssdm name="transition_1_load_23"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1735 %transition_1_addr_24 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="transition_1_addr_24"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1736 %transition_1_load_24 = load i10 %transition_1_addr_24

]]></Node>
<StgValue><ssdm name="transition_1_load_24"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2202 %tmp_493 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_21, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2238 %tmp_498 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_22, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:39 %or_ln54_6 = or i12 %tmp_s, i12 7

]]></Node>
<StgValue><ssdm name="or_ln54_6"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:40 %zext_ln54_15 = zext i12 %or_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:41 %llike_addr_71 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="llike_addr_71"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:217 %llike_1_addr_71 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="llike_1_addr_71"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:484 %bitcast_ln54_14 = bitcast i64 %trunc_ln54_14

]]></Node>
<StgValue><ssdm name="bitcast_ln54_14"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:508 %llike_load_15 = load i12 %llike_addr_70

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:509 %zext_ln54_83 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_83"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:510 %lshr_ln54_13 = lshr i128 %llike_load_15, i128 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="lshr_ln54_13"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:511 %trunc_ln54_15 = trunc i128 %lshr_ln54_13

]]></Node>
<StgValue><ssdm name="trunc_ln54_15"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:512 %bitcast_ln54_15 = bitcast i64 %trunc_ln54_15

]]></Node>
<StgValue><ssdm name="bitcast_ln54_15"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:513 %llike_1_load_16 = load i12 %llike_1_addr_70

]]></Node>
<StgValue><ssdm name="llike_1_load_16"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:514 %zext_ln54_84 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_84"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:515 %lshr_ln54_14 = lshr i128 %llike_1_load_16, i128 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="lshr_ln54_14"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:516 %trunc_ln54_16 = trunc i128 %lshr_ln54_14

]]></Node>
<StgValue><ssdm name="trunc_ln54_16"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:517 %bitcast_ln54_16 = bitcast i64 %trunc_ln54_16

]]></Node>
<StgValue><ssdm name="bitcast_ln54_16"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:518 %tmp_94 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_15, i64 %bitcast_ln54_16, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:545 %llike_load_17 = load i12 %llike_addr_71

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:550 %llike_1_load_18 = load i12 %llike_1_addr_71

]]></Node>
<StgValue><ssdm name="llike_1_load_18"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:600 %transition_0_load_16 = load i10 %transition_0_addr_16

]]></Node>
<StgValue><ssdm name="transition_0_load_16"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:601 %trunc_ln54_23 = trunc i128 %transition_0_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln54_23"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:637 %transition_0_load_17 = load i10 %transition_0_addr_17

]]></Node>
<StgValue><ssdm name="transition_0_load_17"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:638 %trunc_ln54_26 = trunc i128 %transition_0_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln54_26"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:674 %add_ln54_7 = add i10 %zext_ln52_11, i10 640

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:675 %zext_ln54_9 = zext i10 %add_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:676 %transition_0_addr_18 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="transition_0_addr_18"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:677 %transition_0_load_18 = load i10 %transition_0_addr_18

]]></Node>
<StgValue><ssdm name="transition_0_load_18"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:711 %add_ln54_8 = add i10 %zext_ln52_11, i10 704

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:712 %zext_ln54_10 = zext i10 %add_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:713 %transition_0_addr_19 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="transition_0_addr_19"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:714 %transition_0_load_19 = load i10 %transition_0_addr_19

]]></Node>
<StgValue><ssdm name="transition_0_load_19"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1200 %tmp_386 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_16, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1233 %tmp_18 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_17, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1698 %transition_1_load_23 = load i10 %transition_1_addr_23

]]></Node>
<StgValue><ssdm name="transition_1_load_23"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1699 %trunc_ln54_100 = trunc i128 %transition_1_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln54_100"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1736 %transition_1_load_24 = load i10 %transition_1_addr_24

]]></Node>
<StgValue><ssdm name="transition_1_load_24"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1737 %trunc_ln54_103 = trunc i128 %transition_1_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln54_103"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1770 %transition_1_addr_25 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="transition_1_addr_25"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1771 %transition_1_load_25 = load i10 %transition_1_addr_25

]]></Node>
<StgValue><ssdm name="transition_1_load_25"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1808 %transition_1_addr_26 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="transition_1_addr_26"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1809 %transition_1_load_26 = load i10 %transition_1_addr_26

]]></Node>
<StgValue><ssdm name="transition_1_load_26"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2271 %tmp_503 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_23, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2307 %tmp_509 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_24, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:42 %or_ln54_7 = or i12 %tmp_s, i12 8

]]></Node>
<StgValue><ssdm name="or_ln54_7"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:43 %zext_ln54_16 = zext i12 %or_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_16"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:44 %llike_addr_72 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="llike_addr_72"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:218 %llike_1_addr_72 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="llike_1_addr_72"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:311 %min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:312 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %min_p_8, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:332 %p = dadd i64 %tmp_39, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:333 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:524 %bitcast_ln54_17 = bitcast i64 %trunc_ln54_17

]]></Node>
<StgValue><ssdm name="bitcast_ln54_17"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:545 %llike_load_17 = load i12 %llike_addr_71

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:546 %zext_ln54_85 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_85"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:547 %lshr_ln54_15 = lshr i128 %llike_load_17, i128 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="lshr_ln54_15"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:548 %trunc_ln54_18 = trunc i128 %lshr_ln54_15

]]></Node>
<StgValue><ssdm name="trunc_ln54_18"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:549 %bitcast_ln54_18 = bitcast i64 %trunc_ln54_18

]]></Node>
<StgValue><ssdm name="bitcast_ln54_18"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:550 %llike_1_load_18 = load i12 %llike_1_addr_71

]]></Node>
<StgValue><ssdm name="llike_1_load_18"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:551 %zext_ln54_86 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_86"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:552 %lshr_ln54_16 = lshr i128 %llike_1_load_18, i128 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="lshr_ln54_16"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:553 %trunc_ln54_19 = trunc i128 %lshr_ln54_16

]]></Node>
<StgValue><ssdm name="trunc_ln54_19"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:554 %bitcast_ln54_19 = bitcast i64 %trunc_ln54_19

]]></Node>
<StgValue><ssdm name="bitcast_ln54_19"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:555 %tmp_105 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_18, i64 %bitcast_ln54_19, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:586 %llike_load_19 = load i12 %llike_addr_72

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:591 %llike_1_load_20 = load i12 %llike_1_addr_72

]]></Node>
<StgValue><ssdm name="llike_1_load_20"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:677 %transition_0_load_18 = load i10 %transition_0_addr_18

]]></Node>
<StgValue><ssdm name="transition_0_load_18"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:678 %trunc_ln54_29 = trunc i128 %transition_0_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln54_29"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:714 %transition_0_load_19 = load i10 %transition_0_addr_19

]]></Node>
<StgValue><ssdm name="transition_0_load_19"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:715 %trunc_ln54_32 = trunc i128 %transition_0_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln54_32"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:751 %sext_ln54 = sext i9 %zext_ln54_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:752 %zext_ln54_98 = zext i10 %sext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_98"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:753 %transition_0_addr_20 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="transition_0_addr_20"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:754 %transition_0_load_20 = load i10 %transition_0_addr_20

]]></Node>
<StgValue><ssdm name="transition_0_load_20"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:794 %transition_0_addr_21 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="transition_0_addr_21"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:795 %transition_0_load_21 = load i10 %transition_0_addr_21

]]></Node>
<StgValue><ssdm name="transition_0_load_21"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1269 %tmp_19 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_18, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1302 %tmp_20 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_19, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1771 %transition_1_load_25 = load i10 %transition_1_addr_25

]]></Node>
<StgValue><ssdm name="transition_1_load_25"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1772 %trunc_ln54_106 = trunc i128 %transition_1_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln54_106"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1809 %transition_1_load_26 = load i10 %transition_1_addr_26

]]></Node>
<StgValue><ssdm name="transition_1_load_26"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1810 %trunc_ln54_109 = trunc i128 %transition_1_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln54_109"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1843 %transition_1_addr_27 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="transition_1_addr_27"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1844 %transition_1_load_27 = load i10 %transition_1_addr_27

]]></Node>
<StgValue><ssdm name="transition_1_load_27"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1881 %transition_1_addr_28 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="transition_1_addr_28"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1882 %transition_1_load_28 = load i10 %transition_1_addr_28

]]></Node>
<StgValue><ssdm name="transition_1_load_28"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2340 %tmp_514 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_25, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2376 %tmp_519 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_26, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:45 %or_ln54_8 = or i12 %tmp_s, i12 9

]]></Node>
<StgValue><ssdm name="or_ln54_8"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:46 %zext_ln54_17 = zext i12 %or_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_17"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:47 %llike_addr_73 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="llike_addr_73"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:219 %llike_1_addr_73 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="llike_1_addr_73"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:301 %zext_ln52_8 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_8"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body113.249:302 %zext_ln52_9 = zext i8 %trunc_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_9"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:348 %tmp_300 = fcmp_olt  i64 %p, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:370 %p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_63"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:371 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_63, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:407 %p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_64"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:408 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_64, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:561 %bitcast_ln54_20 = bitcast i64 %trunc_ln54_20

]]></Node>
<StgValue><ssdm name="bitcast_ln54_20"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:586 %llike_load_19 = load i12 %llike_addr_72

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:587 %zext_ln54_87 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_87"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:588 %lshr_ln54_17 = lshr i128 %llike_load_19, i128 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="lshr_ln54_17"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:589 %trunc_ln54_21 = trunc i128 %lshr_ln54_17

]]></Node>
<StgValue><ssdm name="trunc_ln54_21"/></StgValue>
</operation>

<operation id="551" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:590 %bitcast_ln54_21 = bitcast i64 %trunc_ln54_21

]]></Node>
<StgValue><ssdm name="bitcast_ln54_21"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:591 %llike_1_load_20 = load i12 %llike_1_addr_72

]]></Node>
<StgValue><ssdm name="llike_1_load_20"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:592 %zext_ln54_88 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_88"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:593 %lshr_ln54_18 = lshr i128 %llike_1_load_20, i128 %zext_ln54_88

]]></Node>
<StgValue><ssdm name="lshr_ln54_18"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:594 %trunc_ln54_22 = trunc i128 %lshr_ln54_18

]]></Node>
<StgValue><ssdm name="trunc_ln54_22"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:595 %bitcast_ln54_22 = bitcast i64 %trunc_ln54_22

]]></Node>
<StgValue><ssdm name="bitcast_ln54_22"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:596 %tmp_116 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_21, i64 %bitcast_ln54_22, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:623 %llike_load_21 = load i12 %llike_addr_73

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:628 %llike_1_load_22 = load i12 %llike_1_addr_73

]]></Node>
<StgValue><ssdm name="llike_1_load_22"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:754 %transition_0_load_20 = load i10 %transition_0_addr_20

]]></Node>
<StgValue><ssdm name="transition_0_load_20"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:755 %trunc_ln54_35 = trunc i128 %transition_0_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln54_35"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:795 %transition_0_load_21 = load i10 %transition_0_addr_21

]]></Node>
<StgValue><ssdm name="transition_0_load_21"/></StgValue>
</operation>

<operation id="563" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:796 %zext_ln54_102 = zext i7 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln54_102"/></StgValue>
</operation>

<operation id="564" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:797 %lshr_ln54_29 = lshr i128 %transition_0_load_21, i128 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="lshr_ln54_29"/></StgValue>
</operation>

<operation id="565" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:798 %trunc_ln54_38 = trunc i128 %lshr_ln54_29

]]></Node>
<StgValue><ssdm name="trunc_ln54_38"/></StgValue>
</operation>

<operation id="566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:840 %transition_0_addr_22 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="transition_0_addr_22"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:841 %transition_0_load_22 = load i10 %transition_0_addr_22

]]></Node>
<StgValue><ssdm name="transition_0_load_22"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:883 %transition_0_addr_23 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="transition_0_addr_23"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:884 %transition_0_load_23 = load i10 %transition_0_addr_23

]]></Node>
<StgValue><ssdm name="transition_0_load_23"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1338 %tmp_400 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_20, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1371 %add_ln54_14 = add i12 %zext_ln52_9, i12 1856

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1372 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln54_14, i32 11

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1375 %zext_ln54_139 = zext i7 %shl_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_139"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1376 %lshr_ln54_64 = lshr i128 %transition_0_load_21, i128 %zext_ln54_139

]]></Node>
<StgValue><ssdm name="lshr_ln54_64"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1377 %trunc_ln54_73 = trunc i128 %lshr_ln54_64

]]></Node>
<StgValue><ssdm name="trunc_ln54_73"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1378 %bitcast_ln54_86 = bitcast i64 %trunc_ln54_73

]]></Node>
<StgValue><ssdm name="bitcast_ln54_86"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1384 %bitcast_ln54_87 = bitcast i64 %trunc_ln54_74

]]></Node>
<StgValue><ssdm name="bitcast_ln54_87"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1385 %tmp_350 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln54_86, i64 %bitcast_ln54_87, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1420 %add_ln54_15 = add i12 %zext_ln52_9, i12 1920

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1421 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln54_15, i32 11

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1466 %add_ln54_16 = add i12 %zext_ln52_9, i12 1984

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1467 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln54_16, i32 11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1844 %transition_1_load_27 = load i10 %transition_1_addr_27

]]></Node>
<StgValue><ssdm name="transition_1_load_27"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1845 %trunc_ln54_112 = trunc i128 %transition_1_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln54_112"/></StgValue>
</operation>

<operation id="585" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1882 %transition_1_load_28 = load i10 %transition_1_addr_28

]]></Node>
<StgValue><ssdm name="transition_1_load_28"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1883 %trunc_ln54_115 = trunc i128 %transition_1_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln54_115"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1916 %transition_1_addr_29 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="transition_1_addr_29"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1917 %transition_1_load_29 = load i10 %transition_1_addr_29

]]></Node>
<StgValue><ssdm name="transition_1_load_29"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1954 %transition_1_addr_30 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="transition_1_addr_30"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1955 %transition_1_load_30 = load i10 %transition_1_addr_30

]]></Node>
<StgValue><ssdm name="transition_1_load_30"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2409 %tmp_27 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_27, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2445 %tmp_28 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_28, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.body113.249:2547 %add_ln54_17 = add i13 %zext_ln52_8, i13 3904

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2548 %lshr_ln54_1 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln54_17, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln54_1"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2549 %tmp_526 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 <undef>, i64 %bitcast_ln54_87, i2 %lshr_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.body113.249:2584 %add_ln54_18 = add i13 %zext_ln52_8, i13 3968

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2585 %lshr_ln54_2 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln54_18, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln54_2"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.body113.249:2618 %add_ln54_19 = add i13 %zext_ln52_8, i13 4032

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2619 %lshr_ln54_3 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln54_19, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln54_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="600" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:48 %or_ln54_9 = or i12 %tmp_s, i12 10

]]></Node>
<StgValue><ssdm name="or_ln54_9"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:49 %zext_ln54_18 = zext i12 %or_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_18"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:50 %llike_addr_74 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="llike_addr_74"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:220 %llike_1_addr_74 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="llike_1_addr_74"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:335 %bitcast_ln55 = bitcast i64 %p

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:336 %tmp_298 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:337 %trunc_ln55 = trunc i64 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="607" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:338 %bitcast_ln55_1 = bitcast i64 %min_p_8

]]></Node>
<StgValue><ssdm name="bitcast_ln55_1"/></StgValue>
</operation>

<operation id="608" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:339 %tmp_299 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:340 %trunc_ln55_1 = trunc i64 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:341 %icmp_ln55 = icmp_ne  i11 %tmp_298, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:342 %icmp_ln55_1 = icmp_eq  i52 %trunc_ln55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:343 %or_ln55_31 = or i1 %icmp_ln55_1, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="or_ln55_31"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:344 %icmp_ln55_2 = icmp_ne  i11 %tmp_299, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:345 %icmp_ln55_3 = icmp_eq  i52 %trunc_ln55_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:346 %or_ln55_32 = or i1 %icmp_ln55_3, i1 %icmp_ln55_2

]]></Node>
<StgValue><ssdm name="or_ln55_32"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:347 %and_ln55 = and i1 %or_ln55_31, i1 %or_ln55_32

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:348 %tmp_300 = fcmp_olt  i64 %p, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="618" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:349 %min_s = and i1 %and_ln55, i1 %tmp_300

]]></Node>
<StgValue><ssdm name="min_s"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:350 %min_p_129 = select i1 %min_s, i64 %p, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="min_p_129"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:386 %tmp_304 = fcmp_olt  i64 %p_63, i64 %min_p_129

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:448 %p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_65"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:449 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_65, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="624" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="625" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="626" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:602 %bitcast_ln54_23 = bitcast i64 %trunc_ln54_23

]]></Node>
<StgValue><ssdm name="bitcast_ln54_23"/></StgValue>
</operation>

<operation id="627" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="628" st_id="22" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:623 %llike_load_21 = load i12 %llike_addr_73

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="629" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:624 %zext_ln54_90 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_90"/></StgValue>
</operation>

<operation id="630" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:625 %lshr_ln54_19 = lshr i128 %llike_load_21, i128 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="lshr_ln54_19"/></StgValue>
</operation>

<operation id="631" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:626 %trunc_ln54_24 = trunc i128 %lshr_ln54_19

]]></Node>
<StgValue><ssdm name="trunc_ln54_24"/></StgValue>
</operation>

<operation id="632" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:627 %bitcast_ln54_24 = bitcast i64 %trunc_ln54_24

]]></Node>
<StgValue><ssdm name="bitcast_ln54_24"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:628 %llike_1_load_22 = load i12 %llike_1_addr_73

]]></Node>
<StgValue><ssdm name="llike_1_load_22"/></StgValue>
</operation>

<operation id="634" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:629 %zext_ln54_91 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_91"/></StgValue>
</operation>

<operation id="635" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:630 %lshr_ln54_20 = lshr i128 %llike_1_load_22, i128 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="lshr_ln54_20"/></StgValue>
</operation>

<operation id="636" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:631 %trunc_ln54_25 = trunc i128 %lshr_ln54_20

]]></Node>
<StgValue><ssdm name="trunc_ln54_25"/></StgValue>
</operation>

<operation id="637" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:632 %bitcast_ln54_25 = bitcast i64 %trunc_ln54_25

]]></Node>
<StgValue><ssdm name="bitcast_ln54_25"/></StgValue>
</operation>

<operation id="638" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:633 %tmp_127 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_24, i64 %bitcast_ln54_25, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="639" st_id="22" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:663 %llike_load_23 = load i12 %llike_addr_74

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:668 %llike_1_load_24 = load i12 %llike_1_addr_74

]]></Node>
<StgValue><ssdm name="llike_1_load_24"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:841 %transition_0_load_22 = load i10 %transition_0_addr_22

]]></Node>
<StgValue><ssdm name="transition_0_load_22"/></StgValue>
</operation>

<operation id="642" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:842 %zext_ln54_106 = zext i7 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_106"/></StgValue>
</operation>

<operation id="643" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:843 %lshr_ln54_32 = lshr i128 %transition_0_load_22, i128 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="lshr_ln54_32"/></StgValue>
</operation>

<operation id="644" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:844 %trunc_ln54_41 = trunc i128 %lshr_ln54_32

]]></Node>
<StgValue><ssdm name="trunc_ln54_41"/></StgValue>
</operation>

<operation id="645" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:884 %transition_0_load_23 = load i10 %transition_0_addr_23

]]></Node>
<StgValue><ssdm name="transition_0_load_23"/></StgValue>
</operation>

<operation id="646" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:885 %zext_ln54_110 = zext i7 %shl_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_110"/></StgValue>
</operation>

<operation id="647" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:886 %lshr_ln54_35 = lshr i128 %transition_0_load_23, i128 %zext_ln54_110

]]></Node>
<StgValue><ssdm name="lshr_ln54_35"/></StgValue>
</operation>

<operation id="648" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:887 %trunc_ln54_44 = trunc i128 %lshr_ln54_35

]]></Node>
<StgValue><ssdm name="trunc_ln54_44"/></StgValue>
</operation>

<operation id="649" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1917 %transition_1_load_29 = load i10 %transition_1_addr_29

]]></Node>
<StgValue><ssdm name="transition_1_load_29"/></StgValue>
</operation>

<operation id="650" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1918 %trunc_ln54_118 = trunc i128 %transition_1_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln54_118"/></StgValue>
</operation>

<operation id="651" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body113.249:1955 %transition_1_load_30 = load i10 %transition_1_addr_30

]]></Node>
<StgValue><ssdm name="transition_1_load_30"/></StgValue>
</operation>

<operation id="652" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1956 %trunc_ln54_121 = trunc i128 %transition_1_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln54_121"/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2478 %tmp_29 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_29, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2514 %tmp_539 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_30, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="655" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:51 %or_ln54_10 = or i12 %tmp_s, i12 11

]]></Node>
<StgValue><ssdm name="or_ln54_10"/></StgValue>
</operation>

<operation id="656" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:52 %zext_ln54_19 = zext i12 %or_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_19"/></StgValue>
</operation>

<operation id="657" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:53 %llike_addr_75 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="llike_addr_75"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:221 %llike_1_addr_75 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="llike_1_addr_75"/></StgValue>
</operation>

<operation id="659" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:373 %bitcast_ln55_2 = bitcast i64 %p_63

]]></Node>
<StgValue><ssdm name="bitcast_ln55_2"/></StgValue>
</operation>

<operation id="660" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:374 %tmp_301 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="661" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:375 %trunc_ln55_2 = trunc i64 %bitcast_ln55_2

]]></Node>
<StgValue><ssdm name="trunc_ln55_2"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:376 %bitcast_ln55_3 = bitcast i64 %min_p_129

]]></Node>
<StgValue><ssdm name="bitcast_ln55_3"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:377 %tmp_302 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:378 %trunc_ln55_3 = trunc i64 %bitcast_ln55_3

]]></Node>
<StgValue><ssdm name="trunc_ln55_3"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:379 %icmp_ln55_4 = icmp_ne  i11 %tmp_301, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_4"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:380 %icmp_ln55_5 = icmp_eq  i52 %trunc_ln55_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_5"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:381 %or_ln55_33 = or i1 %icmp_ln55_5, i1 %icmp_ln55_4

]]></Node>
<StgValue><ssdm name="or_ln55_33"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:382 %icmp_ln55_6 = icmp_ne  i11 %tmp_302, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_6"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:383 %icmp_ln55_7 = icmp_eq  i52 %trunc_ln55_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_7"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:384 %or_ln55_34 = or i1 %icmp_ln55_7, i1 %icmp_ln55_6

]]></Node>
<StgValue><ssdm name="or_ln55_34"/></StgValue>
</operation>

<operation id="671" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:385 %and_ln55_2 = and i1 %or_ln55_33, i1 %or_ln55_34

]]></Node>
<StgValue><ssdm name="and_ln55_2"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:386 %tmp_304 = fcmp_olt  i64 %p_63, i64 %min_p_129

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:387 %and_ln55_3 = and i1 %and_ln55_2, i1 %tmp_304

]]></Node>
<StgValue><ssdm name="and_ln55_3"/></StgValue>
</operation>

<operation id="674" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:388 %min_p_131 = select i1 %and_ln55_3, i64 %p_63, i64 %min_p_129

]]></Node>
<StgValue><ssdm name="min_p_131"/></StgValue>
</operation>

<operation id="675" st_id="23" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:423 %tmp_307 = fcmp_olt  i64 %p_64, i64 %min_p_131

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="676" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:485 %p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_66"/></StgValue>
</operation>

<operation id="677" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:486 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_66, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="678" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="680" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="681" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:639 %bitcast_ln54_26 = bitcast i64 %trunc_ln54_26

]]></Node>
<StgValue><ssdm name="bitcast_ln54_26"/></StgValue>
</operation>

<operation id="682" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="683" st_id="23" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:663 %llike_load_23 = load i12 %llike_addr_74

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="684" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:664 %zext_ln54_92 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_92"/></StgValue>
</operation>

<operation id="685" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:665 %lshr_ln54_21 = lshr i128 %llike_load_23, i128 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="lshr_ln54_21"/></StgValue>
</operation>

<operation id="686" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:666 %trunc_ln54_27 = trunc i128 %lshr_ln54_21

]]></Node>
<StgValue><ssdm name="trunc_ln54_27"/></StgValue>
</operation>

<operation id="687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:667 %bitcast_ln54_27 = bitcast i64 %trunc_ln54_27

]]></Node>
<StgValue><ssdm name="bitcast_ln54_27"/></StgValue>
</operation>

<operation id="688" st_id="23" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:668 %llike_1_load_24 = load i12 %llike_1_addr_74

]]></Node>
<StgValue><ssdm name="llike_1_load_24"/></StgValue>
</operation>

<operation id="689" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:669 %zext_ln54_93 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_93"/></StgValue>
</operation>

<operation id="690" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:670 %lshr_ln54_22 = lshr i128 %llike_1_load_24, i128 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="lshr_ln54_22"/></StgValue>
</operation>

<operation id="691" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:671 %trunc_ln54_28 = trunc i128 %lshr_ln54_22

]]></Node>
<StgValue><ssdm name="trunc_ln54_28"/></StgValue>
</operation>

<operation id="692" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:672 %bitcast_ln54_28 = bitcast i64 %trunc_ln54_28

]]></Node>
<StgValue><ssdm name="bitcast_ln54_28"/></StgValue>
</operation>

<operation id="693" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:673 %tmp_138 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_27, i64 %bitcast_ln54_28, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="694" st_id="23" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:700 %llike_load_25 = load i12 %llike_addr_75

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="695" st_id="23" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:705 %llike_1_load_26 = load i12 %llike_1_addr_75

]]></Node>
<StgValue><ssdm name="llike_1_load_26"/></StgValue>
</operation>

<operation id="696" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1424 %zext_ln54_143 = zext i7 %shl_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_143"/></StgValue>
</operation>

<operation id="697" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1425 %lshr_ln54_68 = lshr i128 %transition_0_load_22, i128 %zext_ln54_143

]]></Node>
<StgValue><ssdm name="lshr_ln54_68"/></StgValue>
</operation>

<operation id="698" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1426 %trunc_ln54_77 = trunc i128 %lshr_ln54_68

]]></Node>
<StgValue><ssdm name="trunc_ln54_77"/></StgValue>
</operation>

<operation id="699" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1427 %bitcast_ln54_90 = bitcast i64 %trunc_ln54_77

]]></Node>
<StgValue><ssdm name="bitcast_ln54_90"/></StgValue>
</operation>

<operation id="700" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1433 %bitcast_ln54_91 = bitcast i64 %trunc_ln54_78

]]></Node>
<StgValue><ssdm name="bitcast_ln54_91"/></StgValue>
</operation>

<operation id="701" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1434 %tmp_362 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln54_90, i64 %bitcast_ln54_91, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="702" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1470 %zext_ln54_147 = zext i7 %shl_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_147"/></StgValue>
</operation>

<operation id="703" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1471 %lshr_ln54_72 = lshr i128 %transition_0_load_23, i128 %zext_ln54_147

]]></Node>
<StgValue><ssdm name="lshr_ln54_72"/></StgValue>
</operation>

<operation id="704" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1472 %trunc_ln54_81 = trunc i128 %lshr_ln54_72

]]></Node>
<StgValue><ssdm name="trunc_ln54_81"/></StgValue>
</operation>

<operation id="705" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1473 %bitcast_ln54_94 = bitcast i64 %trunc_ln54_81

]]></Node>
<StgValue><ssdm name="bitcast_ln54_94"/></StgValue>
</operation>

<operation id="706" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1479 %bitcast_ln54_95 = bitcast i64 %trunc_ln54_82

]]></Node>
<StgValue><ssdm name="bitcast_ln54_95"/></StgValue>
</operation>

<operation id="707" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1480 %tmp_374 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln54_94, i64 %bitcast_ln54_95, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2586 %tmp_531 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 <undef>, i64 %bitcast_ln54_91, i2 %lshr_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2620 %tmp_536 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 <undef>, i64 %bitcast_ln54_95, i2 %lshr_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="710" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:54 %or_ln54_11 = or i12 %tmp_s, i12 12

]]></Node>
<StgValue><ssdm name="or_ln54_11"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:55 %zext_ln54_20 = zext i12 %or_ln54_11

]]></Node>
<StgValue><ssdm name="zext_ln54_20"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:56 %llike_addr_76 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="llike_addr_76"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:222 %llike_1_addr_76 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="llike_1_addr_76"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:351 %zext_ln9 = zext i1 %min_s

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:410 %bitcast_ln55_4 = bitcast i64 %p_64

]]></Node>
<StgValue><ssdm name="bitcast_ln55_4"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:411 %tmp_305 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:412 %trunc_ln55_4 = trunc i64 %bitcast_ln55_4

]]></Node>
<StgValue><ssdm name="trunc_ln55_4"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:413 %bitcast_ln55_5 = bitcast i64 %min_p_131

]]></Node>
<StgValue><ssdm name="bitcast_ln55_5"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:414 %tmp_306 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="720" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:415 %trunc_ln55_5 = trunc i64 %bitcast_ln55_5

]]></Node>
<StgValue><ssdm name="trunc_ln55_5"/></StgValue>
</operation>

<operation id="721" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:416 %icmp_ln55_8 = icmp_ne  i11 %tmp_305, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_8"/></StgValue>
</operation>

<operation id="722" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:417 %icmp_ln55_9 = icmp_eq  i52 %trunc_ln55_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_9"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:418 %or_ln55_35 = or i1 %icmp_ln55_9, i1 %icmp_ln55_8

]]></Node>
<StgValue><ssdm name="or_ln55_35"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:419 %icmp_ln55_10 = icmp_ne  i11 %tmp_306, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_10"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:420 %icmp_ln55_11 = icmp_eq  i52 %trunc_ln55_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_11"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:421 %or_ln55_36 = or i1 %icmp_ln55_11, i1 %icmp_ln55_10

]]></Node>
<StgValue><ssdm name="or_ln55_36"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:422 %and_ln55_4 = and i1 %or_ln55_35, i1 %or_ln55_36

]]></Node>
<StgValue><ssdm name="and_ln55_4"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:423 %tmp_307 = fcmp_olt  i64 %p_64, i64 %min_p_131

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:424 %and_ln55_5 = and i1 %and_ln55_4, i1 %tmp_307

]]></Node>
<StgValue><ssdm name="and_ln55_5"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:425 %min_p_133 = select i1 %and_ln55_5, i64 %p_64, i64 %min_p_131

]]></Node>
<StgValue><ssdm name="min_p_133"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:426 %select_ln55 = select i1 %and_ln55_5, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:427 %or_ln55 = or i1 %and_ln55_5, i1 %and_ln55_3

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:428 %min_s_35 = select i1 %or_ln55, i2 %select_ln55, i2 %zext_ln9

]]></Node>
<StgValue><ssdm name="min_s_35"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:464 %tmp_310 = fcmp_olt  i64 %p_65, i64 %min_p_133

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:525 %p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_67"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:526 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_67, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:679 %bitcast_ln54_29 = bitcast i64 %trunc_ln54_29

]]></Node>
<StgValue><ssdm name="bitcast_ln54_29"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:700 %llike_load_25 = load i12 %llike_addr_75

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:701 %zext_ln54_94 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_94"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:702 %lshr_ln54_23 = lshr i128 %llike_load_25, i128 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="lshr_ln54_23"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:703 %trunc_ln54_30 = trunc i128 %lshr_ln54_23

]]></Node>
<StgValue><ssdm name="trunc_ln54_30"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:704 %bitcast_ln54_30 = bitcast i64 %trunc_ln54_30

]]></Node>
<StgValue><ssdm name="bitcast_ln54_30"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:705 %llike_1_load_26 = load i12 %llike_1_addr_75

]]></Node>
<StgValue><ssdm name="llike_1_load_26"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:706 %zext_ln54_95 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_95"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:707 %lshr_ln54_24 = lshr i128 %llike_1_load_26, i128 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="lshr_ln54_24"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:708 %trunc_ln54_31 = trunc i128 %lshr_ln54_24

]]></Node>
<StgValue><ssdm name="trunc_ln54_31"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:709 %bitcast_ln54_31 = bitcast i64 %trunc_ln54_31

]]></Node>
<StgValue><ssdm name="bitcast_ln54_31"/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:710 %tmp_149 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_30, i64 %bitcast_ln54_31, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:740 %llike_load_27 = load i12 %llike_addr_76

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:745 %llike_1_load_28 = load i12 %llike_1_addr_76

]]></Node>
<StgValue><ssdm name="llike_1_load_28"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:57 %or_ln54_12 = or i12 %tmp_s, i12 13

]]></Node>
<StgValue><ssdm name="or_ln54_12"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:58 %zext_ln54_21 = zext i12 %or_ln54_12

]]></Node>
<StgValue><ssdm name="zext_ln54_21"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:59 %llike_addr_77 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="llike_addr_77"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:223 %llike_1_addr_77 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="llike_1_addr_77"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:451 %bitcast_ln55_6 = bitcast i64 %p_65

]]></Node>
<StgValue><ssdm name="bitcast_ln55_6"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:452 %tmp_308 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:453 %trunc_ln55_6 = trunc i64 %bitcast_ln55_6

]]></Node>
<StgValue><ssdm name="trunc_ln55_6"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:454 %bitcast_ln55_7 = bitcast i64 %min_p_133

]]></Node>
<StgValue><ssdm name="bitcast_ln55_7"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:455 %tmp_309 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:456 %trunc_ln55_7 = trunc i64 %bitcast_ln55_7

]]></Node>
<StgValue><ssdm name="trunc_ln55_7"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:457 %icmp_ln55_12 = icmp_ne  i11 %tmp_308, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_12"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:458 %icmp_ln55_13 = icmp_eq  i52 %trunc_ln55_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_13"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:459 %or_ln55_37 = or i1 %icmp_ln55_13, i1 %icmp_ln55_12

]]></Node>
<StgValue><ssdm name="or_ln55_37"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:460 %icmp_ln55_14 = icmp_ne  i11 %tmp_309, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_14"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:461 %icmp_ln55_15 = icmp_eq  i52 %trunc_ln55_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_15"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:462 %or_ln55_38 = or i1 %icmp_ln55_15, i1 %icmp_ln55_14

]]></Node>
<StgValue><ssdm name="or_ln55_38"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:463 %and_ln55_6 = and i1 %or_ln55_37, i1 %or_ln55_38

]]></Node>
<StgValue><ssdm name="and_ln55_6"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:464 %tmp_310 = fcmp_olt  i64 %p_65, i64 %min_p_133

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:465 %and_ln55_7 = and i1 %and_ln55_6, i1 %tmp_310

]]></Node>
<StgValue><ssdm name="and_ln55_7"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:466 %min_p_135 = select i1 %and_ln55_7, i64 %p_65, i64 %min_p_133

]]></Node>
<StgValue><ssdm name="min_p_135"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:501 %tmp_313 = fcmp_olt  i64 %p_66, i64 %min_p_135

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:562 %p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_68"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:563 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_68, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:716 %bitcast_ln54_32 = bitcast i64 %trunc_ln54_32

]]></Node>
<StgValue><ssdm name="bitcast_ln54_32"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:740 %llike_load_27 = load i12 %llike_addr_76

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:741 %zext_ln54_96 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_96"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:742 %lshr_ln54_25 = lshr i128 %llike_load_27, i128 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="lshr_ln54_25"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:743 %trunc_ln54_33 = trunc i128 %lshr_ln54_25

]]></Node>
<StgValue><ssdm name="trunc_ln54_33"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:744 %bitcast_ln54_33 = bitcast i64 %trunc_ln54_33

]]></Node>
<StgValue><ssdm name="bitcast_ln54_33"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:745 %llike_1_load_28 = load i12 %llike_1_addr_76

]]></Node>
<StgValue><ssdm name="llike_1_load_28"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:746 %zext_ln54_97 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_97"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:747 %lshr_ln54_26 = lshr i128 %llike_1_load_28, i128 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="lshr_ln54_26"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:748 %trunc_ln54_34 = trunc i128 %lshr_ln54_26

]]></Node>
<StgValue><ssdm name="trunc_ln54_34"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:749 %bitcast_ln54_34 = bitcast i64 %trunc_ln54_34

]]></Node>
<StgValue><ssdm name="bitcast_ln54_34"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:750 %tmp_160 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_33, i64 %bitcast_ln54_34, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:777 %llike_load_29 = load i12 %llike_addr_77

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:782 %llike_1_load_30 = load i12 %llike_1_addr_77

]]></Node>
<StgValue><ssdm name="llike_1_load_30"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="796" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:60 %or_ln54_13 = or i12 %tmp_s, i12 14

]]></Node>
<StgValue><ssdm name="or_ln54_13"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:61 %zext_ln54_22 = zext i12 %or_ln54_13

]]></Node>
<StgValue><ssdm name="zext_ln54_22"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:62 %llike_addr_78 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_22

]]></Node>
<StgValue><ssdm name="llike_addr_78"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:224 %llike_1_addr_78 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_22

]]></Node>
<StgValue><ssdm name="llike_1_addr_78"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="3" op_0_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:429 %zext_ln55 = zext i2 %min_s_35

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:488 %bitcast_ln55_8 = bitcast i64 %p_66

]]></Node>
<StgValue><ssdm name="bitcast_ln55_8"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:489 %tmp_311 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:490 %trunc_ln55_8 = trunc i64 %bitcast_ln55_8

]]></Node>
<StgValue><ssdm name="trunc_ln55_8"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:491 %bitcast_ln55_9 = bitcast i64 %min_p_135

]]></Node>
<StgValue><ssdm name="bitcast_ln55_9"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:492 %tmp_312 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:493 %trunc_ln55_9 = trunc i64 %bitcast_ln55_9

]]></Node>
<StgValue><ssdm name="trunc_ln55_9"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:494 %icmp_ln55_16 = icmp_ne  i11 %tmp_311, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_16"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:495 %icmp_ln55_17 = icmp_eq  i52 %trunc_ln55_8, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_17"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:496 %or_ln55_39 = or i1 %icmp_ln55_17, i1 %icmp_ln55_16

]]></Node>
<StgValue><ssdm name="or_ln55_39"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:497 %icmp_ln55_18 = icmp_ne  i11 %tmp_312, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_18"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:498 %icmp_ln55_19 = icmp_eq  i52 %trunc_ln55_9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_19"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:499 %or_ln55_40 = or i1 %icmp_ln55_19, i1 %icmp_ln55_18

]]></Node>
<StgValue><ssdm name="or_ln55_40"/></StgValue>
</operation>

<operation id="813" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:500 %and_ln55_8 = and i1 %or_ln55_39, i1 %or_ln55_40

]]></Node>
<StgValue><ssdm name="and_ln55_8"/></StgValue>
</operation>

<operation id="814" st_id="26" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:501 %tmp_313 = fcmp_olt  i64 %p_66, i64 %min_p_135

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="815" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:502 %and_ln55_9 = and i1 %and_ln55_8, i1 %tmp_313

]]></Node>
<StgValue><ssdm name="and_ln55_9"/></StgValue>
</operation>

<operation id="816" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:503 %min_p_137 = select i1 %and_ln55_9, i64 %p_66, i64 %min_p_135

]]></Node>
<StgValue><ssdm name="min_p_137"/></StgValue>
</operation>

<operation id="817" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:504 %select_ln55_4 = select i1 %and_ln55_9, i3 5, i3 4

]]></Node>
<StgValue><ssdm name="select_ln55_4"/></StgValue>
</operation>

<operation id="818" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:505 %or_ln55_1 = or i1 %and_ln55_9, i1 %and_ln55_7

]]></Node>
<StgValue><ssdm name="or_ln55_1"/></StgValue>
</operation>

<operation id="819" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:506 %min_s_36 = select i1 %or_ln55_1, i3 %select_ln55_4, i3 %zext_ln55

]]></Node>
<StgValue><ssdm name="min_s_36"/></StgValue>
</operation>

<operation id="820" st_id="26" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:541 %tmp_317 = fcmp_olt  i64 %p_67, i64 %min_p_137

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="821" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:603 %p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_69"/></StgValue>
</operation>

<operation id="822" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:604 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_69, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="823" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="824" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="825" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="826" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:756 %bitcast_ln54_35 = bitcast i64 %trunc_ln54_35

]]></Node>
<StgValue><ssdm name="bitcast_ln54_35"/></StgValue>
</operation>

<operation id="827" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="828" st_id="26" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:777 %llike_load_29 = load i12 %llike_addr_77

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="829" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:778 %zext_ln54_99 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_99"/></StgValue>
</operation>

<operation id="830" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:779 %lshr_ln54_27 = lshr i128 %llike_load_29, i128 %zext_ln54_99

]]></Node>
<StgValue><ssdm name="lshr_ln54_27"/></StgValue>
</operation>

<operation id="831" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:780 %trunc_ln54_36 = trunc i128 %lshr_ln54_27

]]></Node>
<StgValue><ssdm name="trunc_ln54_36"/></StgValue>
</operation>

<operation id="832" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:781 %bitcast_ln54_36 = bitcast i64 %trunc_ln54_36

]]></Node>
<StgValue><ssdm name="bitcast_ln54_36"/></StgValue>
</operation>

<operation id="833" st_id="26" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:782 %llike_1_load_30 = load i12 %llike_1_addr_77

]]></Node>
<StgValue><ssdm name="llike_1_load_30"/></StgValue>
</operation>

<operation id="834" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:783 %zext_ln54_100 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_100"/></StgValue>
</operation>

<operation id="835" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:784 %lshr_ln54_28 = lshr i128 %llike_1_load_30, i128 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="lshr_ln54_28"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:785 %trunc_ln54_37 = trunc i128 %lshr_ln54_28

]]></Node>
<StgValue><ssdm name="trunc_ln54_37"/></StgValue>
</operation>

<operation id="837" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:786 %bitcast_ln54_37 = bitcast i64 %trunc_ln54_37

]]></Node>
<StgValue><ssdm name="bitcast_ln54_37"/></StgValue>
</operation>

<operation id="838" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:787 %tmp_171 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_36, i64 %bitcast_ln54_37, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="839" st_id="26" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:823 %llike_load_31 = load i12 %llike_addr_78

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="840" st_id="26" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:828 %llike_1_load_32 = load i12 %llike_1_addr_78

]]></Node>
<StgValue><ssdm name="llike_1_load_32"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="841" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:63 %or_ln54_14 = or i12 %tmp_s, i12 15

]]></Node>
<StgValue><ssdm name="or_ln54_14"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:64 %zext_ln54_23 = zext i12 %or_ln54_14

]]></Node>
<StgValue><ssdm name="zext_ln54_23"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:65 %llike_addr_79 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="llike_addr_79"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:225 %llike_1_addr_79 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="llike_1_addr_79"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:528 %bitcast_ln55_10 = bitcast i64 %p_67

]]></Node>
<StgValue><ssdm name="bitcast_ln55_10"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:529 %tmp_315 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:530 %trunc_ln55_10 = trunc i64 %bitcast_ln55_10

]]></Node>
<StgValue><ssdm name="trunc_ln55_10"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:531 %bitcast_ln55_11 = bitcast i64 %min_p_137

]]></Node>
<StgValue><ssdm name="bitcast_ln55_11"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:532 %tmp_316 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:533 %trunc_ln55_11 = trunc i64 %bitcast_ln55_11

]]></Node>
<StgValue><ssdm name="trunc_ln55_11"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:534 %icmp_ln55_20 = icmp_ne  i11 %tmp_315, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_20"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:535 %icmp_ln55_21 = icmp_eq  i52 %trunc_ln55_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_21"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:536 %or_ln55_41 = or i1 %icmp_ln55_21, i1 %icmp_ln55_20

]]></Node>
<StgValue><ssdm name="or_ln55_41"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:537 %icmp_ln55_22 = icmp_ne  i11 %tmp_316, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_22"/></StgValue>
</operation>

<operation id="855" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:538 %icmp_ln55_23 = icmp_eq  i52 %trunc_ln55_11, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_23"/></StgValue>
</operation>

<operation id="856" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:539 %or_ln55_42 = or i1 %icmp_ln55_23, i1 %icmp_ln55_22

]]></Node>
<StgValue><ssdm name="or_ln55_42"/></StgValue>
</operation>

<operation id="857" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:540 %and_ln55_10 = and i1 %or_ln55_41, i1 %or_ln55_42

]]></Node>
<StgValue><ssdm name="and_ln55_10"/></StgValue>
</operation>

<operation id="858" st_id="27" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:541 %tmp_317 = fcmp_olt  i64 %p_67, i64 %min_p_137

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="859" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:542 %and_ln55_11 = and i1 %and_ln55_10, i1 %tmp_317

]]></Node>
<StgValue><ssdm name="and_ln55_11"/></StgValue>
</operation>

<operation id="860" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:543 %min_p_139 = select i1 %and_ln55_11, i64 %p_67, i64 %min_p_137

]]></Node>
<StgValue><ssdm name="min_p_139"/></StgValue>
</operation>

<operation id="861" st_id="27" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:578 %tmp_320 = fcmp_olt  i64 %p_68, i64 %min_p_139

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="862" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:640 %p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_70"/></StgValue>
</operation>

<operation id="863" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:641 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_70, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="864" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="865" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="866" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="867" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:799 %bitcast_ln54_38 = bitcast i64 %trunc_ln54_38

]]></Node>
<StgValue><ssdm name="bitcast_ln54_38"/></StgValue>
</operation>

<operation id="868" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="869" st_id="27" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:823 %llike_load_31 = load i12 %llike_addr_78

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="870" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:824 %zext_ln54_103 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_103"/></StgValue>
</operation>

<operation id="871" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:825 %lshr_ln54_30 = lshr i128 %llike_load_31, i128 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="lshr_ln54_30"/></StgValue>
</operation>

<operation id="872" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:826 %trunc_ln54_39 = trunc i128 %lshr_ln54_30

]]></Node>
<StgValue><ssdm name="trunc_ln54_39"/></StgValue>
</operation>

<operation id="873" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:827 %bitcast_ln54_39 = bitcast i64 %trunc_ln54_39

]]></Node>
<StgValue><ssdm name="bitcast_ln54_39"/></StgValue>
</operation>

<operation id="874" st_id="27" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:828 %llike_1_load_32 = load i12 %llike_1_addr_78

]]></Node>
<StgValue><ssdm name="llike_1_load_32"/></StgValue>
</operation>

<operation id="875" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:829 %zext_ln54_104 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_104"/></StgValue>
</operation>

<operation id="876" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:830 %lshr_ln54_31 = lshr i128 %llike_1_load_32, i128 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="lshr_ln54_31"/></StgValue>
</operation>

<operation id="877" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:831 %trunc_ln54_40 = trunc i128 %lshr_ln54_31

]]></Node>
<StgValue><ssdm name="trunc_ln54_40"/></StgValue>
</operation>

<operation id="878" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:832 %bitcast_ln54_40 = bitcast i64 %trunc_ln54_40

]]></Node>
<StgValue><ssdm name="bitcast_ln54_40"/></StgValue>
</operation>

<operation id="879" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:833 %tmp_182 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_39, i64 %bitcast_ln54_40, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="880" st_id="27" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:866 %llike_load_33 = load i12 %llike_addr_79

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="881" st_id="27" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:871 %llike_1_load_34 = load i12 %llike_1_addr_79

]]></Node>
<StgValue><ssdm name="llike_1_load_34"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="882" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:66 %or_ln54_15 = or i12 %tmp_s, i12 16

]]></Node>
<StgValue><ssdm name="or_ln54_15"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:67 %zext_ln54_24 = zext i12 %or_ln54_15

]]></Node>
<StgValue><ssdm name="zext_ln54_24"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:68 %llike_addr_80 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="llike_addr_80"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:226 %llike_1_addr_80 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="llike_1_addr_80"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:565 %bitcast_ln55_12 = bitcast i64 %p_68

]]></Node>
<StgValue><ssdm name="bitcast_ln55_12"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:566 %tmp_318 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:567 %trunc_ln55_12 = trunc i64 %bitcast_ln55_12

]]></Node>
<StgValue><ssdm name="trunc_ln55_12"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:568 %bitcast_ln55_13 = bitcast i64 %min_p_139

]]></Node>
<StgValue><ssdm name="bitcast_ln55_13"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:569 %tmp_319 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:570 %trunc_ln55_13 = trunc i64 %bitcast_ln55_13

]]></Node>
<StgValue><ssdm name="trunc_ln55_13"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:571 %icmp_ln55_24 = icmp_ne  i11 %tmp_318, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_24"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:572 %icmp_ln55_25 = icmp_eq  i52 %trunc_ln55_12, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_25"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:573 %or_ln55_43 = or i1 %icmp_ln55_25, i1 %icmp_ln55_24

]]></Node>
<StgValue><ssdm name="or_ln55_43"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:574 %icmp_ln55_26 = icmp_ne  i11 %tmp_319, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_26"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:575 %icmp_ln55_27 = icmp_eq  i52 %trunc_ln55_13, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_27"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:576 %or_ln55_44 = or i1 %icmp_ln55_27, i1 %icmp_ln55_26

]]></Node>
<StgValue><ssdm name="or_ln55_44"/></StgValue>
</operation>

<operation id="898" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:577 %and_ln55_12 = and i1 %or_ln55_43, i1 %or_ln55_44

]]></Node>
<StgValue><ssdm name="and_ln55_12"/></StgValue>
</operation>

<operation id="899" st_id="28" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:578 %tmp_320 = fcmp_olt  i64 %p_68, i64 %min_p_139

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="900" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:579 %and_ln55_13 = and i1 %and_ln55_12, i1 %tmp_320

]]></Node>
<StgValue><ssdm name="and_ln55_13"/></StgValue>
</operation>

<operation id="901" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:580 %min_p_141 = select i1 %and_ln55_13, i64 %p_68, i64 %min_p_139

]]></Node>
<StgValue><ssdm name="min_p_141"/></StgValue>
</operation>

<operation id="902" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:581 %select_ln55_11 = select i1 %and_ln55_13, i3 7, i3 6

]]></Node>
<StgValue><ssdm name="select_ln55_11"/></StgValue>
</operation>

<operation id="903" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:582 %or_ln55_2 = or i1 %and_ln55_13, i1 %and_ln55_11

]]></Node>
<StgValue><ssdm name="or_ln55_2"/></StgValue>
</operation>

<operation id="904" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:583 %min_s_37 = select i1 %or_ln55_2, i3 %select_ln55_11, i3 %min_s_36

]]></Node>
<StgValue><ssdm name="min_s_37"/></StgValue>
</operation>

<operation id="905" st_id="28" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:619 %tmp_323 = fcmp_olt  i64 %p_69, i64 %min_p_141

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="906" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:680 %p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_71"/></StgValue>
</operation>

<operation id="907" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:681 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_71, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="908" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="909" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="910" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="911" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:845 %bitcast_ln54_41 = bitcast i64 %trunc_ln54_41

]]></Node>
<StgValue><ssdm name="bitcast_ln54_41"/></StgValue>
</operation>

<operation id="912" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="913" st_id="28" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:866 %llike_load_33 = load i12 %llike_addr_79

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="914" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:867 %zext_ln54_107 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_107"/></StgValue>
</operation>

<operation id="915" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:868 %lshr_ln54_33 = lshr i128 %llike_load_33, i128 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="lshr_ln54_33"/></StgValue>
</operation>

<operation id="916" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:869 %trunc_ln54_42 = trunc i128 %lshr_ln54_33

]]></Node>
<StgValue><ssdm name="trunc_ln54_42"/></StgValue>
</operation>

<operation id="917" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:870 %bitcast_ln54_42 = bitcast i64 %trunc_ln54_42

]]></Node>
<StgValue><ssdm name="bitcast_ln54_42"/></StgValue>
</operation>

<operation id="918" st_id="28" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:871 %llike_1_load_34 = load i12 %llike_1_addr_79

]]></Node>
<StgValue><ssdm name="llike_1_load_34"/></StgValue>
</operation>

<operation id="919" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:872 %zext_ln54_108 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_108"/></StgValue>
</operation>

<operation id="920" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:873 %lshr_ln54_34 = lshr i128 %llike_1_load_34, i128 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="lshr_ln54_34"/></StgValue>
</operation>

<operation id="921" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:874 %trunc_ln54_43 = trunc i128 %lshr_ln54_34

]]></Node>
<StgValue><ssdm name="trunc_ln54_43"/></StgValue>
</operation>

<operation id="922" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:875 %bitcast_ln54_43 = bitcast i64 %trunc_ln54_43

]]></Node>
<StgValue><ssdm name="bitcast_ln54_43"/></StgValue>
</operation>

<operation id="923" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:876 %tmp_193 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_42, i64 %bitcast_ln54_43, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="924" st_id="28" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:913 %llike_load_35 = load i12 %llike_addr_80

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="925" st_id="28" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:918 %llike_1_load_36 = load i12 %llike_1_addr_80

]]></Node>
<StgValue><ssdm name="llike_1_load_36"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="926" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:69 %or_ln54_16 = or i12 %tmp_s, i12 17

]]></Node>
<StgValue><ssdm name="or_ln54_16"/></StgValue>
</operation>

<operation id="927" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:70 %zext_ln54_25 = zext i12 %or_ln54_16

]]></Node>
<StgValue><ssdm name="zext_ln54_25"/></StgValue>
</operation>

<operation id="928" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:71 %llike_addr_81 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="llike_addr_81"/></StgValue>
</operation>

<operation id="929" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:227 %llike_1_addr_81 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="llike_1_addr_81"/></StgValue>
</operation>

<operation id="930" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:606 %bitcast_ln55_14 = bitcast i64 %p_69

]]></Node>
<StgValue><ssdm name="bitcast_ln55_14"/></StgValue>
</operation>

<operation id="931" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:607 %tmp_321 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="932" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:608 %trunc_ln55_14 = trunc i64 %bitcast_ln55_14

]]></Node>
<StgValue><ssdm name="trunc_ln55_14"/></StgValue>
</operation>

<operation id="933" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:609 %bitcast_ln55_15 = bitcast i64 %min_p_141

]]></Node>
<StgValue><ssdm name="bitcast_ln55_15"/></StgValue>
</operation>

<operation id="934" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:610 %tmp_322 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="935" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:611 %trunc_ln55_15 = trunc i64 %bitcast_ln55_15

]]></Node>
<StgValue><ssdm name="trunc_ln55_15"/></StgValue>
</operation>

<operation id="936" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:612 %icmp_ln55_28 = icmp_ne  i11 %tmp_321, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_28"/></StgValue>
</operation>

<operation id="937" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:613 %icmp_ln55_29 = icmp_eq  i52 %trunc_ln55_14, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_29"/></StgValue>
</operation>

<operation id="938" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:614 %or_ln55_45 = or i1 %icmp_ln55_29, i1 %icmp_ln55_28

]]></Node>
<StgValue><ssdm name="or_ln55_45"/></StgValue>
</operation>

<operation id="939" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:615 %icmp_ln55_30 = icmp_ne  i11 %tmp_322, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_30"/></StgValue>
</operation>

<operation id="940" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:616 %icmp_ln55_31 = icmp_eq  i52 %trunc_ln55_15, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_31"/></StgValue>
</operation>

<operation id="941" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:617 %or_ln55_46 = or i1 %icmp_ln55_31, i1 %icmp_ln55_30

]]></Node>
<StgValue><ssdm name="or_ln55_46"/></StgValue>
</operation>

<operation id="942" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:618 %and_ln55_14 = and i1 %or_ln55_45, i1 %or_ln55_46

]]></Node>
<StgValue><ssdm name="and_ln55_14"/></StgValue>
</operation>

<operation id="943" st_id="29" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:619 %tmp_323 = fcmp_olt  i64 %p_69, i64 %min_p_141

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="944" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:620 %and_ln55_15 = and i1 %and_ln55_14, i1 %tmp_323

]]></Node>
<StgValue><ssdm name="and_ln55_15"/></StgValue>
</operation>

<operation id="945" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:621 %min_p_143 = select i1 %and_ln55_15, i64 %p_69, i64 %min_p_141

]]></Node>
<StgValue><ssdm name="min_p_143"/></StgValue>
</operation>

<operation id="946" st_id="29" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:656 %tmp_327 = fcmp_olt  i64 %p_70, i64 %min_p_143

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="947" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:717 %p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_72"/></StgValue>
</operation>

<operation id="948" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:718 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_72, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="949" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="950" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="951" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="952" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:888 %bitcast_ln54_44 = bitcast i64 %trunc_ln54_44

]]></Node>
<StgValue><ssdm name="bitcast_ln54_44"/></StgValue>
</operation>

<operation id="953" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="954" st_id="29" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:913 %llike_load_35 = load i12 %llike_addr_80

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="955" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:914 %zext_ln54_111 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_111"/></StgValue>
</operation>

<operation id="956" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:915 %lshr_ln54_36 = lshr i128 %llike_load_35, i128 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="lshr_ln54_36"/></StgValue>
</operation>

<operation id="957" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:916 %trunc_ln54_45 = trunc i128 %lshr_ln54_36

]]></Node>
<StgValue><ssdm name="trunc_ln54_45"/></StgValue>
</operation>

<operation id="958" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:917 %bitcast_ln54_45 = bitcast i64 %trunc_ln54_45

]]></Node>
<StgValue><ssdm name="bitcast_ln54_45"/></StgValue>
</operation>

<operation id="959" st_id="29" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:918 %llike_1_load_36 = load i12 %llike_1_addr_80

]]></Node>
<StgValue><ssdm name="llike_1_load_36"/></StgValue>
</operation>

<operation id="960" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:919 %zext_ln54_112 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_112"/></StgValue>
</operation>

<operation id="961" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:920 %lshr_ln54_37 = lshr i128 %llike_1_load_36, i128 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="lshr_ln54_37"/></StgValue>
</operation>

<operation id="962" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:921 %trunc_ln54_46 = trunc i128 %lshr_ln54_37

]]></Node>
<StgValue><ssdm name="trunc_ln54_46"/></StgValue>
</operation>

<operation id="963" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:922 %bitcast_ln54_46 = bitcast i64 %trunc_ln54_46

]]></Node>
<StgValue><ssdm name="bitcast_ln54_46"/></StgValue>
</operation>

<operation id="964" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:923 %tmp_204 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_45, i64 %bitcast_ln54_46, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="965" st_id="29" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:946 %llike_load_37 = load i12 %llike_addr_81

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="966" st_id="29" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:951 %llike_1_load_38 = load i12 %llike_1_addr_81

]]></Node>
<StgValue><ssdm name="llike_1_load_38"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="967" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:72 %or_ln54_17 = or i12 %tmp_s, i12 18

]]></Node>
<StgValue><ssdm name="or_ln54_17"/></StgValue>
</operation>

<operation id="968" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:73 %zext_ln54_26 = zext i12 %or_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_26"/></StgValue>
</operation>

<operation id="969" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:74 %llike_addr_82 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="llike_addr_82"/></StgValue>
</operation>

<operation id="970" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:228 %llike_1_addr_82 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="llike_1_addr_82"/></StgValue>
</operation>

<operation id="971" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:584 %zext_ln55_1 = zext i3 %min_s_37

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="972" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:643 %bitcast_ln55_16 = bitcast i64 %p_70

]]></Node>
<StgValue><ssdm name="bitcast_ln55_16"/></StgValue>
</operation>

<operation id="973" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:644 %tmp_324 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="974" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:645 %trunc_ln55_16 = trunc i64 %bitcast_ln55_16

]]></Node>
<StgValue><ssdm name="trunc_ln55_16"/></StgValue>
</operation>

<operation id="975" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:646 %bitcast_ln55_17 = bitcast i64 %min_p_143

]]></Node>
<StgValue><ssdm name="bitcast_ln55_17"/></StgValue>
</operation>

<operation id="976" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:647 %tmp_326 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="977" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:648 %trunc_ln55_17 = trunc i64 %bitcast_ln55_17

]]></Node>
<StgValue><ssdm name="trunc_ln55_17"/></StgValue>
</operation>

<operation id="978" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:649 %icmp_ln55_32 = icmp_ne  i11 %tmp_324, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_32"/></StgValue>
</operation>

<operation id="979" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:650 %icmp_ln55_33 = icmp_eq  i52 %trunc_ln55_16, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_33"/></StgValue>
</operation>

<operation id="980" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:651 %or_ln55_47 = or i1 %icmp_ln55_33, i1 %icmp_ln55_32

]]></Node>
<StgValue><ssdm name="or_ln55_47"/></StgValue>
</operation>

<operation id="981" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:652 %icmp_ln55_34 = icmp_ne  i11 %tmp_326, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_34"/></StgValue>
</operation>

<operation id="982" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:653 %icmp_ln55_35 = icmp_eq  i52 %trunc_ln55_17, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_35"/></StgValue>
</operation>

<operation id="983" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:654 %or_ln55_48 = or i1 %icmp_ln55_35, i1 %icmp_ln55_34

]]></Node>
<StgValue><ssdm name="or_ln55_48"/></StgValue>
</operation>

<operation id="984" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:655 %and_ln55_16 = and i1 %or_ln55_47, i1 %or_ln55_48

]]></Node>
<StgValue><ssdm name="and_ln55_16"/></StgValue>
</operation>

<operation id="985" st_id="30" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:656 %tmp_327 = fcmp_olt  i64 %p_70, i64 %min_p_143

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="986" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:657 %and_ln55_17 = and i1 %and_ln55_16, i1 %tmp_327

]]></Node>
<StgValue><ssdm name="and_ln55_17"/></StgValue>
</operation>

<operation id="987" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:658 %min_p_145 = select i1 %and_ln55_17, i64 %p_70, i64 %min_p_143

]]></Node>
<StgValue><ssdm name="min_p_145"/></StgValue>
</operation>

<operation id="988" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:659 %select_ln55_12 = select i1 %and_ln55_17, i4 9, i4 8

]]></Node>
<StgValue><ssdm name="select_ln55_12"/></StgValue>
</operation>

<operation id="989" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:660 %or_ln55_3 = or i1 %and_ln55_17, i1 %and_ln55_15

]]></Node>
<StgValue><ssdm name="or_ln55_3"/></StgValue>
</operation>

<operation id="990" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:661 %min_s_38 = select i1 %or_ln55_3, i4 %select_ln55_12, i4 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="min_s_38"/></StgValue>
</operation>

<operation id="991" st_id="30" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:696 %tmp_330 = fcmp_olt  i64 %p_71, i64 %min_p_145

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="992" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:757 %p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_73"/></StgValue>
</operation>

<operation id="993" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:758 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_73, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="994" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="995" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="996" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="997" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:925 %bitcast_ln54_47 = bitcast i64 %tmp_348

]]></Node>
<StgValue><ssdm name="bitcast_ln54_47"/></StgValue>
</operation>

<operation id="998" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="999" st_id="30" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:946 %llike_load_37 = load i12 %llike_addr_81

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="1000" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:947 %zext_ln54_113 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_113"/></StgValue>
</operation>

<operation id="1001" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:948 %lshr_ln54_38 = lshr i128 %llike_load_37, i128 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="lshr_ln54_38"/></StgValue>
</operation>

<operation id="1002" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:949 %trunc_ln54_47 = trunc i128 %lshr_ln54_38

]]></Node>
<StgValue><ssdm name="trunc_ln54_47"/></StgValue>
</operation>

<operation id="1003" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:950 %bitcast_ln54_48 = bitcast i64 %trunc_ln54_47

]]></Node>
<StgValue><ssdm name="bitcast_ln54_48"/></StgValue>
</operation>

<operation id="1004" st_id="30" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:951 %llike_1_load_38 = load i12 %llike_1_addr_81

]]></Node>
<StgValue><ssdm name="llike_1_load_38"/></StgValue>
</operation>

<operation id="1005" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:952 %zext_ln54_114 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_114"/></StgValue>
</operation>

<operation id="1006" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:953 %lshr_ln54_39 = lshr i128 %llike_1_load_38, i128 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="lshr_ln54_39"/></StgValue>
</operation>

<operation id="1007" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:954 %trunc_ln54_48 = trunc i128 %lshr_ln54_39

]]></Node>
<StgValue><ssdm name="trunc_ln54_48"/></StgValue>
</operation>

<operation id="1008" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:955 %bitcast_ln54_49 = bitcast i64 %trunc_ln54_48

]]></Node>
<StgValue><ssdm name="bitcast_ln54_49"/></StgValue>
</operation>

<operation id="1009" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:956 %tmp_215 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_48, i64 %bitcast_ln54_49, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1010" st_id="30" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:982 %llike_load_39 = load i12 %llike_addr_82

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="1011" st_id="30" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:987 %llike_1_load_40 = load i12 %llike_1_addr_82

]]></Node>
<StgValue><ssdm name="llike_1_load_40"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1012" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:75 %or_ln54_18 = or i12 %tmp_s, i12 19

]]></Node>
<StgValue><ssdm name="or_ln54_18"/></StgValue>
</operation>

<operation id="1013" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:76 %zext_ln54_27 = zext i12 %or_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_27"/></StgValue>
</operation>

<operation id="1014" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:77 %llike_addr_83 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="llike_addr_83"/></StgValue>
</operation>

<operation id="1015" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:229 %llike_1_addr_83 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="llike_1_addr_83"/></StgValue>
</operation>

<operation id="1016" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:683 %bitcast_ln55_18 = bitcast i64 %p_71

]]></Node>
<StgValue><ssdm name="bitcast_ln55_18"/></StgValue>
</operation>

<operation id="1017" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:684 %tmp_328 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1018" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:685 %trunc_ln55_18 = trunc i64 %bitcast_ln55_18

]]></Node>
<StgValue><ssdm name="trunc_ln55_18"/></StgValue>
</operation>

<operation id="1019" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:686 %bitcast_ln55_19 = bitcast i64 %min_p_145

]]></Node>
<StgValue><ssdm name="bitcast_ln55_19"/></StgValue>
</operation>

<operation id="1020" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:687 %tmp_329 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_19, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1021" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:688 %trunc_ln55_19 = trunc i64 %bitcast_ln55_19

]]></Node>
<StgValue><ssdm name="trunc_ln55_19"/></StgValue>
</operation>

<operation id="1022" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:689 %icmp_ln55_36 = icmp_ne  i11 %tmp_328, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_36"/></StgValue>
</operation>

<operation id="1023" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:690 %icmp_ln55_37 = icmp_eq  i52 %trunc_ln55_18, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_37"/></StgValue>
</operation>

<operation id="1024" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:691 %or_ln55_49 = or i1 %icmp_ln55_37, i1 %icmp_ln55_36

]]></Node>
<StgValue><ssdm name="or_ln55_49"/></StgValue>
</operation>

<operation id="1025" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:692 %icmp_ln55_38 = icmp_ne  i11 %tmp_329, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_38"/></StgValue>
</operation>

<operation id="1026" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:693 %icmp_ln55_39 = icmp_eq  i52 %trunc_ln55_19, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_39"/></StgValue>
</operation>

<operation id="1027" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:694 %or_ln55_50 = or i1 %icmp_ln55_39, i1 %icmp_ln55_38

]]></Node>
<StgValue><ssdm name="or_ln55_50"/></StgValue>
</operation>

<operation id="1028" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:695 %and_ln55_18 = and i1 %or_ln55_49, i1 %or_ln55_50

]]></Node>
<StgValue><ssdm name="and_ln55_18"/></StgValue>
</operation>

<operation id="1029" st_id="31" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:696 %tmp_330 = fcmp_olt  i64 %p_71, i64 %min_p_145

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1030" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:697 %and_ln55_19 = and i1 %and_ln55_18, i1 %tmp_330

]]></Node>
<StgValue><ssdm name="and_ln55_19"/></StgValue>
</operation>

<operation id="1031" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:698 %min_p_147 = select i1 %and_ln55_19, i64 %p_71, i64 %min_p_145

]]></Node>
<StgValue><ssdm name="min_p_147"/></StgValue>
</operation>

<operation id="1032" st_id="31" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:733 %tmp_333 = fcmp_olt  i64 %p_72, i64 %min_p_147

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1033" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:800 %p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_74"/></StgValue>
</operation>

<operation id="1034" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:801 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_74, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1035" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="1036" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="1037" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="1038" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:958 %bitcast_ln54_50 = bitcast i64 %tmp_353

]]></Node>
<StgValue><ssdm name="bitcast_ln54_50"/></StgValue>
</operation>

<operation id="1039" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1040" st_id="31" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:982 %llike_load_39 = load i12 %llike_addr_82

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="1041" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:983 %zext_ln54_115 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_115"/></StgValue>
</operation>

<operation id="1042" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:984 %lshr_ln54_40 = lshr i128 %llike_load_39, i128 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="lshr_ln54_40"/></StgValue>
</operation>

<operation id="1043" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:985 %trunc_ln54_49 = trunc i128 %lshr_ln54_40

]]></Node>
<StgValue><ssdm name="trunc_ln54_49"/></StgValue>
</operation>

<operation id="1044" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:986 %bitcast_ln54_51 = bitcast i64 %trunc_ln54_49

]]></Node>
<StgValue><ssdm name="bitcast_ln54_51"/></StgValue>
</operation>

<operation id="1045" st_id="31" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:987 %llike_1_load_40 = load i12 %llike_1_addr_82

]]></Node>
<StgValue><ssdm name="llike_1_load_40"/></StgValue>
</operation>

<operation id="1046" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:988 %zext_ln54_116 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_116"/></StgValue>
</operation>

<operation id="1047" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:989 %lshr_ln54_41 = lshr i128 %llike_1_load_40, i128 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="lshr_ln54_41"/></StgValue>
</operation>

<operation id="1048" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:990 %trunc_ln54_50 = trunc i128 %lshr_ln54_41

]]></Node>
<StgValue><ssdm name="trunc_ln54_50"/></StgValue>
</operation>

<operation id="1049" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:991 %bitcast_ln54_52 = bitcast i64 %trunc_ln54_50

]]></Node>
<StgValue><ssdm name="bitcast_ln54_52"/></StgValue>
</operation>

<operation id="1050" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:992 %tmp_226 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_51, i64 %bitcast_ln54_52, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1051" st_id="31" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1015 %llike_load_41 = load i12 %llike_addr_83

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="1052" st_id="31" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1020 %llike_1_load_42 = load i12 %llike_1_addr_83

]]></Node>
<StgValue><ssdm name="llike_1_load_42"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1053" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:78 %or_ln54_19 = or i12 %tmp_s, i12 20

]]></Node>
<StgValue><ssdm name="or_ln54_19"/></StgValue>
</operation>

<operation id="1054" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:79 %zext_ln54_28 = zext i12 %or_ln54_19

]]></Node>
<StgValue><ssdm name="zext_ln54_28"/></StgValue>
</operation>

<operation id="1055" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:80 %llike_addr_84 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="llike_addr_84"/></StgValue>
</operation>

<operation id="1056" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:230 %llike_1_addr_84 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="llike_1_addr_84"/></StgValue>
</operation>

<operation id="1057" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:720 %bitcast_ln55_20 = bitcast i64 %p_72

]]></Node>
<StgValue><ssdm name="bitcast_ln55_20"/></StgValue>
</operation>

<operation id="1058" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:721 %tmp_331 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1059" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:722 %trunc_ln55_20 = trunc i64 %bitcast_ln55_20

]]></Node>
<StgValue><ssdm name="trunc_ln55_20"/></StgValue>
</operation>

<operation id="1060" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:723 %bitcast_ln55_21 = bitcast i64 %min_p_147

]]></Node>
<StgValue><ssdm name="bitcast_ln55_21"/></StgValue>
</operation>

<operation id="1061" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:724 %tmp_332 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1062" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:725 %trunc_ln55_21 = trunc i64 %bitcast_ln55_21

]]></Node>
<StgValue><ssdm name="trunc_ln55_21"/></StgValue>
</operation>

<operation id="1063" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:726 %icmp_ln55_40 = icmp_ne  i11 %tmp_331, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_40"/></StgValue>
</operation>

<operation id="1064" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:727 %icmp_ln55_41 = icmp_eq  i52 %trunc_ln55_20, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_41"/></StgValue>
</operation>

<operation id="1065" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:728 %or_ln55_51 = or i1 %icmp_ln55_41, i1 %icmp_ln55_40

]]></Node>
<StgValue><ssdm name="or_ln55_51"/></StgValue>
</operation>

<operation id="1066" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:729 %icmp_ln55_42 = icmp_ne  i11 %tmp_332, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_42"/></StgValue>
</operation>

<operation id="1067" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:730 %icmp_ln55_43 = icmp_eq  i52 %trunc_ln55_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_43"/></StgValue>
</operation>

<operation id="1068" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:731 %or_ln55_52 = or i1 %icmp_ln55_43, i1 %icmp_ln55_42

]]></Node>
<StgValue><ssdm name="or_ln55_52"/></StgValue>
</operation>

<operation id="1069" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:732 %and_ln55_20 = and i1 %or_ln55_51, i1 %or_ln55_52

]]></Node>
<StgValue><ssdm name="and_ln55_20"/></StgValue>
</operation>

<operation id="1070" st_id="32" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:733 %tmp_333 = fcmp_olt  i64 %p_72, i64 %min_p_147

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1071" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:734 %and_ln55_21 = and i1 %and_ln55_20, i1 %tmp_333

]]></Node>
<StgValue><ssdm name="and_ln55_21"/></StgValue>
</operation>

<operation id="1072" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:735 %min_p_149 = select i1 %and_ln55_21, i64 %p_72, i64 %min_p_147

]]></Node>
<StgValue><ssdm name="min_p_149"/></StgValue>
</operation>

<operation id="1073" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:736 %select_ln55_16 = select i1 %and_ln55_21, i4 11, i4 10

]]></Node>
<StgValue><ssdm name="select_ln55_16"/></StgValue>
</operation>

<operation id="1074" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:737 %or_ln55_4 = or i1 %and_ln55_21, i1 %and_ln55_19

]]></Node>
<StgValue><ssdm name="or_ln55_4"/></StgValue>
</operation>

<operation id="1075" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:738 %min_s_39 = select i1 %or_ln55_4, i4 %select_ln55_16, i4 %min_s_38

]]></Node>
<StgValue><ssdm name="min_s_39"/></StgValue>
</operation>

<operation id="1076" st_id="32" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:773 %tmp_337 = fcmp_olt  i64 %p_73, i64 %min_p_149

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1077" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:846 %p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_75"/></StgValue>
</operation>

<operation id="1078" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:847 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_75, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1079" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="1080" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="1081" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1082" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:994 %bitcast_ln54_53 = bitcast i64 %tmp_357

]]></Node>
<StgValue><ssdm name="bitcast_ln54_53"/></StgValue>
</operation>

<operation id="1083" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1084" st_id="32" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1015 %llike_load_41 = load i12 %llike_addr_83

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="1085" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1016 %zext_ln54_117 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_117"/></StgValue>
</operation>

<operation id="1086" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1017 %lshr_ln54_42 = lshr i128 %llike_load_41, i128 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="lshr_ln54_42"/></StgValue>
</operation>

<operation id="1087" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1018 %trunc_ln54_51 = trunc i128 %lshr_ln54_42

]]></Node>
<StgValue><ssdm name="trunc_ln54_51"/></StgValue>
</operation>

<operation id="1088" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1019 %bitcast_ln54_54 = bitcast i64 %trunc_ln54_51

]]></Node>
<StgValue><ssdm name="bitcast_ln54_54"/></StgValue>
</operation>

<operation id="1089" st_id="32" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1020 %llike_1_load_42 = load i12 %llike_1_addr_83

]]></Node>
<StgValue><ssdm name="llike_1_load_42"/></StgValue>
</operation>

<operation id="1090" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1021 %zext_ln54_118 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_118"/></StgValue>
</operation>

<operation id="1091" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1022 %lshr_ln54_43 = lshr i128 %llike_1_load_42, i128 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="lshr_ln54_43"/></StgValue>
</operation>

<operation id="1092" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1023 %trunc_ln54_52 = trunc i128 %lshr_ln54_43

]]></Node>
<StgValue><ssdm name="trunc_ln54_52"/></StgValue>
</operation>

<operation id="1093" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1024 %bitcast_ln54_55 = bitcast i64 %trunc_ln54_52

]]></Node>
<StgValue><ssdm name="bitcast_ln54_55"/></StgValue>
</operation>

<operation id="1094" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1025 %tmp_237 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_54, i64 %bitcast_ln54_55, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1095" st_id="32" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1051 %llike_load_43 = load i12 %llike_addr_84

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="1096" st_id="32" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1056 %llike_1_load_44 = load i12 %llike_1_addr_84

]]></Node>
<StgValue><ssdm name="llike_1_load_44"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1097" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:81 %or_ln54_20 = or i12 %tmp_s, i12 21

]]></Node>
<StgValue><ssdm name="or_ln54_20"/></StgValue>
</operation>

<operation id="1098" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:82 %zext_ln54_29 = zext i12 %or_ln54_20

]]></Node>
<StgValue><ssdm name="zext_ln54_29"/></StgValue>
</operation>

<operation id="1099" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:83 %llike_addr_85 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="llike_addr_85"/></StgValue>
</operation>

<operation id="1100" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:231 %llike_1_addr_85 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="llike_1_addr_85"/></StgValue>
</operation>

<operation id="1101" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:760 %bitcast_ln55_22 = bitcast i64 %p_73

]]></Node>
<StgValue><ssdm name="bitcast_ln55_22"/></StgValue>
</operation>

<operation id="1102" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:761 %tmp_334 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_22, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1103" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:762 %trunc_ln55_22 = trunc i64 %bitcast_ln55_22

]]></Node>
<StgValue><ssdm name="trunc_ln55_22"/></StgValue>
</operation>

<operation id="1104" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:763 %bitcast_ln55_23 = bitcast i64 %min_p_149

]]></Node>
<StgValue><ssdm name="bitcast_ln55_23"/></StgValue>
</operation>

<operation id="1105" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:764 %tmp_335 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_23, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1106" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:765 %trunc_ln55_23 = trunc i64 %bitcast_ln55_23

]]></Node>
<StgValue><ssdm name="trunc_ln55_23"/></StgValue>
</operation>

<operation id="1107" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:766 %icmp_ln55_44 = icmp_ne  i11 %tmp_334, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_44"/></StgValue>
</operation>

<operation id="1108" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:767 %icmp_ln55_45 = icmp_eq  i52 %trunc_ln55_22, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_45"/></StgValue>
</operation>

<operation id="1109" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:768 %or_ln55_53 = or i1 %icmp_ln55_45, i1 %icmp_ln55_44

]]></Node>
<StgValue><ssdm name="or_ln55_53"/></StgValue>
</operation>

<operation id="1110" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:769 %icmp_ln55_46 = icmp_ne  i11 %tmp_335, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_46"/></StgValue>
</operation>

<operation id="1111" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:770 %icmp_ln55_47 = icmp_eq  i52 %trunc_ln55_23, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_47"/></StgValue>
</operation>

<operation id="1112" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:771 %or_ln55_54 = or i1 %icmp_ln55_47, i1 %icmp_ln55_46

]]></Node>
<StgValue><ssdm name="or_ln55_54"/></StgValue>
</operation>

<operation id="1113" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:772 %and_ln55_22 = and i1 %or_ln55_53, i1 %or_ln55_54

]]></Node>
<StgValue><ssdm name="and_ln55_22"/></StgValue>
</operation>

<operation id="1114" st_id="33" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:773 %tmp_337 = fcmp_olt  i64 %p_73, i64 %min_p_149

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1115" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:774 %and_ln55_23 = and i1 %and_ln55_22, i1 %tmp_337

]]></Node>
<StgValue><ssdm name="and_ln55_23"/></StgValue>
</operation>

<operation id="1116" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:775 %min_p_151 = select i1 %and_ln55_23, i64 %p_73, i64 %min_p_149

]]></Node>
<StgValue><ssdm name="min_p_151"/></StgValue>
</operation>

<operation id="1117" st_id="33" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:816 %tmp_340 = fcmp_olt  i64 %p_74, i64 %min_p_151

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1118" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:889 %p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_76"/></StgValue>
</operation>

<operation id="1119" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:890 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_76, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1120" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="1121" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1122" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1123" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1027 %bitcast_ln54_56 = bitcast i64 %tmp_363

]]></Node>
<StgValue><ssdm name="bitcast_ln54_56"/></StgValue>
</operation>

<operation id="1124" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1125" st_id="33" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1051 %llike_load_43 = load i12 %llike_addr_84

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="1126" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1052 %zext_ln54_119 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_119"/></StgValue>
</operation>

<operation id="1127" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1053 %lshr_ln54_44 = lshr i128 %llike_load_43, i128 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="lshr_ln54_44"/></StgValue>
</operation>

<operation id="1128" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1054 %trunc_ln54_53 = trunc i128 %lshr_ln54_44

]]></Node>
<StgValue><ssdm name="trunc_ln54_53"/></StgValue>
</operation>

<operation id="1129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1055 %bitcast_ln54_57 = bitcast i64 %trunc_ln54_53

]]></Node>
<StgValue><ssdm name="bitcast_ln54_57"/></StgValue>
</operation>

<operation id="1130" st_id="33" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1056 %llike_1_load_44 = load i12 %llike_1_addr_84

]]></Node>
<StgValue><ssdm name="llike_1_load_44"/></StgValue>
</operation>

<operation id="1131" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1057 %zext_ln54_120 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_120"/></StgValue>
</operation>

<operation id="1132" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1058 %lshr_ln54_45 = lshr i128 %llike_1_load_44, i128 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="lshr_ln54_45"/></StgValue>
</operation>

<operation id="1133" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1059 %trunc_ln54_54 = trunc i128 %lshr_ln54_45

]]></Node>
<StgValue><ssdm name="trunc_ln54_54"/></StgValue>
</operation>

<operation id="1134" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1060 %bitcast_ln54_58 = bitcast i64 %trunc_ln54_54

]]></Node>
<StgValue><ssdm name="bitcast_ln54_58"/></StgValue>
</operation>

<operation id="1135" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1061 %tmp_248 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_57, i64 %bitcast_ln54_58, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1136" st_id="33" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1084 %llike_load_45 = load i12 %llike_addr_85

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="1137" st_id="33" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1089 %llike_1_load_46 = load i12 %llike_1_addr_85

]]></Node>
<StgValue><ssdm name="llike_1_load_46"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1138" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:84 %or_ln54_21 = or i12 %tmp_s, i12 22

]]></Node>
<StgValue><ssdm name="or_ln54_21"/></StgValue>
</operation>

<operation id="1139" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:85 %zext_ln54_30 = zext i12 %or_ln54_21

]]></Node>
<StgValue><ssdm name="zext_ln54_30"/></StgValue>
</operation>

<operation id="1140" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:86 %llike_addr_86 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="llike_addr_86"/></StgValue>
</operation>

<operation id="1141" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:232 %llike_1_addr_86 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="llike_1_addr_86"/></StgValue>
</operation>

<operation id="1142" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:803 %bitcast_ln55_24 = bitcast i64 %p_74

]]></Node>
<StgValue><ssdm name="bitcast_ln55_24"/></StgValue>
</operation>

<operation id="1143" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:804 %tmp_338 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1144" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:805 %trunc_ln55_24 = trunc i64 %bitcast_ln55_24

]]></Node>
<StgValue><ssdm name="trunc_ln55_24"/></StgValue>
</operation>

<operation id="1145" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:806 %bitcast_ln55_25 = bitcast i64 %min_p_151

]]></Node>
<StgValue><ssdm name="bitcast_ln55_25"/></StgValue>
</operation>

<operation id="1146" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:807 %tmp_339 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1147" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:808 %trunc_ln55_25 = trunc i64 %bitcast_ln55_25

]]></Node>
<StgValue><ssdm name="trunc_ln55_25"/></StgValue>
</operation>

<operation id="1148" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:809 %icmp_ln55_48 = icmp_ne  i11 %tmp_338, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_48"/></StgValue>
</operation>

<operation id="1149" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:810 %icmp_ln55_49 = icmp_eq  i52 %trunc_ln55_24, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_49"/></StgValue>
</operation>

<operation id="1150" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:811 %or_ln55_55 = or i1 %icmp_ln55_49, i1 %icmp_ln55_48

]]></Node>
<StgValue><ssdm name="or_ln55_55"/></StgValue>
</operation>

<operation id="1151" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:812 %icmp_ln55_50 = icmp_ne  i11 %tmp_339, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_50"/></StgValue>
</operation>

<operation id="1152" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:813 %icmp_ln55_51 = icmp_eq  i52 %trunc_ln55_25, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_51"/></StgValue>
</operation>

<operation id="1153" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:814 %or_ln55_56 = or i1 %icmp_ln55_51, i1 %icmp_ln55_50

]]></Node>
<StgValue><ssdm name="or_ln55_56"/></StgValue>
</operation>

<operation id="1154" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:815 %and_ln55_24 = and i1 %or_ln55_55, i1 %or_ln55_56

]]></Node>
<StgValue><ssdm name="and_ln55_24"/></StgValue>
</operation>

<operation id="1155" st_id="34" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:816 %tmp_340 = fcmp_olt  i64 %p_74, i64 %min_p_151

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1156" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:817 %and_ln55_25 = and i1 %and_ln55_24, i1 %tmp_340

]]></Node>
<StgValue><ssdm name="and_ln55_25"/></StgValue>
</operation>

<operation id="1157" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:818 %min_p_153 = select i1 %and_ln55_25, i64 %p_74, i64 %min_p_151

]]></Node>
<StgValue><ssdm name="min_p_153"/></StgValue>
</operation>

<operation id="1158" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:819 %select_ln55_23 = select i1 %and_ln55_25, i4 13, i4 12

]]></Node>
<StgValue><ssdm name="select_ln55_23"/></StgValue>
</operation>

<operation id="1159" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:820 %or_ln55_5 = or i1 %and_ln55_25, i1 %and_ln55_23

]]></Node>
<StgValue><ssdm name="or_ln55_5"/></StgValue>
</operation>

<operation id="1160" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:821 %min_s_40 = select i1 %or_ln55_5, i4 %select_ln55_23, i4 %min_s_39

]]></Node>
<StgValue><ssdm name="min_s_40"/></StgValue>
</operation>

<operation id="1161" st_id="34" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:862 %tmp_343 = fcmp_olt  i64 %p_75, i64 %min_p_153

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1162" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:926 %p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_77"/></StgValue>
</operation>

<operation id="1163" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:927 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_77, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1164" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1165" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1166" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1167" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1063 %bitcast_ln54_59 = bitcast i64 %tmp_367

]]></Node>
<StgValue><ssdm name="bitcast_ln54_59"/></StgValue>
</operation>

<operation id="1168" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1169" st_id="34" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1084 %llike_load_45 = load i12 %llike_addr_85

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="1170" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1085 %zext_ln54_121 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_121"/></StgValue>
</operation>

<operation id="1171" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1086 %lshr_ln54_46 = lshr i128 %llike_load_45, i128 %zext_ln54_121

]]></Node>
<StgValue><ssdm name="lshr_ln54_46"/></StgValue>
</operation>

<operation id="1172" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1087 %trunc_ln54_55 = trunc i128 %lshr_ln54_46

]]></Node>
<StgValue><ssdm name="trunc_ln54_55"/></StgValue>
</operation>

<operation id="1173" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1088 %bitcast_ln54_60 = bitcast i64 %trunc_ln54_55

]]></Node>
<StgValue><ssdm name="bitcast_ln54_60"/></StgValue>
</operation>

<operation id="1174" st_id="34" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1089 %llike_1_load_46 = load i12 %llike_1_addr_85

]]></Node>
<StgValue><ssdm name="llike_1_load_46"/></StgValue>
</operation>

<operation id="1175" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1090 %zext_ln54_122 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_122"/></StgValue>
</operation>

<operation id="1176" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1091 %lshr_ln54_47 = lshr i128 %llike_1_load_46, i128 %zext_ln54_122

]]></Node>
<StgValue><ssdm name="lshr_ln54_47"/></StgValue>
</operation>

<operation id="1177" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1092 %trunc_ln54_56 = trunc i128 %lshr_ln54_47

]]></Node>
<StgValue><ssdm name="trunc_ln54_56"/></StgValue>
</operation>

<operation id="1178" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1093 %bitcast_ln54_61 = bitcast i64 %trunc_ln54_56

]]></Node>
<StgValue><ssdm name="bitcast_ln54_61"/></StgValue>
</operation>

<operation id="1179" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1094 %tmp_259 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_60, i64 %bitcast_ln54_61, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1180" st_id="34" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1120 %llike_load_47 = load i12 %llike_addr_86

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="1181" st_id="34" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1125 %llike_1_load_48 = load i12 %llike_1_addr_86

]]></Node>
<StgValue><ssdm name="llike_1_load_48"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1182" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:87 %or_ln54_22 = or i12 %tmp_s, i12 23

]]></Node>
<StgValue><ssdm name="or_ln54_22"/></StgValue>
</operation>

<operation id="1183" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:88 %zext_ln54_31 = zext i12 %or_ln54_22

]]></Node>
<StgValue><ssdm name="zext_ln54_31"/></StgValue>
</operation>

<operation id="1184" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:89 %llike_addr_87 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="llike_addr_87"/></StgValue>
</operation>

<operation id="1185" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:233 %llike_1_addr_87 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="llike_1_addr_87"/></StgValue>
</operation>

<operation id="1186" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:849 %bitcast_ln55_26 = bitcast i64 %p_75

]]></Node>
<StgValue><ssdm name="bitcast_ln55_26"/></StgValue>
</operation>

<operation id="1187" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:850 %tmp_341 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_26, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1188" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:851 %trunc_ln55_26 = trunc i64 %bitcast_ln55_26

]]></Node>
<StgValue><ssdm name="trunc_ln55_26"/></StgValue>
</operation>

<operation id="1189" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:852 %bitcast_ln55_27 = bitcast i64 %min_p_153

]]></Node>
<StgValue><ssdm name="bitcast_ln55_27"/></StgValue>
</operation>

<operation id="1190" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:853 %tmp_342 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:854 %trunc_ln55_27 = trunc i64 %bitcast_ln55_27

]]></Node>
<StgValue><ssdm name="trunc_ln55_27"/></StgValue>
</operation>

<operation id="1192" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:855 %icmp_ln55_52 = icmp_ne  i11 %tmp_341, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_52"/></StgValue>
</operation>

<operation id="1193" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:856 %icmp_ln55_53 = icmp_eq  i52 %trunc_ln55_26, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_53"/></StgValue>
</operation>

<operation id="1194" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:857 %or_ln55_57 = or i1 %icmp_ln55_53, i1 %icmp_ln55_52

]]></Node>
<StgValue><ssdm name="or_ln55_57"/></StgValue>
</operation>

<operation id="1195" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:858 %icmp_ln55_54 = icmp_ne  i11 %tmp_342, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_54"/></StgValue>
</operation>

<operation id="1196" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:859 %icmp_ln55_55 = icmp_eq  i52 %trunc_ln55_27, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_55"/></StgValue>
</operation>

<operation id="1197" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:860 %or_ln55_58 = or i1 %icmp_ln55_55, i1 %icmp_ln55_54

]]></Node>
<StgValue><ssdm name="or_ln55_58"/></StgValue>
</operation>

<operation id="1198" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:861 %and_ln55_26 = and i1 %or_ln55_57, i1 %or_ln55_58

]]></Node>
<StgValue><ssdm name="and_ln55_26"/></StgValue>
</operation>

<operation id="1199" st_id="35" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:862 %tmp_343 = fcmp_olt  i64 %p_75, i64 %min_p_153

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1200" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:863 %and_ln55_27 = and i1 %and_ln55_26, i1 %tmp_343

]]></Node>
<StgValue><ssdm name="and_ln55_27"/></StgValue>
</operation>

<operation id="1201" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:864 %min_p_155 = select i1 %and_ln55_27, i64 %p_75, i64 %min_p_153

]]></Node>
<StgValue><ssdm name="min_p_155"/></StgValue>
</operation>

<operation id="1202" st_id="35" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:905 %tmp_346 = fcmp_olt  i64 %p_76, i64 %min_p_155

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1203" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:959 %p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_78"/></StgValue>
</operation>

<operation id="1204" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:960 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_78, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1205" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1206" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1207" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1208" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1096 %bitcast_ln54_62 = bitcast i64 %tmp_372

]]></Node>
<StgValue><ssdm name="bitcast_ln54_62"/></StgValue>
</operation>

<operation id="1209" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1210" st_id="35" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1120 %llike_load_47 = load i12 %llike_addr_86

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="1211" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1121 %zext_ln54_123 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_123"/></StgValue>
</operation>

<operation id="1212" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1122 %lshr_ln54_48 = lshr i128 %llike_load_47, i128 %zext_ln54_123

]]></Node>
<StgValue><ssdm name="lshr_ln54_48"/></StgValue>
</operation>

<operation id="1213" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1123 %trunc_ln54_57 = trunc i128 %lshr_ln54_48

]]></Node>
<StgValue><ssdm name="trunc_ln54_57"/></StgValue>
</operation>

<operation id="1214" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1124 %bitcast_ln54_63 = bitcast i64 %trunc_ln54_57

]]></Node>
<StgValue><ssdm name="bitcast_ln54_63"/></StgValue>
</operation>

<operation id="1215" st_id="35" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1125 %llike_1_load_48 = load i12 %llike_1_addr_86

]]></Node>
<StgValue><ssdm name="llike_1_load_48"/></StgValue>
</operation>

<operation id="1216" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1126 %zext_ln54_124 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_124"/></StgValue>
</operation>

<operation id="1217" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1127 %lshr_ln54_49 = lshr i128 %llike_1_load_48, i128 %zext_ln54_124

]]></Node>
<StgValue><ssdm name="lshr_ln54_49"/></StgValue>
</operation>

<operation id="1218" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1128 %trunc_ln54_58 = trunc i128 %lshr_ln54_49

]]></Node>
<StgValue><ssdm name="trunc_ln54_58"/></StgValue>
</operation>

<operation id="1219" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1129 %bitcast_ln54_64 = bitcast i64 %trunc_ln54_58

]]></Node>
<StgValue><ssdm name="bitcast_ln54_64"/></StgValue>
</operation>

<operation id="1220" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1130 %tmp_270 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_63, i64 %bitcast_ln54_64, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1221" st_id="35" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1153 %llike_load_49 = load i12 %llike_addr_87

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="1222" st_id="35" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1158 %llike_1_load_50 = load i12 %llike_1_addr_87

]]></Node>
<StgValue><ssdm name="llike_1_load_50"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1223" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:90 %or_ln54_23 = or i12 %tmp_s, i12 24

]]></Node>
<StgValue><ssdm name="or_ln54_23"/></StgValue>
</operation>

<operation id="1224" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:91 %zext_ln54_32 = zext i12 %or_ln54_23

]]></Node>
<StgValue><ssdm name="zext_ln54_32"/></StgValue>
</operation>

<operation id="1225" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:92 %llike_addr_88 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="llike_addr_88"/></StgValue>
</operation>

<operation id="1226" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:234 %llike_1_addr_88 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="llike_1_addr_88"/></StgValue>
</operation>

<operation id="1227" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:892 %bitcast_ln55_28 = bitcast i64 %p_76

]]></Node>
<StgValue><ssdm name="bitcast_ln55_28"/></StgValue>
</operation>

<operation id="1228" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:893 %tmp_344 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_28, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1229" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:894 %trunc_ln55_28 = trunc i64 %bitcast_ln55_28

]]></Node>
<StgValue><ssdm name="trunc_ln55_28"/></StgValue>
</operation>

<operation id="1230" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:895 %bitcast_ln55_29 = bitcast i64 %min_p_155

]]></Node>
<StgValue><ssdm name="bitcast_ln55_29"/></StgValue>
</operation>

<operation id="1231" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:896 %tmp_345 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:897 %trunc_ln55_29 = trunc i64 %bitcast_ln55_29

]]></Node>
<StgValue><ssdm name="trunc_ln55_29"/></StgValue>
</operation>

<operation id="1233" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:898 %icmp_ln55_56 = icmp_ne  i11 %tmp_344, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_56"/></StgValue>
</operation>

<operation id="1234" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:899 %icmp_ln55_57 = icmp_eq  i52 %trunc_ln55_28, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_57"/></StgValue>
</operation>

<operation id="1235" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:900 %or_ln55_59 = or i1 %icmp_ln55_57, i1 %icmp_ln55_56

]]></Node>
<StgValue><ssdm name="or_ln55_59"/></StgValue>
</operation>

<operation id="1236" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:901 %icmp_ln55_58 = icmp_ne  i11 %tmp_345, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_58"/></StgValue>
</operation>

<operation id="1237" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:902 %icmp_ln55_59 = icmp_eq  i52 %trunc_ln55_29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_59"/></StgValue>
</operation>

<operation id="1238" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:903 %or_ln55_60 = or i1 %icmp_ln55_59, i1 %icmp_ln55_58

]]></Node>
<StgValue><ssdm name="or_ln55_60"/></StgValue>
</operation>

<operation id="1239" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:904 %and_ln55_28 = and i1 %or_ln55_59, i1 %or_ln55_60

]]></Node>
<StgValue><ssdm name="and_ln55_28"/></StgValue>
</operation>

<operation id="1240" st_id="36" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:905 %tmp_346 = fcmp_olt  i64 %p_76, i64 %min_p_155

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1241" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:906 %and_ln55_29 = and i1 %and_ln55_28, i1 %tmp_346

]]></Node>
<StgValue><ssdm name="and_ln55_29"/></StgValue>
</operation>

<operation id="1242" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:907 %min_p_157 = select i1 %and_ln55_29, i64 %p_76, i64 %min_p_155

]]></Node>
<StgValue><ssdm name="min_p_157"/></StgValue>
</operation>

<operation id="1243" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:908 %select_ln55_27 = select i1 %and_ln55_29, i4 15, i4 14

]]></Node>
<StgValue><ssdm name="select_ln55_27"/></StgValue>
</operation>

<operation id="1244" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:909 %or_ln55_6 = or i1 %and_ln55_29, i1 %and_ln55_27

]]></Node>
<StgValue><ssdm name="or_ln55_6"/></StgValue>
</operation>

<operation id="1245" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:910 %min_s_41 = select i1 %or_ln55_6, i4 %select_ln55_27, i4 %min_s_40

]]></Node>
<StgValue><ssdm name="min_s_41"/></StgValue>
</operation>

<operation id="1246" st_id="36" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:942 %tmp_352 = fcmp_olt  i64 %p_77, i64 %min_p_157

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1247" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:995 %p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_79"/></StgValue>
</operation>

<operation id="1248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:996 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_79, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1249" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1250" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1251" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1252" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1132 %bitcast_ln54_65 = bitcast i64 %tmp_377

]]></Node>
<StgValue><ssdm name="bitcast_ln54_65"/></StgValue>
</operation>

<operation id="1253" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1254" st_id="36" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1153 %llike_load_49 = load i12 %llike_addr_87

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="1255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1154 %zext_ln54_125 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_125"/></StgValue>
</operation>

<operation id="1256" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1155 %lshr_ln54_50 = lshr i128 %llike_load_49, i128 %zext_ln54_125

]]></Node>
<StgValue><ssdm name="lshr_ln54_50"/></StgValue>
</operation>

<operation id="1257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1156 %trunc_ln54_59 = trunc i128 %lshr_ln54_50

]]></Node>
<StgValue><ssdm name="trunc_ln54_59"/></StgValue>
</operation>

<operation id="1258" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1157 %bitcast_ln54_66 = bitcast i64 %trunc_ln54_59

]]></Node>
<StgValue><ssdm name="bitcast_ln54_66"/></StgValue>
</operation>

<operation id="1259" st_id="36" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1158 %llike_1_load_50 = load i12 %llike_1_addr_87

]]></Node>
<StgValue><ssdm name="llike_1_load_50"/></StgValue>
</operation>

<operation id="1260" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1159 %zext_ln54_126 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_126"/></StgValue>
</operation>

<operation id="1261" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1160 %lshr_ln54_51 = lshr i128 %llike_1_load_50, i128 %zext_ln54_126

]]></Node>
<StgValue><ssdm name="lshr_ln54_51"/></StgValue>
</operation>

<operation id="1262" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1161 %trunc_ln54_60 = trunc i128 %lshr_ln54_51

]]></Node>
<StgValue><ssdm name="trunc_ln54_60"/></StgValue>
</operation>

<operation id="1263" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1162 %bitcast_ln54_67 = bitcast i64 %trunc_ln54_60

]]></Node>
<StgValue><ssdm name="bitcast_ln54_67"/></StgValue>
</operation>

<operation id="1264" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1163 %tmp_281 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_66, i64 %bitcast_ln54_67, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1265" st_id="36" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1189 %llike_load_51 = load i12 %llike_addr_88

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="1266" st_id="36" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1194 %llike_1_load_52 = load i12 %llike_1_addr_88

]]></Node>
<StgValue><ssdm name="llike_1_load_52"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1267" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:93 %or_ln54_24 = or i12 %tmp_s, i12 25

]]></Node>
<StgValue><ssdm name="or_ln54_24"/></StgValue>
</operation>

<operation id="1268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:94 %zext_ln54_33 = zext i12 %or_ln54_24

]]></Node>
<StgValue><ssdm name="zext_ln54_33"/></StgValue>
</operation>

<operation id="1269" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:95 %llike_addr_89 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_33

]]></Node>
<StgValue><ssdm name="llike_addr_89"/></StgValue>
</operation>

<operation id="1270" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:235 %llike_1_addr_89 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_33

]]></Node>
<StgValue><ssdm name="llike_1_addr_89"/></StgValue>
</operation>

<operation id="1271" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:929 %bitcast_ln55_30 = bitcast i64 %p_77

]]></Node>
<StgValue><ssdm name="bitcast_ln55_30"/></StgValue>
</operation>

<operation id="1272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:930 %tmp_349 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_30, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1273" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:931 %trunc_ln55_30 = trunc i64 %bitcast_ln55_30

]]></Node>
<StgValue><ssdm name="trunc_ln55_30"/></StgValue>
</operation>

<operation id="1274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:932 %bitcast_ln55_31 = bitcast i64 %min_p_157

]]></Node>
<StgValue><ssdm name="bitcast_ln55_31"/></StgValue>
</operation>

<operation id="1275" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:933 %tmp_351 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_31, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:934 %trunc_ln55_31 = trunc i64 %bitcast_ln55_31

]]></Node>
<StgValue><ssdm name="trunc_ln55_31"/></StgValue>
</operation>

<operation id="1277" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:935 %icmp_ln55_60 = icmp_ne  i11 %tmp_349, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_60"/></StgValue>
</operation>

<operation id="1278" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:936 %icmp_ln55_61 = icmp_eq  i52 %trunc_ln55_30, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_61"/></StgValue>
</operation>

<operation id="1279" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:937 %or_ln55_61 = or i1 %icmp_ln55_61, i1 %icmp_ln55_60

]]></Node>
<StgValue><ssdm name="or_ln55_61"/></StgValue>
</operation>

<operation id="1280" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:938 %icmp_ln55_62 = icmp_ne  i11 %tmp_351, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_62"/></StgValue>
</operation>

<operation id="1281" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:939 %icmp_ln55_63 = icmp_eq  i52 %trunc_ln55_31, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_63"/></StgValue>
</operation>

<operation id="1282" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:940 %or_ln55_62 = or i1 %icmp_ln55_63, i1 %icmp_ln55_62

]]></Node>
<StgValue><ssdm name="or_ln55_62"/></StgValue>
</operation>

<operation id="1283" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:941 %and_ln55_30 = and i1 %or_ln55_61, i1 %or_ln55_62

]]></Node>
<StgValue><ssdm name="and_ln55_30"/></StgValue>
</operation>

<operation id="1284" st_id="37" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:942 %tmp_352 = fcmp_olt  i64 %p_77, i64 %min_p_157

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1285" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:943 %and_ln55_31 = and i1 %and_ln55_30, i1 %tmp_352

]]></Node>
<StgValue><ssdm name="and_ln55_31"/></StgValue>
</operation>

<operation id="1286" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:944 %min_p_159 = select i1 %and_ln55_31, i64 %p_77, i64 %min_p_157

]]></Node>
<StgValue><ssdm name="min_p_159"/></StgValue>
</operation>

<operation id="1287" st_id="37" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:975 %tmp_356 = fcmp_olt  i64 %p_78, i64 %min_p_159

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1288" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1028 %p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_80"/></StgValue>
</operation>

<operation id="1289" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1029 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_80, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1290" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1291" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1292" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1293" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1165 %bitcast_ln54_68 = bitcast i64 %tmp_381

]]></Node>
<StgValue><ssdm name="bitcast_ln54_68"/></StgValue>
</operation>

<operation id="1294" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1295" st_id="37" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1189 %llike_load_51 = load i12 %llike_addr_88

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="1296" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1190 %zext_ln54_127 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_127"/></StgValue>
</operation>

<operation id="1297" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1191 %lshr_ln54_52 = lshr i128 %llike_load_51, i128 %zext_ln54_127

]]></Node>
<StgValue><ssdm name="lshr_ln54_52"/></StgValue>
</operation>

<operation id="1298" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1192 %trunc_ln54_61 = trunc i128 %lshr_ln54_52

]]></Node>
<StgValue><ssdm name="trunc_ln54_61"/></StgValue>
</operation>

<operation id="1299" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1193 %bitcast_ln54_69 = bitcast i64 %trunc_ln54_61

]]></Node>
<StgValue><ssdm name="bitcast_ln54_69"/></StgValue>
</operation>

<operation id="1300" st_id="37" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1194 %llike_1_load_52 = load i12 %llike_1_addr_88

]]></Node>
<StgValue><ssdm name="llike_1_load_52"/></StgValue>
</operation>

<operation id="1301" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1195 %zext_ln54_128 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_128"/></StgValue>
</operation>

<operation id="1302" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1196 %lshr_ln54_53 = lshr i128 %llike_1_load_52, i128 %zext_ln54_128

]]></Node>
<StgValue><ssdm name="lshr_ln54_53"/></StgValue>
</operation>

<operation id="1303" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1197 %trunc_ln54_62 = trunc i128 %lshr_ln54_53

]]></Node>
<StgValue><ssdm name="trunc_ln54_62"/></StgValue>
</operation>

<operation id="1304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1198 %bitcast_ln54_70 = bitcast i64 %trunc_ln54_62

]]></Node>
<StgValue><ssdm name="bitcast_ln54_70"/></StgValue>
</operation>

<operation id="1305" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1199 %tmp_292 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_69, i64 %bitcast_ln54_70, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1306" st_id="37" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1222 %llike_load_53 = load i12 %llike_addr_89

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="1307" st_id="37" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1227 %llike_1_load_54 = load i12 %llike_1_addr_89

]]></Node>
<StgValue><ssdm name="llike_1_load_54"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1308" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:96 %or_ln54_25 = or i12 %tmp_s, i12 26

]]></Node>
<StgValue><ssdm name="or_ln54_25"/></StgValue>
</operation>

<operation id="1309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:97 %zext_ln54_34 = zext i12 %or_ln54_25

]]></Node>
<StgValue><ssdm name="zext_ln54_34"/></StgValue>
</operation>

<operation id="1310" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:98 %llike_addr_90 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="llike_addr_90"/></StgValue>
</operation>

<operation id="1311" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:236 %llike_1_addr_90 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="llike_1_addr_90"/></StgValue>
</operation>

<operation id="1312" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:911 %zext_ln55_2 = zext i4 %min_s_41

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="1313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:962 %bitcast_ln55_32 = bitcast i64 %p_78

]]></Node>
<StgValue><ssdm name="bitcast_ln55_32"/></StgValue>
</operation>

<operation id="1314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:963 %tmp_354 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_32, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:964 %trunc_ln55_32 = trunc i64 %bitcast_ln55_32

]]></Node>
<StgValue><ssdm name="trunc_ln55_32"/></StgValue>
</operation>

<operation id="1316" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:965 %bitcast_ln55_33 = bitcast i64 %min_p_159

]]></Node>
<StgValue><ssdm name="bitcast_ln55_33"/></StgValue>
</operation>

<operation id="1317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:966 %tmp_355 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_33, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1318" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:967 %trunc_ln55_33 = trunc i64 %bitcast_ln55_33

]]></Node>
<StgValue><ssdm name="trunc_ln55_33"/></StgValue>
</operation>

<operation id="1319" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:968 %icmp_ln55_64 = icmp_ne  i11 %tmp_354, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_64"/></StgValue>
</operation>

<operation id="1320" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:969 %icmp_ln55_65 = icmp_eq  i52 %trunc_ln55_32, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_65"/></StgValue>
</operation>

<operation id="1321" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:970 %or_ln55_63 = or i1 %icmp_ln55_65, i1 %icmp_ln55_64

]]></Node>
<StgValue><ssdm name="or_ln55_63"/></StgValue>
</operation>

<operation id="1322" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:971 %icmp_ln55_66 = icmp_ne  i11 %tmp_355, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_66"/></StgValue>
</operation>

<operation id="1323" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:972 %icmp_ln55_67 = icmp_eq  i52 %trunc_ln55_33, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_67"/></StgValue>
</operation>

<operation id="1324" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:973 %or_ln55_64 = or i1 %icmp_ln55_67, i1 %icmp_ln55_66

]]></Node>
<StgValue><ssdm name="or_ln55_64"/></StgValue>
</operation>

<operation id="1325" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:974 %and_ln55_32 = and i1 %or_ln55_63, i1 %or_ln55_64

]]></Node>
<StgValue><ssdm name="and_ln55_32"/></StgValue>
</operation>

<operation id="1326" st_id="38" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:975 %tmp_356 = fcmp_olt  i64 %p_78, i64 %min_p_159

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1327" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:976 %and_ln55_33 = and i1 %and_ln55_32, i1 %tmp_356

]]></Node>
<StgValue><ssdm name="and_ln55_33"/></StgValue>
</operation>

<operation id="1328" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:977 %min_p_161 = select i1 %and_ln55_33, i64 %p_78, i64 %min_p_159

]]></Node>
<StgValue><ssdm name="min_p_161"/></StgValue>
</operation>

<operation id="1329" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:978 %select_ln55_28 = select i1 %and_ln55_33, i5 17, i5 16

]]></Node>
<StgValue><ssdm name="select_ln55_28"/></StgValue>
</operation>

<operation id="1330" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:979 %or_ln55_7 = or i1 %and_ln55_33, i1 %and_ln55_31

]]></Node>
<StgValue><ssdm name="or_ln55_7"/></StgValue>
</operation>

<operation id="1331" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:980 %min_s_42 = select i1 %or_ln55_7, i5 %select_ln55_28, i5 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="min_s_42"/></StgValue>
</operation>

<operation id="1332" st_id="38" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1011 %tmp_361 = fcmp_olt  i64 %p_79, i64 %min_p_161

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1333" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1064 %p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_81"/></StgValue>
</operation>

<operation id="1334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1065 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_81, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1335" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1336" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1337" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1201 %bitcast_ln54_71 = bitcast i64 %tmp_386

]]></Node>
<StgValue><ssdm name="bitcast_ln54_71"/></StgValue>
</operation>

<operation id="1339" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1340" st_id="38" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1222 %llike_load_53 = load i12 %llike_addr_89

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="1341" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1223 %zext_ln54_129 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_129"/></StgValue>
</operation>

<operation id="1342" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1224 %lshr_ln54_54 = lshr i128 %llike_load_53, i128 %zext_ln54_129

]]></Node>
<StgValue><ssdm name="lshr_ln54_54"/></StgValue>
</operation>

<operation id="1343" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1225 %trunc_ln54_63 = trunc i128 %lshr_ln54_54

]]></Node>
<StgValue><ssdm name="trunc_ln54_63"/></StgValue>
</operation>

<operation id="1344" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1226 %bitcast_ln54_72 = bitcast i64 %trunc_ln54_63

]]></Node>
<StgValue><ssdm name="bitcast_ln54_72"/></StgValue>
</operation>

<operation id="1345" st_id="38" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1227 %llike_1_load_54 = load i12 %llike_1_addr_89

]]></Node>
<StgValue><ssdm name="llike_1_load_54"/></StgValue>
</operation>

<operation id="1346" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1228 %zext_ln54_130 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_130"/></StgValue>
</operation>

<operation id="1347" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1229 %lshr_ln54_55 = lshr i128 %llike_1_load_54, i128 %zext_ln54_130

]]></Node>
<StgValue><ssdm name="lshr_ln54_55"/></StgValue>
</operation>

<operation id="1348" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1230 %trunc_ln54_64 = trunc i128 %lshr_ln54_55

]]></Node>
<StgValue><ssdm name="trunc_ln54_64"/></StgValue>
</operation>

<operation id="1349" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1231 %bitcast_ln54_73 = bitcast i64 %trunc_ln54_64

]]></Node>
<StgValue><ssdm name="bitcast_ln54_73"/></StgValue>
</operation>

<operation id="1350" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1232 %tmp_303 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_72, i64 %bitcast_ln54_73, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1351" st_id="38" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1258 %llike_load_55 = load i12 %llike_addr_90

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="1352" st_id="38" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1263 %llike_1_load_56 = load i12 %llike_1_addr_90

]]></Node>
<StgValue><ssdm name="llike_1_load_56"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1353" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:99 %or_ln54_26 = or i12 %tmp_s, i12 27

]]></Node>
<StgValue><ssdm name="or_ln54_26"/></StgValue>
</operation>

<operation id="1354" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:100 %zext_ln54_35 = zext i12 %or_ln54_26

]]></Node>
<StgValue><ssdm name="zext_ln54_35"/></StgValue>
</operation>

<operation id="1355" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:101 %llike_addr_91 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="llike_addr_91"/></StgValue>
</operation>

<operation id="1356" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:237 %llike_1_addr_91 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="llike_1_addr_91"/></StgValue>
</operation>

<operation id="1357" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:998 %bitcast_ln55_34 = bitcast i64 %p_79

]]></Node>
<StgValue><ssdm name="bitcast_ln55_34"/></StgValue>
</operation>

<operation id="1358" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:999 %tmp_358 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_34, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1359" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1000 %trunc_ln55_34 = trunc i64 %bitcast_ln55_34

]]></Node>
<StgValue><ssdm name="trunc_ln55_34"/></StgValue>
</operation>

<operation id="1360" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1001 %bitcast_ln55_35 = bitcast i64 %min_p_161

]]></Node>
<StgValue><ssdm name="bitcast_ln55_35"/></StgValue>
</operation>

<operation id="1361" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1002 %tmp_360 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_35, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1362" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1003 %trunc_ln55_35 = trunc i64 %bitcast_ln55_35

]]></Node>
<StgValue><ssdm name="trunc_ln55_35"/></StgValue>
</operation>

<operation id="1363" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1004 %icmp_ln55_68 = icmp_ne  i11 %tmp_358, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_68"/></StgValue>
</operation>

<operation id="1364" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1005 %icmp_ln55_69 = icmp_eq  i52 %trunc_ln55_34, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_69"/></StgValue>
</operation>

<operation id="1365" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1006 %or_ln55_65 = or i1 %icmp_ln55_69, i1 %icmp_ln55_68

]]></Node>
<StgValue><ssdm name="or_ln55_65"/></StgValue>
</operation>

<operation id="1366" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1007 %icmp_ln55_70 = icmp_ne  i11 %tmp_360, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_70"/></StgValue>
</operation>

<operation id="1367" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1008 %icmp_ln55_71 = icmp_eq  i52 %trunc_ln55_35, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_71"/></StgValue>
</operation>

<operation id="1368" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1009 %or_ln55_66 = or i1 %icmp_ln55_71, i1 %icmp_ln55_70

]]></Node>
<StgValue><ssdm name="or_ln55_66"/></StgValue>
</operation>

<operation id="1369" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1010 %and_ln55_34 = and i1 %or_ln55_65, i1 %or_ln55_66

]]></Node>
<StgValue><ssdm name="and_ln55_34"/></StgValue>
</operation>

<operation id="1370" st_id="39" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1011 %tmp_361 = fcmp_olt  i64 %p_79, i64 %min_p_161

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1371" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1012 %and_ln55_35 = and i1 %and_ln55_34, i1 %tmp_361

]]></Node>
<StgValue><ssdm name="and_ln55_35"/></StgValue>
</operation>

<operation id="1372" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1013 %min_p_163 = select i1 %and_ln55_35, i64 %p_79, i64 %min_p_161

]]></Node>
<StgValue><ssdm name="min_p_163"/></StgValue>
</operation>

<operation id="1373" st_id="39" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1044 %tmp_366 = fcmp_olt  i64 %p_80, i64 %min_p_163

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1374" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1097 %p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_82"/></StgValue>
</operation>

<operation id="1375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1098 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_82, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1376" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1377" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1378" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1379" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1234 %bitcast_ln54_74 = bitcast i64 %tmp_18

]]></Node>
<StgValue><ssdm name="bitcast_ln54_74"/></StgValue>
</operation>

<operation id="1380" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1381" st_id="39" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1258 %llike_load_55 = load i12 %llike_addr_90

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="1382" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1259 %zext_ln54_131 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_131"/></StgValue>
</operation>

<operation id="1383" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1260 %lshr_ln54_56 = lshr i128 %llike_load_55, i128 %zext_ln54_131

]]></Node>
<StgValue><ssdm name="lshr_ln54_56"/></StgValue>
</operation>

<operation id="1384" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1261 %trunc_ln54_65 = trunc i128 %lshr_ln54_56

]]></Node>
<StgValue><ssdm name="trunc_ln54_65"/></StgValue>
</operation>

<operation id="1385" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1262 %bitcast_ln54_75 = bitcast i64 %trunc_ln54_65

]]></Node>
<StgValue><ssdm name="bitcast_ln54_75"/></StgValue>
</operation>

<operation id="1386" st_id="39" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1263 %llike_1_load_56 = load i12 %llike_1_addr_90

]]></Node>
<StgValue><ssdm name="llike_1_load_56"/></StgValue>
</operation>

<operation id="1387" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1264 %zext_ln54_132 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_132"/></StgValue>
</operation>

<operation id="1388" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1265 %lshr_ln54_57 = lshr i128 %llike_1_load_56, i128 %zext_ln54_132

]]></Node>
<StgValue><ssdm name="lshr_ln54_57"/></StgValue>
</operation>

<operation id="1389" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1266 %trunc_ln54_66 = trunc i128 %lshr_ln54_57

]]></Node>
<StgValue><ssdm name="trunc_ln54_66"/></StgValue>
</operation>

<operation id="1390" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1267 %bitcast_ln54_76 = bitcast i64 %trunc_ln54_66

]]></Node>
<StgValue><ssdm name="bitcast_ln54_76"/></StgValue>
</operation>

<operation id="1391" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1268 %tmp_314 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_75, i64 %bitcast_ln54_76, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1392" st_id="39" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1291 %llike_load_57 = load i12 %llike_addr_91

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="1393" st_id="39" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1296 %llike_1_load_58 = load i12 %llike_1_addr_91

]]></Node>
<StgValue><ssdm name="llike_1_load_58"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1394" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:102 %or_ln54_27 = or i12 %tmp_s, i12 28

]]></Node>
<StgValue><ssdm name="or_ln54_27"/></StgValue>
</operation>

<operation id="1395" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:103 %zext_ln54_36 = zext i12 %or_ln54_27

]]></Node>
<StgValue><ssdm name="zext_ln54_36"/></StgValue>
</operation>

<operation id="1396" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:104 %llike_addr_92 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="llike_addr_92"/></StgValue>
</operation>

<operation id="1397" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:238 %llike_1_addr_92 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="llike_1_addr_92"/></StgValue>
</operation>

<operation id="1398" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1031 %bitcast_ln55_36 = bitcast i64 %p_80

]]></Node>
<StgValue><ssdm name="bitcast_ln55_36"/></StgValue>
</operation>

<operation id="1399" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1032 %tmp_364 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_36, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1400" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1033 %trunc_ln55_36 = trunc i64 %bitcast_ln55_36

]]></Node>
<StgValue><ssdm name="trunc_ln55_36"/></StgValue>
</operation>

<operation id="1401" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1034 %bitcast_ln55_37 = bitcast i64 %min_p_163

]]></Node>
<StgValue><ssdm name="bitcast_ln55_37"/></StgValue>
</operation>

<operation id="1402" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1035 %tmp_365 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1403" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1036 %trunc_ln55_37 = trunc i64 %bitcast_ln55_37

]]></Node>
<StgValue><ssdm name="trunc_ln55_37"/></StgValue>
</operation>

<operation id="1404" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1037 %icmp_ln55_72 = icmp_ne  i11 %tmp_364, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_72"/></StgValue>
</operation>

<operation id="1405" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1038 %icmp_ln55_73 = icmp_eq  i52 %trunc_ln55_36, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_73"/></StgValue>
</operation>

<operation id="1406" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1039 %or_ln55_67 = or i1 %icmp_ln55_73, i1 %icmp_ln55_72

]]></Node>
<StgValue><ssdm name="or_ln55_67"/></StgValue>
</operation>

<operation id="1407" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1040 %icmp_ln55_74 = icmp_ne  i11 %tmp_365, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_74"/></StgValue>
</operation>

<operation id="1408" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1041 %icmp_ln55_75 = icmp_eq  i52 %trunc_ln55_37, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_75"/></StgValue>
</operation>

<operation id="1409" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1042 %or_ln55_68 = or i1 %icmp_ln55_75, i1 %icmp_ln55_74

]]></Node>
<StgValue><ssdm name="or_ln55_68"/></StgValue>
</operation>

<operation id="1410" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1043 %and_ln55_36 = and i1 %or_ln55_67, i1 %or_ln55_68

]]></Node>
<StgValue><ssdm name="and_ln55_36"/></StgValue>
</operation>

<operation id="1411" st_id="40" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1044 %tmp_366 = fcmp_olt  i64 %p_80, i64 %min_p_163

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1412" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1045 %and_ln55_37 = and i1 %and_ln55_36, i1 %tmp_366

]]></Node>
<StgValue><ssdm name="and_ln55_37"/></StgValue>
</operation>

<operation id="1413" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1046 %min_p_165 = select i1 %and_ln55_37, i64 %p_80, i64 %min_p_163

]]></Node>
<StgValue><ssdm name="min_p_165"/></StgValue>
</operation>

<operation id="1414" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1047 %select_ln55_32 = select i1 %and_ln55_37, i5 19, i5 18

]]></Node>
<StgValue><ssdm name="select_ln55_32"/></StgValue>
</operation>

<operation id="1415" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1048 %or_ln55_8 = or i1 %and_ln55_37, i1 %and_ln55_35

]]></Node>
<StgValue><ssdm name="or_ln55_8"/></StgValue>
</operation>

<operation id="1416" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1049 %min_s_43 = select i1 %or_ln55_8, i5 %select_ln55_32, i5 %min_s_42

]]></Node>
<StgValue><ssdm name="min_s_43"/></StgValue>
</operation>

<operation id="1417" st_id="40" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1080 %tmp_370 = fcmp_olt  i64 %p_81, i64 %min_p_165

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1418" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1133 %p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="p_83"/></StgValue>
</operation>

<operation id="1419" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1134 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_83, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1420" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1421" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1422" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1423" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1270 %bitcast_ln54_77 = bitcast i64 %tmp_19

]]></Node>
<StgValue><ssdm name="bitcast_ln54_77"/></StgValue>
</operation>

<operation id="1424" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1425" st_id="40" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1291 %llike_load_57 = load i12 %llike_addr_91

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="1426" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1292 %zext_ln54_133 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_133"/></StgValue>
</operation>

<operation id="1427" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1293 %lshr_ln54_58 = lshr i128 %llike_load_57, i128 %zext_ln54_133

]]></Node>
<StgValue><ssdm name="lshr_ln54_58"/></StgValue>
</operation>

<operation id="1428" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1294 %trunc_ln54_67 = trunc i128 %lshr_ln54_58

]]></Node>
<StgValue><ssdm name="trunc_ln54_67"/></StgValue>
</operation>

<operation id="1429" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1295 %bitcast_ln54_78 = bitcast i64 %trunc_ln54_67

]]></Node>
<StgValue><ssdm name="bitcast_ln54_78"/></StgValue>
</operation>

<operation id="1430" st_id="40" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1296 %llike_1_load_58 = load i12 %llike_1_addr_91

]]></Node>
<StgValue><ssdm name="llike_1_load_58"/></StgValue>
</operation>

<operation id="1431" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1297 %zext_ln54_134 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_134"/></StgValue>
</operation>

<operation id="1432" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1298 %lshr_ln54_59 = lshr i128 %llike_1_load_58, i128 %zext_ln54_134

]]></Node>
<StgValue><ssdm name="lshr_ln54_59"/></StgValue>
</operation>

<operation id="1433" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1299 %trunc_ln54_68 = trunc i128 %lshr_ln54_59

]]></Node>
<StgValue><ssdm name="trunc_ln54_68"/></StgValue>
</operation>

<operation id="1434" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1300 %bitcast_ln54_79 = bitcast i64 %trunc_ln54_68

]]></Node>
<StgValue><ssdm name="bitcast_ln54_79"/></StgValue>
</operation>

<operation id="1435" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1301 %tmp_325 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_78, i64 %bitcast_ln54_79, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1436" st_id="40" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1327 %llike_load_59 = load i12 %llike_addr_92

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="1437" st_id="40" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1332 %llike_1_load_60 = load i12 %llike_1_addr_92

]]></Node>
<StgValue><ssdm name="llike_1_load_60"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1438" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:105 %or_ln54_28 = or i12 %tmp_s, i12 29

]]></Node>
<StgValue><ssdm name="or_ln54_28"/></StgValue>
</operation>

<operation id="1439" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:106 %zext_ln54_37 = zext i12 %or_ln54_28

]]></Node>
<StgValue><ssdm name="zext_ln54_37"/></StgValue>
</operation>

<operation id="1440" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:107 %llike_addr_93 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="llike_addr_93"/></StgValue>
</operation>

<operation id="1441" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:239 %llike_1_addr_93 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="llike_1_addr_93"/></StgValue>
</operation>

<operation id="1442" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1067 %bitcast_ln55_38 = bitcast i64 %p_81

]]></Node>
<StgValue><ssdm name="bitcast_ln55_38"/></StgValue>
</operation>

<operation id="1443" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1068 %tmp_368 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1444" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1069 %trunc_ln55_38 = trunc i64 %bitcast_ln55_38

]]></Node>
<StgValue><ssdm name="trunc_ln55_38"/></StgValue>
</operation>

<operation id="1445" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1070 %bitcast_ln55_39 = bitcast i64 %min_p_165

]]></Node>
<StgValue><ssdm name="bitcast_ln55_39"/></StgValue>
</operation>

<operation id="1446" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1071 %tmp_369 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_39, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1447" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1072 %trunc_ln55_39 = trunc i64 %bitcast_ln55_39

]]></Node>
<StgValue><ssdm name="trunc_ln55_39"/></StgValue>
</operation>

<operation id="1448" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1073 %icmp_ln55_76 = icmp_ne  i11 %tmp_368, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_76"/></StgValue>
</operation>

<operation id="1449" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1074 %icmp_ln55_77 = icmp_eq  i52 %trunc_ln55_38, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_77"/></StgValue>
</operation>

<operation id="1450" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1075 %or_ln55_69 = or i1 %icmp_ln55_77, i1 %icmp_ln55_76

]]></Node>
<StgValue><ssdm name="or_ln55_69"/></StgValue>
</operation>

<operation id="1451" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1076 %icmp_ln55_78 = icmp_ne  i11 %tmp_369, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_78"/></StgValue>
</operation>

<operation id="1452" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1077 %icmp_ln55_79 = icmp_eq  i52 %trunc_ln55_39, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_79"/></StgValue>
</operation>

<operation id="1453" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1078 %or_ln55_70 = or i1 %icmp_ln55_79, i1 %icmp_ln55_78

]]></Node>
<StgValue><ssdm name="or_ln55_70"/></StgValue>
</operation>

<operation id="1454" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1079 %and_ln55_38 = and i1 %or_ln55_69, i1 %or_ln55_70

]]></Node>
<StgValue><ssdm name="and_ln55_38"/></StgValue>
</operation>

<operation id="1455" st_id="41" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1080 %tmp_370 = fcmp_olt  i64 %p_81, i64 %min_p_165

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1456" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1081 %and_ln55_39 = and i1 %and_ln55_38, i1 %tmp_370

]]></Node>
<StgValue><ssdm name="and_ln55_39"/></StgValue>
</operation>

<operation id="1457" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1082 %min_p_167 = select i1 %and_ln55_39, i64 %p_81, i64 %min_p_165

]]></Node>
<StgValue><ssdm name="min_p_167"/></StgValue>
</operation>

<operation id="1458" st_id="41" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1113 %tmp_376 = fcmp_olt  i64 %p_82, i64 %min_p_167

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1459" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1166 %p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68

]]></Node>
<StgValue><ssdm name="p_84"/></StgValue>
</operation>

<operation id="1460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1167 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_84, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1461" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1462" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1463" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1464" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1303 %bitcast_ln54_80 = bitcast i64 %tmp_20

]]></Node>
<StgValue><ssdm name="bitcast_ln54_80"/></StgValue>
</operation>

<operation id="1465" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1466" st_id="41" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1327 %llike_load_59 = load i12 %llike_addr_92

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="1467" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1328 %zext_ln54_135 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_135"/></StgValue>
</operation>

<operation id="1468" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1329 %lshr_ln54_60 = lshr i128 %llike_load_59, i128 %zext_ln54_135

]]></Node>
<StgValue><ssdm name="lshr_ln54_60"/></StgValue>
</operation>

<operation id="1469" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1330 %trunc_ln54_69 = trunc i128 %lshr_ln54_60

]]></Node>
<StgValue><ssdm name="trunc_ln54_69"/></StgValue>
</operation>

<operation id="1470" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1331 %bitcast_ln54_81 = bitcast i64 %trunc_ln54_69

]]></Node>
<StgValue><ssdm name="bitcast_ln54_81"/></StgValue>
</operation>

<operation id="1471" st_id="41" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1332 %llike_1_load_60 = load i12 %llike_1_addr_92

]]></Node>
<StgValue><ssdm name="llike_1_load_60"/></StgValue>
</operation>

<operation id="1472" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1333 %zext_ln54_136 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_136"/></StgValue>
</operation>

<operation id="1473" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1334 %lshr_ln54_61 = lshr i128 %llike_1_load_60, i128 %zext_ln54_136

]]></Node>
<StgValue><ssdm name="lshr_ln54_61"/></StgValue>
</operation>

<operation id="1474" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1335 %trunc_ln54_70 = trunc i128 %lshr_ln54_61

]]></Node>
<StgValue><ssdm name="trunc_ln54_70"/></StgValue>
</operation>

<operation id="1475" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1336 %bitcast_ln54_82 = bitcast i64 %trunc_ln54_70

]]></Node>
<StgValue><ssdm name="bitcast_ln54_82"/></StgValue>
</operation>

<operation id="1476" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1337 %tmp_336 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_81, i64 %bitcast_ln54_82, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1477" st_id="41" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1360 %llike_load_61 = load i12 %llike_addr_93

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="1478" st_id="41" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1365 %llike_1_load_62 = load i12 %llike_1_addr_93

]]></Node>
<StgValue><ssdm name="llike_1_load_62"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1479" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:108 %or_ln54_29 = or i12 %tmp_s, i12 30

]]></Node>
<StgValue><ssdm name="or_ln54_29"/></StgValue>
</operation>

<operation id="1480" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:109 %zext_ln54_38 = zext i12 %or_ln54_29

]]></Node>
<StgValue><ssdm name="zext_ln54_38"/></StgValue>
</operation>

<operation id="1481" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:110 %llike_addr_94 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="llike_addr_94"/></StgValue>
</operation>

<operation id="1482" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:240 %llike_1_addr_94 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="llike_1_addr_94"/></StgValue>
</operation>

<operation id="1483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1100 %bitcast_ln55_40 = bitcast i64 %p_82

]]></Node>
<StgValue><ssdm name="bitcast_ln55_40"/></StgValue>
</operation>

<operation id="1484" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1101 %tmp_373 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_40, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1485" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1102 %trunc_ln55_40 = trunc i64 %bitcast_ln55_40

]]></Node>
<StgValue><ssdm name="trunc_ln55_40"/></StgValue>
</operation>

<operation id="1486" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1103 %bitcast_ln55_41 = bitcast i64 %min_p_167

]]></Node>
<StgValue><ssdm name="bitcast_ln55_41"/></StgValue>
</operation>

<operation id="1487" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1104 %tmp_375 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_41, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1488" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1105 %trunc_ln55_41 = trunc i64 %bitcast_ln55_41

]]></Node>
<StgValue><ssdm name="trunc_ln55_41"/></StgValue>
</operation>

<operation id="1489" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1106 %icmp_ln55_80 = icmp_ne  i11 %tmp_373, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_80"/></StgValue>
</operation>

<operation id="1490" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1107 %icmp_ln55_81 = icmp_eq  i52 %trunc_ln55_40, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_81"/></StgValue>
</operation>

<operation id="1491" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1108 %or_ln55_71 = or i1 %icmp_ln55_81, i1 %icmp_ln55_80

]]></Node>
<StgValue><ssdm name="or_ln55_71"/></StgValue>
</operation>

<operation id="1492" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1109 %icmp_ln55_82 = icmp_ne  i11 %tmp_375, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_82"/></StgValue>
</operation>

<operation id="1493" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1110 %icmp_ln55_83 = icmp_eq  i52 %trunc_ln55_41, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_83"/></StgValue>
</operation>

<operation id="1494" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1111 %or_ln55_72 = or i1 %icmp_ln55_83, i1 %icmp_ln55_82

]]></Node>
<StgValue><ssdm name="or_ln55_72"/></StgValue>
</operation>

<operation id="1495" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1112 %and_ln55_40 = and i1 %or_ln55_71, i1 %or_ln55_72

]]></Node>
<StgValue><ssdm name="and_ln55_40"/></StgValue>
</operation>

<operation id="1496" st_id="42" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1113 %tmp_376 = fcmp_olt  i64 %p_82, i64 %min_p_167

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1497" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1114 %and_ln55_41 = and i1 %and_ln55_40, i1 %tmp_376

]]></Node>
<StgValue><ssdm name="and_ln55_41"/></StgValue>
</operation>

<operation id="1498" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1115 %min_p_169 = select i1 %and_ln55_41, i64 %p_82, i64 %min_p_167

]]></Node>
<StgValue><ssdm name="min_p_169"/></StgValue>
</operation>

<operation id="1499" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1116 %select_ln55_36 = select i1 %and_ln55_41, i5 21, i5 20

]]></Node>
<StgValue><ssdm name="select_ln55_36"/></StgValue>
</operation>

<operation id="1500" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1117 %or_ln55_9 = or i1 %and_ln55_41, i1 %and_ln55_39

]]></Node>
<StgValue><ssdm name="or_ln55_9"/></StgValue>
</operation>

<operation id="1501" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1118 %min_s_44 = select i1 %or_ln55_9, i5 %select_ln55_36, i5 %min_s_43

]]></Node>
<StgValue><ssdm name="min_s_44"/></StgValue>
</operation>

<operation id="1502" st_id="42" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1149 %tmp_380 = fcmp_olt  i64 %p_83, i64 %min_p_169

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1503" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1202 %p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="p_85"/></StgValue>
</operation>

<operation id="1504" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1203 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_85, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1505" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1506" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1507" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1508" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1339 %bitcast_ln54_83 = bitcast i64 %tmp_400

]]></Node>
<StgValue><ssdm name="bitcast_ln54_83"/></StgValue>
</operation>

<operation id="1509" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1510" st_id="42" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1360 %llike_load_61 = load i12 %llike_addr_93

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="1511" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1361 %zext_ln54_137 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_137"/></StgValue>
</operation>

<operation id="1512" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1362 %lshr_ln54_62 = lshr i128 %llike_load_61, i128 %zext_ln54_137

]]></Node>
<StgValue><ssdm name="lshr_ln54_62"/></StgValue>
</operation>

<operation id="1513" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1363 %trunc_ln54_71 = trunc i128 %lshr_ln54_62

]]></Node>
<StgValue><ssdm name="trunc_ln54_71"/></StgValue>
</operation>

<operation id="1514" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1364 %bitcast_ln54_84 = bitcast i64 %trunc_ln54_71

]]></Node>
<StgValue><ssdm name="bitcast_ln54_84"/></StgValue>
</operation>

<operation id="1515" st_id="42" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1365 %llike_1_load_62 = load i12 %llike_1_addr_93

]]></Node>
<StgValue><ssdm name="llike_1_load_62"/></StgValue>
</operation>

<operation id="1516" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1366 %zext_ln54_138 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_138"/></StgValue>
</operation>

<operation id="1517" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1367 %lshr_ln54_63 = lshr i128 %llike_1_load_62, i128 %zext_ln54_138

]]></Node>
<StgValue><ssdm name="lshr_ln54_63"/></StgValue>
</operation>

<operation id="1518" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1368 %trunc_ln54_72 = trunc i128 %lshr_ln54_63

]]></Node>
<StgValue><ssdm name="trunc_ln54_72"/></StgValue>
</operation>

<operation id="1519" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1369 %bitcast_ln54_85 = bitcast i64 %trunc_ln54_72

]]></Node>
<StgValue><ssdm name="bitcast_ln54_85"/></StgValue>
</operation>

<operation id="1520" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1370 %tmp_347 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_84, i64 %bitcast_ln54_85, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1521" st_id="42" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1409 %llike_load_63 = load i12 %llike_addr_94

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="1522" st_id="42" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1414 %llike_1_load = load i12 %llike_1_addr_94

]]></Node>
<StgValue><ssdm name="llike_1_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1523" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:111 %or_ln54_30 = or i12 %tmp_s, i12 31

]]></Node>
<StgValue><ssdm name="or_ln54_30"/></StgValue>
</operation>

<operation id="1524" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:112 %zext_ln54_39 = zext i12 %or_ln54_30

]]></Node>
<StgValue><ssdm name="zext_ln54_39"/></StgValue>
</operation>

<operation id="1525" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:113 %llike_addr_95 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="llike_addr_95"/></StgValue>
</operation>

<operation id="1526" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:241 %llike_1_addr_95 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="llike_1_addr_95"/></StgValue>
</operation>

<operation id="1527" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1136 %bitcast_ln55_42 = bitcast i64 %p_83

]]></Node>
<StgValue><ssdm name="bitcast_ln55_42"/></StgValue>
</operation>

<operation id="1528" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1137 %tmp_378 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1529" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1138 %trunc_ln55_42 = trunc i64 %bitcast_ln55_42

]]></Node>
<StgValue><ssdm name="trunc_ln55_42"/></StgValue>
</operation>

<operation id="1530" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1139 %bitcast_ln55_43 = bitcast i64 %min_p_169

]]></Node>
<StgValue><ssdm name="bitcast_ln55_43"/></StgValue>
</operation>

<operation id="1531" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1140 %tmp_379 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_43, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1532" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1141 %trunc_ln55_43 = trunc i64 %bitcast_ln55_43

]]></Node>
<StgValue><ssdm name="trunc_ln55_43"/></StgValue>
</operation>

<operation id="1533" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1142 %icmp_ln55_84 = icmp_ne  i11 %tmp_378, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_84"/></StgValue>
</operation>

<operation id="1534" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1143 %icmp_ln55_85 = icmp_eq  i52 %trunc_ln55_42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_85"/></StgValue>
</operation>

<operation id="1535" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1144 %or_ln55_73 = or i1 %icmp_ln55_85, i1 %icmp_ln55_84

]]></Node>
<StgValue><ssdm name="or_ln55_73"/></StgValue>
</operation>

<operation id="1536" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1145 %icmp_ln55_86 = icmp_ne  i11 %tmp_379, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_86"/></StgValue>
</operation>

<operation id="1537" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1146 %icmp_ln55_87 = icmp_eq  i52 %trunc_ln55_43, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_87"/></StgValue>
</operation>

<operation id="1538" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1147 %or_ln55_74 = or i1 %icmp_ln55_87, i1 %icmp_ln55_86

]]></Node>
<StgValue><ssdm name="or_ln55_74"/></StgValue>
</operation>

<operation id="1539" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1148 %and_ln55_42 = and i1 %or_ln55_73, i1 %or_ln55_74

]]></Node>
<StgValue><ssdm name="and_ln55_42"/></StgValue>
</operation>

<operation id="1540" st_id="43" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1149 %tmp_380 = fcmp_olt  i64 %p_83, i64 %min_p_169

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1541" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1150 %and_ln55_43 = and i1 %and_ln55_42, i1 %tmp_380

]]></Node>
<StgValue><ssdm name="and_ln55_43"/></StgValue>
</operation>

<operation id="1542" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1151 %min_p_171 = select i1 %and_ln55_43, i64 %p_83, i64 %min_p_169

]]></Node>
<StgValue><ssdm name="min_p_171"/></StgValue>
</operation>

<operation id="1543" st_id="43" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1182 %tmp_385 = fcmp_olt  i64 %p_84, i64 %min_p_171

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1544" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1235 %p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74

]]></Node>
<StgValue><ssdm name="p_86"/></StgValue>
</operation>

<operation id="1545" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1236 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_86, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1546" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1547" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1548" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1549" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1550" st_id="43" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1409 %llike_load_63 = load i12 %llike_addr_94

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="1551" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1410 %zext_ln54_141 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_141"/></StgValue>
</operation>

<operation id="1552" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1411 %lshr_ln54_66 = lshr i128 %llike_load_63, i128 %zext_ln54_141

]]></Node>
<StgValue><ssdm name="lshr_ln54_66"/></StgValue>
</operation>

<operation id="1553" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1412 %trunc_ln54_75 = trunc i128 %lshr_ln54_66

]]></Node>
<StgValue><ssdm name="trunc_ln54_75"/></StgValue>
</operation>

<operation id="1554" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1413 %bitcast_ln54_88 = bitcast i64 %trunc_ln54_75

]]></Node>
<StgValue><ssdm name="bitcast_ln54_88"/></StgValue>
</operation>

<operation id="1555" st_id="43" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1414 %llike_1_load = load i12 %llike_1_addr_94

]]></Node>
<StgValue><ssdm name="llike_1_load"/></StgValue>
</operation>

<operation id="1556" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1415 %zext_ln54_142 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_142"/></StgValue>
</operation>

<operation id="1557" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1416 %lshr_ln54_67 = lshr i128 %llike_1_load, i128 %zext_ln54_142

]]></Node>
<StgValue><ssdm name="lshr_ln54_67"/></StgValue>
</operation>

<operation id="1558" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1417 %trunc_ln54_76 = trunc i128 %lshr_ln54_67

]]></Node>
<StgValue><ssdm name="trunc_ln54_76"/></StgValue>
</operation>

<operation id="1559" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1418 %bitcast_ln54_89 = bitcast i64 %trunc_ln54_76

]]></Node>
<StgValue><ssdm name="bitcast_ln54_89"/></StgValue>
</operation>

<operation id="1560" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1419 %tmp_359 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_88, i64 %bitcast_ln54_89, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1561" st_id="43" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1455 %llike_load = load i12 %llike_addr_95

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="1562" st_id="43" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1460 %llike_1_load_64 = load i12 %llike_1_addr_95

]]></Node>
<StgValue><ssdm name="llike_1_load_64"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1563" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:114 %or_ln54_31 = or i12 %tmp_s, i12 32

]]></Node>
<StgValue><ssdm name="or_ln54_31"/></StgValue>
</operation>

<operation id="1564" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:115 %zext_ln54_40 = zext i12 %or_ln54_31

]]></Node>
<StgValue><ssdm name="zext_ln54_40"/></StgValue>
</operation>

<operation id="1565" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:116 %llike_addr_96 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="llike_addr_96"/></StgValue>
</operation>

<operation id="1566" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:242 %llike_1_addr_96 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="llike_1_addr_96"/></StgValue>
</operation>

<operation id="1567" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1169 %bitcast_ln55_44 = bitcast i64 %p_84

]]></Node>
<StgValue><ssdm name="bitcast_ln55_44"/></StgValue>
</operation>

<operation id="1568" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1170 %tmp_382 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_44, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1569" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1171 %trunc_ln55_44 = trunc i64 %bitcast_ln55_44

]]></Node>
<StgValue><ssdm name="trunc_ln55_44"/></StgValue>
</operation>

<operation id="1570" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1172 %bitcast_ln55_45 = bitcast i64 %min_p_171

]]></Node>
<StgValue><ssdm name="bitcast_ln55_45"/></StgValue>
</operation>

<operation id="1571" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1173 %tmp_384 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_45, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1572" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1174 %trunc_ln55_45 = trunc i64 %bitcast_ln55_45

]]></Node>
<StgValue><ssdm name="trunc_ln55_45"/></StgValue>
</operation>

<operation id="1573" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1175 %icmp_ln55_88 = icmp_ne  i11 %tmp_382, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_88"/></StgValue>
</operation>

<operation id="1574" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1176 %icmp_ln55_89 = icmp_eq  i52 %trunc_ln55_44, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_89"/></StgValue>
</operation>

<operation id="1575" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1177 %or_ln55_75 = or i1 %icmp_ln55_89, i1 %icmp_ln55_88

]]></Node>
<StgValue><ssdm name="or_ln55_75"/></StgValue>
</operation>

<operation id="1576" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1178 %icmp_ln55_90 = icmp_ne  i11 %tmp_384, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_90"/></StgValue>
</operation>

<operation id="1577" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1179 %icmp_ln55_91 = icmp_eq  i52 %trunc_ln55_45, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_91"/></StgValue>
</operation>

<operation id="1578" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1180 %or_ln55_76 = or i1 %icmp_ln55_91, i1 %icmp_ln55_90

]]></Node>
<StgValue><ssdm name="or_ln55_76"/></StgValue>
</operation>

<operation id="1579" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1181 %and_ln55_44 = and i1 %or_ln55_75, i1 %or_ln55_76

]]></Node>
<StgValue><ssdm name="and_ln55_44"/></StgValue>
</operation>

<operation id="1580" st_id="44" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1182 %tmp_385 = fcmp_olt  i64 %p_84, i64 %min_p_171

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1581" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1183 %and_ln55_45 = and i1 %and_ln55_44, i1 %tmp_385

]]></Node>
<StgValue><ssdm name="and_ln55_45"/></StgValue>
</operation>

<operation id="1582" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1184 %min_p_173 = select i1 %and_ln55_45, i64 %p_84, i64 %min_p_171

]]></Node>
<StgValue><ssdm name="min_p_173"/></StgValue>
</operation>

<operation id="1583" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1185 %select_ln55_40 = select i1 %and_ln55_45, i5 23, i5 22

]]></Node>
<StgValue><ssdm name="select_ln55_40"/></StgValue>
</operation>

<operation id="1584" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1186 %or_ln55_10 = or i1 %and_ln55_45, i1 %and_ln55_43

]]></Node>
<StgValue><ssdm name="or_ln55_10"/></StgValue>
</operation>

<operation id="1585" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1187 %min_s_45 = select i1 %or_ln55_10, i5 %select_ln55_40, i5 %min_s_44

]]></Node>
<StgValue><ssdm name="min_s_45"/></StgValue>
</operation>

<operation id="1586" st_id="44" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1218 %tmp_389 = fcmp_olt  i64 %p_85, i64 %min_p_173

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1587" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1271 %p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="p_87"/></StgValue>
</operation>

<operation id="1588" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1272 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_87, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1589" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1590" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1591" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1592" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1593" st_id="44" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1455 %llike_load = load i12 %llike_addr_95

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="1594" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1456 %zext_ln54_145 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_145"/></StgValue>
</operation>

<operation id="1595" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1457 %lshr_ln54_70 = lshr i128 %llike_load, i128 %zext_ln54_145

]]></Node>
<StgValue><ssdm name="lshr_ln54_70"/></StgValue>
</operation>

<operation id="1596" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1458 %trunc_ln54_79 = trunc i128 %lshr_ln54_70

]]></Node>
<StgValue><ssdm name="trunc_ln54_79"/></StgValue>
</operation>

<operation id="1597" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1459 %bitcast_ln54_92 = bitcast i64 %trunc_ln54_79

]]></Node>
<StgValue><ssdm name="bitcast_ln54_92"/></StgValue>
</operation>

<operation id="1598" st_id="44" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1460 %llike_1_load_64 = load i12 %llike_1_addr_95

]]></Node>
<StgValue><ssdm name="llike_1_load_64"/></StgValue>
</operation>

<operation id="1599" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1461 %zext_ln54_146 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_146"/></StgValue>
</operation>

<operation id="1600" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1462 %lshr_ln54_71 = lshr i128 %llike_1_load_64, i128 %zext_ln54_146

]]></Node>
<StgValue><ssdm name="lshr_ln54_71"/></StgValue>
</operation>

<operation id="1601" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1463 %trunc_ln54_80 = trunc i128 %lshr_ln54_71

]]></Node>
<StgValue><ssdm name="trunc_ln54_80"/></StgValue>
</operation>

<operation id="1602" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1464 %bitcast_ln54_93 = bitcast i64 %trunc_ln54_80

]]></Node>
<StgValue><ssdm name="bitcast_ln54_93"/></StgValue>
</operation>

<operation id="1603" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1465 %tmp_371 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_92, i64 %bitcast_ln54_93, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1604" st_id="44" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1505 %llike_load_64 = load i12 %llike_addr_96

]]></Node>
<StgValue><ssdm name="llike_load_64"/></StgValue>
</operation>

<operation id="1605" st_id="44" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1510 %llike_1_load_65 = load i12 %llike_1_addr_96

]]></Node>
<StgValue><ssdm name="llike_1_load_65"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1606" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:117 %or_ln54_32 = or i12 %tmp_s, i12 33

]]></Node>
<StgValue><ssdm name="or_ln54_32"/></StgValue>
</operation>

<operation id="1607" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:118 %zext_ln54_41 = zext i12 %or_ln54_32

]]></Node>
<StgValue><ssdm name="zext_ln54_41"/></StgValue>
</operation>

<operation id="1608" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:119 %llike_addr_97 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="llike_addr_97"/></StgValue>
</operation>

<operation id="1609" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:243 %llike_1_addr_97 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="llike_1_addr_97"/></StgValue>
</operation>

<operation id="1610" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1205 %bitcast_ln55_46 = bitcast i64 %p_85

]]></Node>
<StgValue><ssdm name="bitcast_ln55_46"/></StgValue>
</operation>

<operation id="1611" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1206 %tmp_387 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_46, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1612" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1207 %trunc_ln55_46 = trunc i64 %bitcast_ln55_46

]]></Node>
<StgValue><ssdm name="trunc_ln55_46"/></StgValue>
</operation>

<operation id="1613" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1208 %bitcast_ln55_47 = bitcast i64 %min_p_173

]]></Node>
<StgValue><ssdm name="bitcast_ln55_47"/></StgValue>
</operation>

<operation id="1614" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1209 %tmp_388 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_47, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1615" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1210 %trunc_ln55_47 = trunc i64 %bitcast_ln55_47

]]></Node>
<StgValue><ssdm name="trunc_ln55_47"/></StgValue>
</operation>

<operation id="1616" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1211 %icmp_ln55_92 = icmp_ne  i11 %tmp_387, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_92"/></StgValue>
</operation>

<operation id="1617" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1212 %icmp_ln55_93 = icmp_eq  i52 %trunc_ln55_46, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_93"/></StgValue>
</operation>

<operation id="1618" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1213 %or_ln55_77 = or i1 %icmp_ln55_93, i1 %icmp_ln55_92

]]></Node>
<StgValue><ssdm name="or_ln55_77"/></StgValue>
</operation>

<operation id="1619" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1214 %icmp_ln55_94 = icmp_ne  i11 %tmp_388, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_94"/></StgValue>
</operation>

<operation id="1620" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1215 %icmp_ln55_95 = icmp_eq  i52 %trunc_ln55_47, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_95"/></StgValue>
</operation>

<operation id="1621" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1216 %or_ln55_78 = or i1 %icmp_ln55_95, i1 %icmp_ln55_94

]]></Node>
<StgValue><ssdm name="or_ln55_78"/></StgValue>
</operation>

<operation id="1622" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1217 %and_ln55_46 = and i1 %or_ln55_77, i1 %or_ln55_78

]]></Node>
<StgValue><ssdm name="and_ln55_46"/></StgValue>
</operation>

<operation id="1623" st_id="45" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1218 %tmp_389 = fcmp_olt  i64 %p_85, i64 %min_p_173

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1624" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1219 %and_ln55_47 = and i1 %and_ln55_46, i1 %tmp_389

]]></Node>
<StgValue><ssdm name="and_ln55_47"/></StgValue>
</operation>

<operation id="1625" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1220 %min_p_175 = select i1 %and_ln55_47, i64 %p_85, i64 %min_p_173

]]></Node>
<StgValue><ssdm name="min_p_175"/></StgValue>
</operation>

<operation id="1626" st_id="45" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1251 %tmp_392 = fcmp_olt  i64 %p_86, i64 %min_p_175

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1627" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1304 %p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80

]]></Node>
<StgValue><ssdm name="p_88"/></StgValue>
</operation>

<operation id="1628" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1305 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_88, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1629" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1630" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1631" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1632" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1633" st_id="45" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1505 %llike_load_64 = load i12 %llike_addr_96

]]></Node>
<StgValue><ssdm name="llike_load_64"/></StgValue>
</operation>

<operation id="1634" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1506 %zext_ln54_149 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_149"/></StgValue>
</operation>

<operation id="1635" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1507 %lshr_ln54_74 = lshr i128 %llike_load_64, i128 %zext_ln54_149

]]></Node>
<StgValue><ssdm name="lshr_ln54_74"/></StgValue>
</operation>

<operation id="1636" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1508 %trunc_ln54_83 = trunc i128 %lshr_ln54_74

]]></Node>
<StgValue><ssdm name="trunc_ln54_83"/></StgValue>
</operation>

<operation id="1637" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1509 %bitcast_ln54_96 = bitcast i64 %trunc_ln54_83

]]></Node>
<StgValue><ssdm name="bitcast_ln54_96"/></StgValue>
</operation>

<operation id="1638" st_id="45" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1510 %llike_1_load_65 = load i12 %llike_1_addr_96

]]></Node>
<StgValue><ssdm name="llike_1_load_65"/></StgValue>
</operation>

<operation id="1639" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1511 %zext_ln54_150 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_150"/></StgValue>
</operation>

<operation id="1640" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1512 %lshr_ln54_75 = lshr i128 %llike_1_load_65, i128 %zext_ln54_150

]]></Node>
<StgValue><ssdm name="lshr_ln54_75"/></StgValue>
</operation>

<operation id="1641" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1513 %trunc_ln54_84 = trunc i128 %lshr_ln54_75

]]></Node>
<StgValue><ssdm name="trunc_ln54_84"/></StgValue>
</operation>

<operation id="1642" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1514 %bitcast_ln54_97 = bitcast i64 %trunc_ln54_84

]]></Node>
<StgValue><ssdm name="bitcast_ln54_97"/></StgValue>
</operation>

<operation id="1643" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1515 %tmp_383 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_96, i64 %bitcast_ln54_97, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1644" st_id="45" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1540 %llike_load_65 = load i12 %llike_addr_97

]]></Node>
<StgValue><ssdm name="llike_load_65"/></StgValue>
</operation>

<operation id="1645" st_id="45" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1545 %llike_1_load_66 = load i12 %llike_1_addr_97

]]></Node>
<StgValue><ssdm name="llike_1_load_66"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1646" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:120 %or_ln54_33 = or i12 %tmp_s, i12 34

]]></Node>
<StgValue><ssdm name="or_ln54_33"/></StgValue>
</operation>

<operation id="1647" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:121 %zext_ln54_42 = zext i12 %or_ln54_33

]]></Node>
<StgValue><ssdm name="zext_ln54_42"/></StgValue>
</operation>

<operation id="1648" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:122 %llike_addr_98 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="llike_addr_98"/></StgValue>
</operation>

<operation id="1649" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:244 %llike_1_addr_98 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="llike_1_addr_98"/></StgValue>
</operation>

<operation id="1650" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1238 %bitcast_ln55_48 = bitcast i64 %p_86

]]></Node>
<StgValue><ssdm name="bitcast_ln55_48"/></StgValue>
</operation>

<operation id="1651" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1239 %tmp_390 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_48, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1652" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1240 %trunc_ln55_48 = trunc i64 %bitcast_ln55_48

]]></Node>
<StgValue><ssdm name="trunc_ln55_48"/></StgValue>
</operation>

<operation id="1653" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1241 %bitcast_ln55_49 = bitcast i64 %min_p_175

]]></Node>
<StgValue><ssdm name="bitcast_ln55_49"/></StgValue>
</operation>

<operation id="1654" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1242 %tmp_391 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_49, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1655" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1243 %trunc_ln55_49 = trunc i64 %bitcast_ln55_49

]]></Node>
<StgValue><ssdm name="trunc_ln55_49"/></StgValue>
</operation>

<operation id="1656" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1244 %icmp_ln55_96 = icmp_ne  i11 %tmp_390, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_96"/></StgValue>
</operation>

<operation id="1657" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1245 %icmp_ln55_97 = icmp_eq  i52 %trunc_ln55_48, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_97"/></StgValue>
</operation>

<operation id="1658" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1246 %or_ln55_79 = or i1 %icmp_ln55_97, i1 %icmp_ln55_96

]]></Node>
<StgValue><ssdm name="or_ln55_79"/></StgValue>
</operation>

<operation id="1659" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1247 %icmp_ln55_98 = icmp_ne  i11 %tmp_391, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_98"/></StgValue>
</operation>

<operation id="1660" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1248 %icmp_ln55_99 = icmp_eq  i52 %trunc_ln55_49, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_99"/></StgValue>
</operation>

<operation id="1661" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1249 %or_ln55_80 = or i1 %icmp_ln55_99, i1 %icmp_ln55_98

]]></Node>
<StgValue><ssdm name="or_ln55_80"/></StgValue>
</operation>

<operation id="1662" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1250 %and_ln55_48 = and i1 %or_ln55_79, i1 %or_ln55_80

]]></Node>
<StgValue><ssdm name="and_ln55_48"/></StgValue>
</operation>

<operation id="1663" st_id="46" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1251 %tmp_392 = fcmp_olt  i64 %p_86, i64 %min_p_175

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1664" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1252 %and_ln55_49 = and i1 %and_ln55_48, i1 %tmp_392

]]></Node>
<StgValue><ssdm name="and_ln55_49"/></StgValue>
</operation>

<operation id="1665" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1253 %min_p_177 = select i1 %and_ln55_49, i64 %p_86, i64 %min_p_175

]]></Node>
<StgValue><ssdm name="min_p_177"/></StgValue>
</operation>

<operation id="1666" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1254 %select_ln55_47 = select i1 %and_ln55_49, i5 25, i5 24

]]></Node>
<StgValue><ssdm name="select_ln55_47"/></StgValue>
</operation>

<operation id="1667" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1255 %or_ln55_11 = or i1 %and_ln55_49, i1 %and_ln55_47

]]></Node>
<StgValue><ssdm name="or_ln55_11"/></StgValue>
</operation>

<operation id="1668" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1256 %min_s_46 = select i1 %or_ln55_11, i5 %select_ln55_47, i5 %min_s_45

]]></Node>
<StgValue><ssdm name="min_s_46"/></StgValue>
</operation>

<operation id="1669" st_id="46" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1287 %tmp_396 = fcmp_olt  i64 %p_87, i64 %min_p_177

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1670" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1340 %p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83

]]></Node>
<StgValue><ssdm name="p_89"/></StgValue>
</operation>

<operation id="1671" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1341 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_89, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1672" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1673" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1674" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1675" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1519 %bitcast_ln54_98 = bitcast i64 %trunc_ln54_85

]]></Node>
<StgValue><ssdm name="bitcast_ln54_98"/></StgValue>
</operation>

<operation id="1676" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1677" st_id="46" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1540 %llike_load_65 = load i12 %llike_addr_97

]]></Node>
<StgValue><ssdm name="llike_load_65"/></StgValue>
</operation>

<operation id="1678" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1541 %zext_ln54_151 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_151"/></StgValue>
</operation>

<operation id="1679" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1542 %lshr_ln54_76 = lshr i128 %llike_load_65, i128 %zext_ln54_151

]]></Node>
<StgValue><ssdm name="lshr_ln54_76"/></StgValue>
</operation>

<operation id="1680" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1543 %trunc_ln54_86 = trunc i128 %lshr_ln54_76

]]></Node>
<StgValue><ssdm name="trunc_ln54_86"/></StgValue>
</operation>

<operation id="1681" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1544 %bitcast_ln54_99 = bitcast i64 %trunc_ln54_86

]]></Node>
<StgValue><ssdm name="bitcast_ln54_99"/></StgValue>
</operation>

<operation id="1682" st_id="46" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1545 %llike_1_load_66 = load i12 %llike_1_addr_97

]]></Node>
<StgValue><ssdm name="llike_1_load_66"/></StgValue>
</operation>

<operation id="1683" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1546 %zext_ln54_152 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_152"/></StgValue>
</operation>

<operation id="1684" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1547 %lshr_ln54_77 = lshr i128 %llike_1_load_66, i128 %zext_ln54_152

]]></Node>
<StgValue><ssdm name="lshr_ln54_77"/></StgValue>
</operation>

<operation id="1685" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1548 %trunc_ln54_87 = trunc i128 %lshr_ln54_77

]]></Node>
<StgValue><ssdm name="trunc_ln54_87"/></StgValue>
</operation>

<operation id="1686" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1549 %bitcast_ln54_100 = bitcast i64 %trunc_ln54_87

]]></Node>
<StgValue><ssdm name="bitcast_ln54_100"/></StgValue>
</operation>

<operation id="1687" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1550 %tmp_394 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_99, i64 %bitcast_ln54_100, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="1688" st_id="46" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1578 %llike_load_66 = load i12 %llike_addr_98

]]></Node>
<StgValue><ssdm name="llike_load_66"/></StgValue>
</operation>

<operation id="1689" st_id="46" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1583 %llike_1_load_67 = load i12 %llike_1_addr_98

]]></Node>
<StgValue><ssdm name="llike_1_load_67"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1690" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:123 %or_ln54_34 = or i12 %tmp_s, i12 35

]]></Node>
<StgValue><ssdm name="or_ln54_34"/></StgValue>
</operation>

<operation id="1691" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:124 %zext_ln54_43 = zext i12 %or_ln54_34

]]></Node>
<StgValue><ssdm name="zext_ln54_43"/></StgValue>
</operation>

<operation id="1692" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:125 %llike_addr_99 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="llike_addr_99"/></StgValue>
</operation>

<operation id="1693" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:245 %llike_1_addr_99 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="llike_1_addr_99"/></StgValue>
</operation>

<operation id="1694" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1274 %bitcast_ln55_50 = bitcast i64 %p_87

]]></Node>
<StgValue><ssdm name="bitcast_ln55_50"/></StgValue>
</operation>

<operation id="1695" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1275 %tmp_393 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1696" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1276 %trunc_ln55_50 = trunc i64 %bitcast_ln55_50

]]></Node>
<StgValue><ssdm name="trunc_ln55_50"/></StgValue>
</operation>

<operation id="1697" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1277 %bitcast_ln55_51 = bitcast i64 %min_p_177

]]></Node>
<StgValue><ssdm name="bitcast_ln55_51"/></StgValue>
</operation>

<operation id="1698" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1278 %tmp_395 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_51, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1699" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1279 %trunc_ln55_51 = trunc i64 %bitcast_ln55_51

]]></Node>
<StgValue><ssdm name="trunc_ln55_51"/></StgValue>
</operation>

<operation id="1700" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1280 %icmp_ln55_100 = icmp_ne  i11 %tmp_393, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_100"/></StgValue>
</operation>

<operation id="1701" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1281 %icmp_ln55_101 = icmp_eq  i52 %trunc_ln55_50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_101"/></StgValue>
</operation>

<operation id="1702" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1282 %or_ln55_81 = or i1 %icmp_ln55_101, i1 %icmp_ln55_100

]]></Node>
<StgValue><ssdm name="or_ln55_81"/></StgValue>
</operation>

<operation id="1703" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1283 %icmp_ln55_102 = icmp_ne  i11 %tmp_395, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_102"/></StgValue>
</operation>

<operation id="1704" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1284 %icmp_ln55_103 = icmp_eq  i52 %trunc_ln55_51, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_103"/></StgValue>
</operation>

<operation id="1705" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1285 %or_ln55_82 = or i1 %icmp_ln55_103, i1 %icmp_ln55_102

]]></Node>
<StgValue><ssdm name="or_ln55_82"/></StgValue>
</operation>

<operation id="1706" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1286 %and_ln55_50 = and i1 %or_ln55_81, i1 %or_ln55_82

]]></Node>
<StgValue><ssdm name="and_ln55_50"/></StgValue>
</operation>

<operation id="1707" st_id="47" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1287 %tmp_396 = fcmp_olt  i64 %p_87, i64 %min_p_177

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1708" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1288 %and_ln55_51 = and i1 %and_ln55_50, i1 %tmp_396

]]></Node>
<StgValue><ssdm name="and_ln55_51"/></StgValue>
</operation>

<operation id="1709" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1289 %min_p_179 = select i1 %and_ln55_51, i64 %p_87, i64 %min_p_177

]]></Node>
<StgValue><ssdm name="min_p_179"/></StgValue>
</operation>

<operation id="1710" st_id="47" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1320 %tmp_399 = fcmp_olt  i64 %p_88, i64 %min_p_179

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1711" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1386 %p_90 = dadd i64 %tmp_347, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="p_90"/></StgValue>
</operation>

<operation id="1712" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1387 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_90, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1713" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1714" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1715" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1716" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1554 %bitcast_ln54_101 = bitcast i64 %trunc_ln54_88

]]></Node>
<StgValue><ssdm name="bitcast_ln54_101"/></StgValue>
</operation>

<operation id="1717" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1718" st_id="47" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1578 %llike_load_66 = load i12 %llike_addr_98

]]></Node>
<StgValue><ssdm name="llike_load_66"/></StgValue>
</operation>

<operation id="1719" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1579 %zext_ln54_153 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_153"/></StgValue>
</operation>

<operation id="1720" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1580 %lshr_ln54_78 = lshr i128 %llike_load_66, i128 %zext_ln54_153

]]></Node>
<StgValue><ssdm name="lshr_ln54_78"/></StgValue>
</operation>

<operation id="1721" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1581 %trunc_ln54_89 = trunc i128 %lshr_ln54_78

]]></Node>
<StgValue><ssdm name="trunc_ln54_89"/></StgValue>
</operation>

<operation id="1722" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1582 %bitcast_ln54_102 = bitcast i64 %trunc_ln54_89

]]></Node>
<StgValue><ssdm name="bitcast_ln54_102"/></StgValue>
</operation>

<operation id="1723" st_id="47" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1583 %llike_1_load_67 = load i12 %llike_1_addr_98

]]></Node>
<StgValue><ssdm name="llike_1_load_67"/></StgValue>
</operation>

<operation id="1724" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1584 %zext_ln54_154 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_154"/></StgValue>
</operation>

<operation id="1725" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1585 %lshr_ln54_79 = lshr i128 %llike_1_load_67, i128 %zext_ln54_154

]]></Node>
<StgValue><ssdm name="lshr_ln54_79"/></StgValue>
</operation>

<operation id="1726" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1586 %trunc_ln54_90 = trunc i128 %lshr_ln54_79

]]></Node>
<StgValue><ssdm name="trunc_ln54_90"/></StgValue>
</operation>

<operation id="1727" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1587 %bitcast_ln54_103 = bitcast i64 %trunc_ln54_90

]]></Node>
<StgValue><ssdm name="bitcast_ln54_103"/></StgValue>
</operation>

<operation id="1728" st_id="47" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1588 %tmp_405 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_102, i64 %bitcast_ln54_103, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1729" st_id="47" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1613 %llike_load_67 = load i12 %llike_addr_99

]]></Node>
<StgValue><ssdm name="llike_load_67"/></StgValue>
</operation>

<operation id="1730" st_id="47" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1618 %llike_1_load_68 = load i12 %llike_1_addr_99

]]></Node>
<StgValue><ssdm name="llike_1_load_68"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1731" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:126 %or_ln54_35 = or i12 %tmp_s, i12 36

]]></Node>
<StgValue><ssdm name="or_ln54_35"/></StgValue>
</operation>

<operation id="1732" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:127 %zext_ln54_44 = zext i12 %or_ln54_35

]]></Node>
<StgValue><ssdm name="zext_ln54_44"/></StgValue>
</operation>

<operation id="1733" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:128 %llike_addr_100 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_44

]]></Node>
<StgValue><ssdm name="llike_addr_100"/></StgValue>
</operation>

<operation id="1734" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:246 %llike_1_addr_100 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_44

]]></Node>
<StgValue><ssdm name="llike_1_addr_100"/></StgValue>
</operation>

<operation id="1735" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1307 %bitcast_ln55_52 = bitcast i64 %p_88

]]></Node>
<StgValue><ssdm name="bitcast_ln55_52"/></StgValue>
</operation>

<operation id="1736" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1308 %tmp_397 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_52, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="1737" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1309 %trunc_ln55_52 = trunc i64 %bitcast_ln55_52

]]></Node>
<StgValue><ssdm name="trunc_ln55_52"/></StgValue>
</operation>

<operation id="1738" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1310 %bitcast_ln55_53 = bitcast i64 %min_p_179

]]></Node>
<StgValue><ssdm name="bitcast_ln55_53"/></StgValue>
</operation>

<operation id="1739" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1311 %tmp_398 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_53, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="1740" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1312 %trunc_ln55_53 = trunc i64 %bitcast_ln55_53

]]></Node>
<StgValue><ssdm name="trunc_ln55_53"/></StgValue>
</operation>

<operation id="1741" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1313 %icmp_ln55_104 = icmp_ne  i11 %tmp_397, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_104"/></StgValue>
</operation>

<operation id="1742" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1314 %icmp_ln55_105 = icmp_eq  i52 %trunc_ln55_52, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_105"/></StgValue>
</operation>

<operation id="1743" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1315 %or_ln55_83 = or i1 %icmp_ln55_105, i1 %icmp_ln55_104

]]></Node>
<StgValue><ssdm name="or_ln55_83"/></StgValue>
</operation>

<operation id="1744" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1316 %icmp_ln55_106 = icmp_ne  i11 %tmp_398, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_106"/></StgValue>
</operation>

<operation id="1745" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1317 %icmp_ln55_107 = icmp_eq  i52 %trunc_ln55_53, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_107"/></StgValue>
</operation>

<operation id="1746" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1318 %or_ln55_84 = or i1 %icmp_ln55_107, i1 %icmp_ln55_106

]]></Node>
<StgValue><ssdm name="or_ln55_84"/></StgValue>
</operation>

<operation id="1747" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1319 %and_ln55_52 = and i1 %or_ln55_83, i1 %or_ln55_84

]]></Node>
<StgValue><ssdm name="and_ln55_52"/></StgValue>
</operation>

<operation id="1748" st_id="48" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1320 %tmp_399 = fcmp_olt  i64 %p_88, i64 %min_p_179

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1749" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1321 %and_ln55_53 = and i1 %and_ln55_52, i1 %tmp_399

]]></Node>
<StgValue><ssdm name="and_ln55_53"/></StgValue>
</operation>

<operation id="1750" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1322 %min_p_181 = select i1 %and_ln55_53, i64 %p_88, i64 %min_p_179

]]></Node>
<StgValue><ssdm name="min_p_181"/></StgValue>
</operation>

<operation id="1751" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1323 %select_ln55_51 = select i1 %and_ln55_53, i5 27, i5 26

]]></Node>
<StgValue><ssdm name="select_ln55_51"/></StgValue>
</operation>

<operation id="1752" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1324 %or_ln55_12 = or i1 %and_ln55_53, i1 %and_ln55_51

]]></Node>
<StgValue><ssdm name="or_ln55_12"/></StgValue>
</operation>

<operation id="1753" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1325 %min_s_47 = select i1 %or_ln55_12, i5 %select_ln55_51, i5 %min_s_46

]]></Node>
<StgValue><ssdm name="min_s_47"/></StgValue>
</operation>

<operation id="1754" st_id="48" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1356 %tmp_403 = fcmp_olt  i64 %p_89, i64 %min_p_181

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1755" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1435 %p_91 = dadd i64 %tmp_359, i64 %tmp_362

]]></Node>
<StgValue><ssdm name="p_91"/></StgValue>
</operation>

<operation id="1756" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1436 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_91, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1757" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1758" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1759" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1760" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1592 %bitcast_ln54_104 = bitcast i64 %trunc_ln54_91

]]></Node>
<StgValue><ssdm name="bitcast_ln54_104"/></StgValue>
</operation>

<operation id="1761" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1762" st_id="48" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1613 %llike_load_67 = load i12 %llike_addr_99

]]></Node>
<StgValue><ssdm name="llike_load_67"/></StgValue>
</operation>

<operation id="1763" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1614 %zext_ln54_155 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_155"/></StgValue>
</operation>

<operation id="1764" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1615 %lshr_ln54_80 = lshr i128 %llike_load_67, i128 %zext_ln54_155

]]></Node>
<StgValue><ssdm name="lshr_ln54_80"/></StgValue>
</operation>

<operation id="1765" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1616 %trunc_ln54_92 = trunc i128 %lshr_ln54_80

]]></Node>
<StgValue><ssdm name="trunc_ln54_92"/></StgValue>
</operation>

<operation id="1766" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1617 %bitcast_ln54_105 = bitcast i64 %trunc_ln54_92

]]></Node>
<StgValue><ssdm name="bitcast_ln54_105"/></StgValue>
</operation>

<operation id="1767" st_id="48" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1618 %llike_1_load_68 = load i12 %llike_1_addr_99

]]></Node>
<StgValue><ssdm name="llike_1_load_68"/></StgValue>
</operation>

<operation id="1768" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1619 %zext_ln54_156 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_156"/></StgValue>
</operation>

<operation id="1769" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1620 %lshr_ln54_81 = lshr i128 %llike_1_load_68, i128 %zext_ln54_156

]]></Node>
<StgValue><ssdm name="lshr_ln54_81"/></StgValue>
</operation>

<operation id="1770" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1621 %trunc_ln54_93 = trunc i128 %lshr_ln54_81

]]></Node>
<StgValue><ssdm name="trunc_ln54_93"/></StgValue>
</operation>

<operation id="1771" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1622 %bitcast_ln54_106 = bitcast i64 %trunc_ln54_93

]]></Node>
<StgValue><ssdm name="bitcast_ln54_106"/></StgValue>
</operation>

<operation id="1772" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1623 %tmp_416 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_105, i64 %bitcast_ln54_106, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="1773" st_id="48" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1651 %llike_load_68 = load i12 %llike_addr_100

]]></Node>
<StgValue><ssdm name="llike_load_68"/></StgValue>
</operation>

<operation id="1774" st_id="48" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1656 %llike_1_load_69 = load i12 %llike_1_addr_100

]]></Node>
<StgValue><ssdm name="llike_1_load_69"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1775" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:129 %or_ln54_36 = or i12 %tmp_s, i12 37

]]></Node>
<StgValue><ssdm name="or_ln54_36"/></StgValue>
</operation>

<operation id="1776" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:130 %zext_ln54_45 = zext i12 %or_ln54_36

]]></Node>
<StgValue><ssdm name="zext_ln54_45"/></StgValue>
</operation>

<operation id="1777" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:131 %llike_addr_101 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="llike_addr_101"/></StgValue>
</operation>

<operation id="1778" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:247 %llike_1_addr_101 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="llike_1_addr_101"/></StgValue>
</operation>

<operation id="1779" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1343 %bitcast_ln55_54 = bitcast i64 %p_89

]]></Node>
<StgValue><ssdm name="bitcast_ln55_54"/></StgValue>
</operation>

<operation id="1780" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1344 %tmp_401 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_54, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="1781" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1345 %trunc_ln55_54 = trunc i64 %bitcast_ln55_54

]]></Node>
<StgValue><ssdm name="trunc_ln55_54"/></StgValue>
</operation>

<operation id="1782" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1346 %bitcast_ln55_55 = bitcast i64 %min_p_181

]]></Node>
<StgValue><ssdm name="bitcast_ln55_55"/></StgValue>
</operation>

<operation id="1783" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1347 %tmp_402 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="1784" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1348 %trunc_ln55_55 = trunc i64 %bitcast_ln55_55

]]></Node>
<StgValue><ssdm name="trunc_ln55_55"/></StgValue>
</operation>

<operation id="1785" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1349 %icmp_ln55_108 = icmp_ne  i11 %tmp_401, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_108"/></StgValue>
</operation>

<operation id="1786" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1350 %icmp_ln55_109 = icmp_eq  i52 %trunc_ln55_54, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_109"/></StgValue>
</operation>

<operation id="1787" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1351 %or_ln55_85 = or i1 %icmp_ln55_109, i1 %icmp_ln55_108

]]></Node>
<StgValue><ssdm name="or_ln55_85"/></StgValue>
</operation>

<operation id="1788" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1352 %icmp_ln55_110 = icmp_ne  i11 %tmp_402, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_110"/></StgValue>
</operation>

<operation id="1789" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1353 %icmp_ln55_111 = icmp_eq  i52 %trunc_ln55_55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_111"/></StgValue>
</operation>

<operation id="1790" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1354 %or_ln55_86 = or i1 %icmp_ln55_111, i1 %icmp_ln55_110

]]></Node>
<StgValue><ssdm name="or_ln55_86"/></StgValue>
</operation>

<operation id="1791" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1355 %and_ln55_54 = and i1 %or_ln55_85, i1 %or_ln55_86

]]></Node>
<StgValue><ssdm name="and_ln55_54"/></StgValue>
</operation>

<operation id="1792" st_id="49" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1356 %tmp_403 = fcmp_olt  i64 %p_89, i64 %min_p_181

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1793" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1357 %and_ln55_55 = and i1 %and_ln55_54, i1 %tmp_403

]]></Node>
<StgValue><ssdm name="and_ln55_55"/></StgValue>
</operation>

<operation id="1794" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1358 %min_p_183 = select i1 %and_ln55_55, i64 %p_89, i64 %min_p_181

]]></Node>
<StgValue><ssdm name="min_p_183"/></StgValue>
</operation>

<operation id="1795" st_id="49" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1402 %tmp_407 = fcmp_olt  i64 %p_90, i64 %min_p_183

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="1796" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1481 %p_92 = dadd i64 %tmp_371, i64 %tmp_374

]]></Node>
<StgValue><ssdm name="p_92"/></StgValue>
</operation>

<operation id="1797" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1482 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_92, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1798" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1799" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1800" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1801" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1627 %bitcast_ln54_107 = bitcast i64 %trunc_ln54_94

]]></Node>
<StgValue><ssdm name="bitcast_ln54_107"/></StgValue>
</operation>

<operation id="1802" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1803" st_id="49" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1651 %llike_load_68 = load i12 %llike_addr_100

]]></Node>
<StgValue><ssdm name="llike_load_68"/></StgValue>
</operation>

<operation id="1804" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1652 %zext_ln54_157 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_157"/></StgValue>
</operation>

<operation id="1805" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1653 %lshr_ln54_82 = lshr i128 %llike_load_68, i128 %zext_ln54_157

]]></Node>
<StgValue><ssdm name="lshr_ln54_82"/></StgValue>
</operation>

<operation id="1806" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1654 %trunc_ln54_95 = trunc i128 %lshr_ln54_82

]]></Node>
<StgValue><ssdm name="trunc_ln54_95"/></StgValue>
</operation>

<operation id="1807" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1655 %bitcast_ln54_108 = bitcast i64 %trunc_ln54_95

]]></Node>
<StgValue><ssdm name="bitcast_ln54_108"/></StgValue>
</operation>

<operation id="1808" st_id="49" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1656 %llike_1_load_69 = load i12 %llike_1_addr_100

]]></Node>
<StgValue><ssdm name="llike_1_load_69"/></StgValue>
</operation>

<operation id="1809" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1657 %zext_ln54_158 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_158"/></StgValue>
</operation>

<operation id="1810" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1658 %lshr_ln54_83 = lshr i128 %llike_1_load_69, i128 %zext_ln54_158

]]></Node>
<StgValue><ssdm name="lshr_ln54_83"/></StgValue>
</operation>

<operation id="1811" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1659 %trunc_ln54_96 = trunc i128 %lshr_ln54_83

]]></Node>
<StgValue><ssdm name="trunc_ln54_96"/></StgValue>
</operation>

<operation id="1812" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1660 %bitcast_ln54_109 = bitcast i64 %trunc_ln54_96

]]></Node>
<StgValue><ssdm name="bitcast_ln54_109"/></StgValue>
</operation>

<operation id="1813" st_id="49" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1661 %tmp_424 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_108, i64 %bitcast_ln54_109, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="1814" st_id="49" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1686 %llike_load_69 = load i12 %llike_addr_101

]]></Node>
<StgValue><ssdm name="llike_load_69"/></StgValue>
</operation>

<operation id="1815" st_id="49" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1691 %llike_1_load_70 = load i12 %llike_1_addr_101

]]></Node>
<StgValue><ssdm name="llike_1_load_70"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1816" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:132 %or_ln54_37 = or i12 %tmp_s, i12 38

]]></Node>
<StgValue><ssdm name="or_ln54_37"/></StgValue>
</operation>

<operation id="1817" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:133 %zext_ln54_46 = zext i12 %or_ln54_37

]]></Node>
<StgValue><ssdm name="zext_ln54_46"/></StgValue>
</operation>

<operation id="1818" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:134 %llike_addr_102 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="llike_addr_102"/></StgValue>
</operation>

<operation id="1819" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:248 %llike_1_addr_102 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="llike_1_addr_102"/></StgValue>
</operation>

<operation id="1820" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1389 %bitcast_ln55_56 = bitcast i64 %p_90

]]></Node>
<StgValue><ssdm name="bitcast_ln55_56"/></StgValue>
</operation>

<operation id="1821" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1390 %tmp_404 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_56, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="1822" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1391 %trunc_ln55_56 = trunc i64 %bitcast_ln55_56

]]></Node>
<StgValue><ssdm name="trunc_ln55_56"/></StgValue>
</operation>

<operation id="1823" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1392 %bitcast_ln55_57 = bitcast i64 %min_p_183

]]></Node>
<StgValue><ssdm name="bitcast_ln55_57"/></StgValue>
</operation>

<operation id="1824" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1393 %tmp_406 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_57, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="1825" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1394 %trunc_ln55_57 = trunc i64 %bitcast_ln55_57

]]></Node>
<StgValue><ssdm name="trunc_ln55_57"/></StgValue>
</operation>

<operation id="1826" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1395 %icmp_ln55_112 = icmp_ne  i11 %tmp_404, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_112"/></StgValue>
</operation>

<operation id="1827" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1396 %icmp_ln55_113 = icmp_eq  i52 %trunc_ln55_56, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_113"/></StgValue>
</operation>

<operation id="1828" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1397 %or_ln55_87 = or i1 %icmp_ln55_113, i1 %icmp_ln55_112

]]></Node>
<StgValue><ssdm name="or_ln55_87"/></StgValue>
</operation>

<operation id="1829" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1398 %icmp_ln55_114 = icmp_ne  i11 %tmp_406, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_114"/></StgValue>
</operation>

<operation id="1830" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1399 %icmp_ln55_115 = icmp_eq  i52 %trunc_ln55_57, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_115"/></StgValue>
</operation>

<operation id="1831" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1400 %or_ln55_88 = or i1 %icmp_ln55_115, i1 %icmp_ln55_114

]]></Node>
<StgValue><ssdm name="or_ln55_88"/></StgValue>
</operation>

<operation id="1832" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1401 %and_ln55_56 = and i1 %or_ln55_87, i1 %or_ln55_88

]]></Node>
<StgValue><ssdm name="and_ln55_56"/></StgValue>
</operation>

<operation id="1833" st_id="50" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1402 %tmp_407 = fcmp_olt  i64 %p_90, i64 %min_p_183

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="1834" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1403 %and_ln55_57 = and i1 %and_ln55_56, i1 %tmp_407

]]></Node>
<StgValue><ssdm name="and_ln55_57"/></StgValue>
</operation>

<operation id="1835" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1404 %min_p_185 = select i1 %and_ln55_57, i64 %p_90, i64 %min_p_183

]]></Node>
<StgValue><ssdm name="min_p_185"/></StgValue>
</operation>

<operation id="1836" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1405 %select_ln55_55 = select i1 %and_ln55_57, i5 29, i5 28

]]></Node>
<StgValue><ssdm name="select_ln55_55"/></StgValue>
</operation>

<operation id="1837" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1406 %or_ln55_13 = or i1 %and_ln55_57, i1 %and_ln55_55

]]></Node>
<StgValue><ssdm name="or_ln55_13"/></StgValue>
</operation>

<operation id="1838" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1407 %min_s_48 = select i1 %or_ln55_13, i5 %select_ln55_55, i5 %min_s_47

]]></Node>
<StgValue><ssdm name="min_s_48"/></StgValue>
</operation>

<operation id="1839" st_id="50" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1451 %tmp_410 = fcmp_olt  i64 %p_91, i64 %min_p_185

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1840" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1520 %p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98

]]></Node>
<StgValue><ssdm name="p_93"/></StgValue>
</operation>

<operation id="1841" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1521 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_93, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1842" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1843" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1844" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1845" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1665 %bitcast_ln54_110 = bitcast i64 %trunc_ln54_97

]]></Node>
<StgValue><ssdm name="bitcast_ln54_110"/></StgValue>
</operation>

<operation id="1846" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="1847" st_id="50" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1686 %llike_load_69 = load i12 %llike_addr_101

]]></Node>
<StgValue><ssdm name="llike_load_69"/></StgValue>
</operation>

<operation id="1848" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1687 %zext_ln54_159 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_159"/></StgValue>
</operation>

<operation id="1849" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1688 %lshr_ln54_84 = lshr i128 %llike_load_69, i128 %zext_ln54_159

]]></Node>
<StgValue><ssdm name="lshr_ln54_84"/></StgValue>
</operation>

<operation id="1850" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1689 %trunc_ln54_98 = trunc i128 %lshr_ln54_84

]]></Node>
<StgValue><ssdm name="trunc_ln54_98"/></StgValue>
</operation>

<operation id="1851" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1690 %bitcast_ln54_111 = bitcast i64 %trunc_ln54_98

]]></Node>
<StgValue><ssdm name="bitcast_ln54_111"/></StgValue>
</operation>

<operation id="1852" st_id="50" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1691 %llike_1_load_70 = load i12 %llike_1_addr_101

]]></Node>
<StgValue><ssdm name="llike_1_load_70"/></StgValue>
</operation>

<operation id="1853" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1692 %zext_ln54_160 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_160"/></StgValue>
</operation>

<operation id="1854" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1693 %lshr_ln54_85 = lshr i128 %llike_1_load_70, i128 %zext_ln54_160

]]></Node>
<StgValue><ssdm name="lshr_ln54_85"/></StgValue>
</operation>

<operation id="1855" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1694 %trunc_ln54_99 = trunc i128 %lshr_ln54_85

]]></Node>
<StgValue><ssdm name="trunc_ln54_99"/></StgValue>
</operation>

<operation id="1856" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1695 %bitcast_ln54_112 = bitcast i64 %trunc_ln54_99

]]></Node>
<StgValue><ssdm name="bitcast_ln54_112"/></StgValue>
</operation>

<operation id="1857" st_id="50" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1696 %tmp_428 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_111, i64 %bitcast_ln54_112, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="1858" st_id="50" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1724 %llike_load_70 = load i12 %llike_addr_102

]]></Node>
<StgValue><ssdm name="llike_load_70"/></StgValue>
</operation>

<operation id="1859" st_id="50" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1729 %llike_1_load_71 = load i12 %llike_1_addr_102

]]></Node>
<StgValue><ssdm name="llike_1_load_71"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1860" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:135 %or_ln54_38 = or i12 %tmp_s, i12 39

]]></Node>
<StgValue><ssdm name="or_ln54_38"/></StgValue>
</operation>

<operation id="1861" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:136 %zext_ln54_47 = zext i12 %or_ln54_38

]]></Node>
<StgValue><ssdm name="zext_ln54_47"/></StgValue>
</operation>

<operation id="1862" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:137 %llike_addr_103 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="llike_addr_103"/></StgValue>
</operation>

<operation id="1863" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:249 %llike_1_addr_103 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="llike_1_addr_103"/></StgValue>
</operation>

<operation id="1864" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1438 %bitcast_ln55_58 = bitcast i64 %p_91

]]></Node>
<StgValue><ssdm name="bitcast_ln55_58"/></StgValue>
</operation>

<operation id="1865" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1439 %tmp_408 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_58, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="1866" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1440 %trunc_ln55_58 = trunc i64 %bitcast_ln55_58

]]></Node>
<StgValue><ssdm name="trunc_ln55_58"/></StgValue>
</operation>

<operation id="1867" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1441 %bitcast_ln55_59 = bitcast i64 %min_p_185

]]></Node>
<StgValue><ssdm name="bitcast_ln55_59"/></StgValue>
</operation>

<operation id="1868" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1442 %tmp_409 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_59, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="1869" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1443 %trunc_ln55_59 = trunc i64 %bitcast_ln55_59

]]></Node>
<StgValue><ssdm name="trunc_ln55_59"/></StgValue>
</operation>

<operation id="1870" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1444 %icmp_ln55_116 = icmp_ne  i11 %tmp_408, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_116"/></StgValue>
</operation>

<operation id="1871" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1445 %icmp_ln55_117 = icmp_eq  i52 %trunc_ln55_58, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_117"/></StgValue>
</operation>

<operation id="1872" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1446 %or_ln55_89 = or i1 %icmp_ln55_117, i1 %icmp_ln55_116

]]></Node>
<StgValue><ssdm name="or_ln55_89"/></StgValue>
</operation>

<operation id="1873" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1447 %icmp_ln55_118 = icmp_ne  i11 %tmp_409, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_118"/></StgValue>
</operation>

<operation id="1874" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1448 %icmp_ln55_119 = icmp_eq  i52 %trunc_ln55_59, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_119"/></StgValue>
</operation>

<operation id="1875" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1449 %or_ln55_90 = or i1 %icmp_ln55_119, i1 %icmp_ln55_118

]]></Node>
<StgValue><ssdm name="or_ln55_90"/></StgValue>
</operation>

<operation id="1876" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1450 %and_ln55_58 = and i1 %or_ln55_89, i1 %or_ln55_90

]]></Node>
<StgValue><ssdm name="and_ln55_58"/></StgValue>
</operation>

<operation id="1877" st_id="51" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1451 %tmp_410 = fcmp_olt  i64 %p_91, i64 %min_p_185

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1878" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1452 %and_ln55_59 = and i1 %and_ln55_58, i1 %tmp_410

]]></Node>
<StgValue><ssdm name="and_ln55_59"/></StgValue>
</operation>

<operation id="1879" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1453 %min_p_187 = select i1 %and_ln55_59, i64 %p_91, i64 %min_p_185

]]></Node>
<StgValue><ssdm name="min_p_187"/></StgValue>
</operation>

<operation id="1880" st_id="51" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1497 %tmp_413 = fcmp_olt  i64 %p_92, i64 %min_p_187

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1881" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1555 %p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101

]]></Node>
<StgValue><ssdm name="p_94"/></StgValue>
</operation>

<operation id="1882" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1556 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_94, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1883" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1884" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1885" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="1886" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1700 %bitcast_ln54_113 = bitcast i64 %trunc_ln54_100

]]></Node>
<StgValue><ssdm name="bitcast_ln54_113"/></StgValue>
</operation>

<operation id="1887" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="1888" st_id="51" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1724 %llike_load_70 = load i12 %llike_addr_102

]]></Node>
<StgValue><ssdm name="llike_load_70"/></StgValue>
</operation>

<operation id="1889" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1725 %zext_ln54_161 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_161"/></StgValue>
</operation>

<operation id="1890" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1726 %lshr_ln54_86 = lshr i128 %llike_load_70, i128 %zext_ln54_161

]]></Node>
<StgValue><ssdm name="lshr_ln54_86"/></StgValue>
</operation>

<operation id="1891" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1727 %trunc_ln54_101 = trunc i128 %lshr_ln54_86

]]></Node>
<StgValue><ssdm name="trunc_ln54_101"/></StgValue>
</operation>

<operation id="1892" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1728 %bitcast_ln54_114 = bitcast i64 %trunc_ln54_101

]]></Node>
<StgValue><ssdm name="bitcast_ln54_114"/></StgValue>
</operation>

<operation id="1893" st_id="51" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1729 %llike_1_load_71 = load i12 %llike_1_addr_102

]]></Node>
<StgValue><ssdm name="llike_1_load_71"/></StgValue>
</operation>

<operation id="1894" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1730 %zext_ln54_162 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_162"/></StgValue>
</operation>

<operation id="1895" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1731 %lshr_ln54_87 = lshr i128 %llike_1_load_71, i128 %zext_ln54_162

]]></Node>
<StgValue><ssdm name="lshr_ln54_87"/></StgValue>
</operation>

<operation id="1896" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1732 %trunc_ln54_102 = trunc i128 %lshr_ln54_87

]]></Node>
<StgValue><ssdm name="trunc_ln54_102"/></StgValue>
</operation>

<operation id="1897" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1733 %bitcast_ln54_115 = bitcast i64 %trunc_ln54_102

]]></Node>
<StgValue><ssdm name="bitcast_ln54_115"/></StgValue>
</operation>

<operation id="1898" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1734 %tmp_432 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_114, i64 %bitcast_ln54_115, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="1899" st_id="51" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1759 %llike_load_71 = load i12 %llike_addr_103

]]></Node>
<StgValue><ssdm name="llike_load_71"/></StgValue>
</operation>

<operation id="1900" st_id="51" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1764 %llike_1_load_72 = load i12 %llike_1_addr_103

]]></Node>
<StgValue><ssdm name="llike_1_load_72"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1901" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:138 %or_ln54_39 = or i12 %tmp_s, i12 40

]]></Node>
<StgValue><ssdm name="or_ln54_39"/></StgValue>
</operation>

<operation id="1902" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:139 %zext_ln54_48 = zext i12 %or_ln54_39

]]></Node>
<StgValue><ssdm name="zext_ln54_48"/></StgValue>
</operation>

<operation id="1903" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:140 %llike_addr_104 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="llike_addr_104"/></StgValue>
</operation>

<operation id="1904" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:250 %llike_1_addr_104 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="llike_1_addr_104"/></StgValue>
</operation>

<operation id="1905" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1484 %bitcast_ln55_60 = bitcast i64 %p_92

]]></Node>
<StgValue><ssdm name="bitcast_ln55_60"/></StgValue>
</operation>

<operation id="1906" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1485 %tmp_411 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_60, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1907" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1486 %trunc_ln55_60 = trunc i64 %bitcast_ln55_60

]]></Node>
<StgValue><ssdm name="trunc_ln55_60"/></StgValue>
</operation>

<operation id="1908" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1487 %bitcast_ln55_61 = bitcast i64 %min_p_187

]]></Node>
<StgValue><ssdm name="bitcast_ln55_61"/></StgValue>
</operation>

<operation id="1909" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1488 %tmp_412 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_61, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1910" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1489 %trunc_ln55_61 = trunc i64 %bitcast_ln55_61

]]></Node>
<StgValue><ssdm name="trunc_ln55_61"/></StgValue>
</operation>

<operation id="1911" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1490 %icmp_ln55_120 = icmp_ne  i11 %tmp_411, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_120"/></StgValue>
</operation>

<operation id="1912" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1491 %icmp_ln55_121 = icmp_eq  i52 %trunc_ln55_60, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_121"/></StgValue>
</operation>

<operation id="1913" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1492 %or_ln55_91 = or i1 %icmp_ln55_121, i1 %icmp_ln55_120

]]></Node>
<StgValue><ssdm name="or_ln55_91"/></StgValue>
</operation>

<operation id="1914" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1493 %icmp_ln55_122 = icmp_ne  i11 %tmp_412, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_122"/></StgValue>
</operation>

<operation id="1915" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1494 %icmp_ln55_123 = icmp_eq  i52 %trunc_ln55_61, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_123"/></StgValue>
</operation>

<operation id="1916" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1495 %or_ln55_92 = or i1 %icmp_ln55_123, i1 %icmp_ln55_122

]]></Node>
<StgValue><ssdm name="or_ln55_92"/></StgValue>
</operation>

<operation id="1917" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1496 %and_ln55_60 = and i1 %or_ln55_91, i1 %or_ln55_92

]]></Node>
<StgValue><ssdm name="and_ln55_60"/></StgValue>
</operation>

<operation id="1918" st_id="52" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1497 %tmp_413 = fcmp_olt  i64 %p_92, i64 %min_p_187

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1919" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1498 %and_ln55_61 = and i1 %and_ln55_60, i1 %tmp_413

]]></Node>
<StgValue><ssdm name="and_ln55_61"/></StgValue>
</operation>

<operation id="1920" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1499 %min_p_189 = select i1 %and_ln55_61, i64 %p_92, i64 %min_p_187

]]></Node>
<StgValue><ssdm name="min_p_189"/></StgValue>
</operation>

<operation id="1921" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1500 %select_ln55_59 = select i1 %and_ln55_61, i5 31, i5 30

]]></Node>
<StgValue><ssdm name="select_ln55_59"/></StgValue>
</operation>

<operation id="1922" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1501 %or_ln55_14 = or i1 %and_ln55_61, i1 %and_ln55_59

]]></Node>
<StgValue><ssdm name="or_ln55_14"/></StgValue>
</operation>

<operation id="1923" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1502 %min_s_49 = select i1 %or_ln55_14, i5 %select_ln55_59, i5 %min_s_48

]]></Node>
<StgValue><ssdm name="min_s_49"/></StgValue>
</operation>

<operation id="1924" st_id="52" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1536 %tmp_417 = fcmp_olt  i64 %p_93, i64 %min_p_189

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1925" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1593 %p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104

]]></Node>
<StgValue><ssdm name="p_95"/></StgValue>
</operation>

<operation id="1926" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1594 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_95, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1927" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1928" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="1929" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="1930" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1738 %bitcast_ln54_116 = bitcast i64 %trunc_ln54_103

]]></Node>
<StgValue><ssdm name="bitcast_ln54_116"/></StgValue>
</operation>

<operation id="1931" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="1932" st_id="52" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1759 %llike_load_71 = load i12 %llike_addr_103

]]></Node>
<StgValue><ssdm name="llike_load_71"/></StgValue>
</operation>

<operation id="1933" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1760 %zext_ln54_163 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_163"/></StgValue>
</operation>

<operation id="1934" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1761 %lshr_ln54_88 = lshr i128 %llike_load_71, i128 %zext_ln54_163

]]></Node>
<StgValue><ssdm name="lshr_ln54_88"/></StgValue>
</operation>

<operation id="1935" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1762 %trunc_ln54_104 = trunc i128 %lshr_ln54_88

]]></Node>
<StgValue><ssdm name="trunc_ln54_104"/></StgValue>
</operation>

<operation id="1936" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1763 %bitcast_ln54_117 = bitcast i64 %trunc_ln54_104

]]></Node>
<StgValue><ssdm name="bitcast_ln54_117"/></StgValue>
</operation>

<operation id="1937" st_id="52" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1764 %llike_1_load_72 = load i12 %llike_1_addr_103

]]></Node>
<StgValue><ssdm name="llike_1_load_72"/></StgValue>
</operation>

<operation id="1938" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1765 %zext_ln54_164 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_164"/></StgValue>
</operation>

<operation id="1939" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1766 %lshr_ln54_89 = lshr i128 %llike_1_load_72, i128 %zext_ln54_164

]]></Node>
<StgValue><ssdm name="lshr_ln54_89"/></StgValue>
</operation>

<operation id="1940" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1767 %trunc_ln54_105 = trunc i128 %lshr_ln54_89

]]></Node>
<StgValue><ssdm name="trunc_ln54_105"/></StgValue>
</operation>

<operation id="1941" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1768 %bitcast_ln54_118 = bitcast i64 %trunc_ln54_105

]]></Node>
<StgValue><ssdm name="bitcast_ln54_118"/></StgValue>
</operation>

<operation id="1942" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1769 %tmp_436 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_117, i64 %bitcast_ln54_118, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="1943" st_id="52" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1797 %llike_load_72 = load i12 %llike_addr_104

]]></Node>
<StgValue><ssdm name="llike_load_72"/></StgValue>
</operation>

<operation id="1944" st_id="52" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1802 %llike_1_load_73 = load i12 %llike_1_addr_104

]]></Node>
<StgValue><ssdm name="llike_1_load_73"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1945" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:141 %or_ln54_40 = or i12 %tmp_s, i12 41

]]></Node>
<StgValue><ssdm name="or_ln54_40"/></StgValue>
</operation>

<operation id="1946" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:142 %zext_ln54_49 = zext i12 %or_ln54_40

]]></Node>
<StgValue><ssdm name="zext_ln54_49"/></StgValue>
</operation>

<operation id="1947" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:143 %llike_addr_105 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="llike_addr_105"/></StgValue>
</operation>

<operation id="1948" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:251 %llike_1_addr_105 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="llike_1_addr_105"/></StgValue>
</operation>

<operation id="1949" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1523 %bitcast_ln55_62 = bitcast i64 %p_93

]]></Node>
<StgValue><ssdm name="bitcast_ln55_62"/></StgValue>
</operation>

<operation id="1950" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1524 %tmp_414 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_62, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1951" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1525 %trunc_ln55_62 = trunc i64 %bitcast_ln55_62

]]></Node>
<StgValue><ssdm name="trunc_ln55_62"/></StgValue>
</operation>

<operation id="1952" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1526 %bitcast_ln55_63 = bitcast i64 %min_p_189

]]></Node>
<StgValue><ssdm name="bitcast_ln55_63"/></StgValue>
</operation>

<operation id="1953" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1527 %tmp_415 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_63, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1954" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1528 %trunc_ln55_63 = trunc i64 %bitcast_ln55_63

]]></Node>
<StgValue><ssdm name="trunc_ln55_63"/></StgValue>
</operation>

<operation id="1955" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1529 %icmp_ln55_124 = icmp_ne  i11 %tmp_414, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_124"/></StgValue>
</operation>

<operation id="1956" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1530 %icmp_ln55_125 = icmp_eq  i52 %trunc_ln55_62, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_125"/></StgValue>
</operation>

<operation id="1957" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1531 %or_ln55_93 = or i1 %icmp_ln55_125, i1 %icmp_ln55_124

]]></Node>
<StgValue><ssdm name="or_ln55_93"/></StgValue>
</operation>

<operation id="1958" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1532 %icmp_ln55_126 = icmp_ne  i11 %tmp_415, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_126"/></StgValue>
</operation>

<operation id="1959" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1533 %icmp_ln55_127 = icmp_eq  i52 %trunc_ln55_63, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_127"/></StgValue>
</operation>

<operation id="1960" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1534 %or_ln55_94 = or i1 %icmp_ln55_127, i1 %icmp_ln55_126

]]></Node>
<StgValue><ssdm name="or_ln55_94"/></StgValue>
</operation>

<operation id="1961" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1535 %and_ln55_62 = and i1 %or_ln55_93, i1 %or_ln55_94

]]></Node>
<StgValue><ssdm name="and_ln55_62"/></StgValue>
</operation>

<operation id="1962" st_id="53" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1536 %tmp_417 = fcmp_olt  i64 %p_93, i64 %min_p_189

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1963" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1537 %and_ln55_63 = and i1 %and_ln55_62, i1 %tmp_417

]]></Node>
<StgValue><ssdm name="and_ln55_63"/></StgValue>
</operation>

<operation id="1964" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1538 %min_p_191 = select i1 %and_ln55_63, i64 %p_93, i64 %min_p_189

]]></Node>
<StgValue><ssdm name="min_p_191"/></StgValue>
</operation>

<operation id="1965" st_id="53" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1571 %tmp_420 = fcmp_olt  i64 %p_94, i64 %min_p_191

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1966" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1628 %p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107

]]></Node>
<StgValue><ssdm name="p_96"/></StgValue>
</operation>

<operation id="1967" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1629 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_96, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1968" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="1969" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="1970" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="1971" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1773 %bitcast_ln54_119 = bitcast i64 %trunc_ln54_106

]]></Node>
<StgValue><ssdm name="bitcast_ln54_119"/></StgValue>
</operation>

<operation id="1972" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="1973" st_id="53" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1797 %llike_load_72 = load i12 %llike_addr_104

]]></Node>
<StgValue><ssdm name="llike_load_72"/></StgValue>
</operation>

<operation id="1974" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1798 %zext_ln54_165 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_165"/></StgValue>
</operation>

<operation id="1975" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1799 %lshr_ln54_90 = lshr i128 %llike_load_72, i128 %zext_ln54_165

]]></Node>
<StgValue><ssdm name="lshr_ln54_90"/></StgValue>
</operation>

<operation id="1976" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1800 %trunc_ln54_107 = trunc i128 %lshr_ln54_90

]]></Node>
<StgValue><ssdm name="trunc_ln54_107"/></StgValue>
</operation>

<operation id="1977" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1801 %bitcast_ln54_120 = bitcast i64 %trunc_ln54_107

]]></Node>
<StgValue><ssdm name="bitcast_ln54_120"/></StgValue>
</operation>

<operation id="1978" st_id="53" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1802 %llike_1_load_73 = load i12 %llike_1_addr_104

]]></Node>
<StgValue><ssdm name="llike_1_load_73"/></StgValue>
</operation>

<operation id="1979" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1803 %zext_ln54_166 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_166"/></StgValue>
</operation>

<operation id="1980" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1804 %lshr_ln54_91 = lshr i128 %llike_1_load_73, i128 %zext_ln54_166

]]></Node>
<StgValue><ssdm name="lshr_ln54_91"/></StgValue>
</operation>

<operation id="1981" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1805 %trunc_ln54_108 = trunc i128 %lshr_ln54_91

]]></Node>
<StgValue><ssdm name="trunc_ln54_108"/></StgValue>
</operation>

<operation id="1982" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1806 %bitcast_ln54_121 = bitcast i64 %trunc_ln54_108

]]></Node>
<StgValue><ssdm name="bitcast_ln54_121"/></StgValue>
</operation>

<operation id="1983" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1807 %tmp_440 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_120, i64 %bitcast_ln54_121, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1984" st_id="53" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1832 %llike_load_73 = load i12 %llike_addr_105

]]></Node>
<StgValue><ssdm name="llike_load_73"/></StgValue>
</operation>

<operation id="1985" st_id="53" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1837 %llike_1_load_74 = load i12 %llike_1_addr_105

]]></Node>
<StgValue><ssdm name="llike_1_load_74"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1986" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:144 %or_ln54_41 = or i12 %tmp_s, i12 42

]]></Node>
<StgValue><ssdm name="or_ln54_41"/></StgValue>
</operation>

<operation id="1987" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:145 %zext_ln54_50 = zext i12 %or_ln54_41

]]></Node>
<StgValue><ssdm name="zext_ln54_50"/></StgValue>
</operation>

<operation id="1988" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:146 %llike_addr_106 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="llike_addr_106"/></StgValue>
</operation>

<operation id="1989" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:252 %llike_1_addr_106 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="llike_1_addr_106"/></StgValue>
</operation>

<operation id="1990" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body113.249:1503 %zext_ln55_3 = zext i5 %min_s_49

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="1991" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1558 %bitcast_ln55_64 = bitcast i64 %p_94

]]></Node>
<StgValue><ssdm name="bitcast_ln55_64"/></StgValue>
</operation>

<operation id="1992" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1559 %tmp_418 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_64, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1993" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1560 %trunc_ln55_64 = trunc i64 %bitcast_ln55_64

]]></Node>
<StgValue><ssdm name="trunc_ln55_64"/></StgValue>
</operation>

<operation id="1994" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1561 %bitcast_ln55_65 = bitcast i64 %min_p_191

]]></Node>
<StgValue><ssdm name="bitcast_ln55_65"/></StgValue>
</operation>

<operation id="1995" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1562 %tmp_419 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_65, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1996" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1563 %trunc_ln55_65 = trunc i64 %bitcast_ln55_65

]]></Node>
<StgValue><ssdm name="trunc_ln55_65"/></StgValue>
</operation>

<operation id="1997" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1564 %icmp_ln55_128 = icmp_ne  i11 %tmp_418, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_128"/></StgValue>
</operation>

<operation id="1998" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1565 %icmp_ln55_129 = icmp_eq  i52 %trunc_ln55_64, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_129"/></StgValue>
</operation>

<operation id="1999" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1566 %or_ln55_95 = or i1 %icmp_ln55_129, i1 %icmp_ln55_128

]]></Node>
<StgValue><ssdm name="or_ln55_95"/></StgValue>
</operation>

<operation id="2000" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1567 %icmp_ln55_130 = icmp_ne  i11 %tmp_419, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_130"/></StgValue>
</operation>

<operation id="2001" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1568 %icmp_ln55_131 = icmp_eq  i52 %trunc_ln55_65, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_131"/></StgValue>
</operation>

<operation id="2002" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1569 %or_ln55_96 = or i1 %icmp_ln55_131, i1 %icmp_ln55_130

]]></Node>
<StgValue><ssdm name="or_ln55_96"/></StgValue>
</operation>

<operation id="2003" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1570 %and_ln55_64 = and i1 %or_ln55_95, i1 %or_ln55_96

]]></Node>
<StgValue><ssdm name="and_ln55_64"/></StgValue>
</operation>

<operation id="2004" st_id="54" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1571 %tmp_420 = fcmp_olt  i64 %p_94, i64 %min_p_191

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="2005" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1572 %and_ln55_65 = and i1 %and_ln55_64, i1 %tmp_420

]]></Node>
<StgValue><ssdm name="and_ln55_65"/></StgValue>
</operation>

<operation id="2006" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1573 %min_p_193 = select i1 %and_ln55_65, i64 %p_94, i64 %min_p_191

]]></Node>
<StgValue><ssdm name="min_p_193"/></StgValue>
</operation>

<operation id="2007" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1574 %select_ln55_60 = select i1 %and_ln55_65, i6 33, i6 32

]]></Node>
<StgValue><ssdm name="select_ln55_60"/></StgValue>
</operation>

<operation id="2008" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1575 %or_ln55_15 = or i1 %and_ln55_65, i1 %and_ln55_63

]]></Node>
<StgValue><ssdm name="or_ln55_15"/></StgValue>
</operation>

<operation id="2009" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1576 %min_s_50 = select i1 %or_ln55_15, i6 %select_ln55_60, i6 %zext_ln55_3

]]></Node>
<StgValue><ssdm name="min_s_50"/></StgValue>
</operation>

<operation id="2010" st_id="54" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1609 %tmp_423 = fcmp_olt  i64 %p_95, i64 %min_p_193

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2011" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1666 %p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110

]]></Node>
<StgValue><ssdm name="p_97"/></StgValue>
</operation>

<operation id="2012" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1667 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_97, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2013" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="2014" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="2015" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="2016" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1811 %bitcast_ln54_122 = bitcast i64 %trunc_ln54_109

]]></Node>
<StgValue><ssdm name="bitcast_ln54_122"/></StgValue>
</operation>

<operation id="2017" st_id="54" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2018" st_id="54" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1832 %llike_load_73 = load i12 %llike_addr_105

]]></Node>
<StgValue><ssdm name="llike_load_73"/></StgValue>
</operation>

<operation id="2019" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1833 %zext_ln54_167 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_167"/></StgValue>
</operation>

<operation id="2020" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1834 %lshr_ln54_92 = lshr i128 %llike_load_73, i128 %zext_ln54_167

]]></Node>
<StgValue><ssdm name="lshr_ln54_92"/></StgValue>
</operation>

<operation id="2021" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1835 %trunc_ln54_110 = trunc i128 %lshr_ln54_92

]]></Node>
<StgValue><ssdm name="trunc_ln54_110"/></StgValue>
</operation>

<operation id="2022" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1836 %bitcast_ln54_123 = bitcast i64 %trunc_ln54_110

]]></Node>
<StgValue><ssdm name="bitcast_ln54_123"/></StgValue>
</operation>

<operation id="2023" st_id="54" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1837 %llike_1_load_74 = load i12 %llike_1_addr_105

]]></Node>
<StgValue><ssdm name="llike_1_load_74"/></StgValue>
</operation>

<operation id="2024" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1838 %zext_ln54_168 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_168"/></StgValue>
</operation>

<operation id="2025" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1839 %lshr_ln54_93 = lshr i128 %llike_1_load_74, i128 %zext_ln54_168

]]></Node>
<StgValue><ssdm name="lshr_ln54_93"/></StgValue>
</operation>

<operation id="2026" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1840 %trunc_ln54_111 = trunc i128 %lshr_ln54_93

]]></Node>
<StgValue><ssdm name="trunc_ln54_111"/></StgValue>
</operation>

<operation id="2027" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1841 %bitcast_ln54_124 = bitcast i64 %trunc_ln54_111

]]></Node>
<StgValue><ssdm name="bitcast_ln54_124"/></StgValue>
</operation>

<operation id="2028" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1842 %tmp_444 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_123, i64 %bitcast_ln54_124, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="2029" st_id="54" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1870 %llike_load_74 = load i12 %llike_addr_106

]]></Node>
<StgValue><ssdm name="llike_load_74"/></StgValue>
</operation>

<operation id="2030" st_id="54" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1875 %llike_1_load_75 = load i12 %llike_1_addr_106

]]></Node>
<StgValue><ssdm name="llike_1_load_75"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="2031" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:147 %or_ln54_42 = or i12 %tmp_s, i12 43

]]></Node>
<StgValue><ssdm name="or_ln54_42"/></StgValue>
</operation>

<operation id="2032" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:148 %zext_ln54_51 = zext i12 %or_ln54_42

]]></Node>
<StgValue><ssdm name="zext_ln54_51"/></StgValue>
</operation>

<operation id="2033" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:149 %llike_addr_107 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="llike_addr_107"/></StgValue>
</operation>

<operation id="2034" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:253 %llike_1_addr_107 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="llike_1_addr_107"/></StgValue>
</operation>

<operation id="2035" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1596 %bitcast_ln55_66 = bitcast i64 %p_95

]]></Node>
<StgValue><ssdm name="bitcast_ln55_66"/></StgValue>
</operation>

<operation id="2036" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1597 %tmp_421 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_66, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2037" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1598 %trunc_ln55_66 = trunc i64 %bitcast_ln55_66

]]></Node>
<StgValue><ssdm name="trunc_ln55_66"/></StgValue>
</operation>

<operation id="2038" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1599 %bitcast_ln55_67 = bitcast i64 %min_p_193

]]></Node>
<StgValue><ssdm name="bitcast_ln55_67"/></StgValue>
</operation>

<operation id="2039" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1600 %tmp_422 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_67, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="2040" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1601 %trunc_ln55_67 = trunc i64 %bitcast_ln55_67

]]></Node>
<StgValue><ssdm name="trunc_ln55_67"/></StgValue>
</operation>

<operation id="2041" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1602 %icmp_ln55_132 = icmp_ne  i11 %tmp_421, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_132"/></StgValue>
</operation>

<operation id="2042" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1603 %icmp_ln55_133 = icmp_eq  i52 %trunc_ln55_66, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_133"/></StgValue>
</operation>

<operation id="2043" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1604 %or_ln55_97 = or i1 %icmp_ln55_133, i1 %icmp_ln55_132

]]></Node>
<StgValue><ssdm name="or_ln55_97"/></StgValue>
</operation>

<operation id="2044" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1605 %icmp_ln55_134 = icmp_ne  i11 %tmp_422, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_134"/></StgValue>
</operation>

<operation id="2045" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1606 %icmp_ln55_135 = icmp_eq  i52 %trunc_ln55_67, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_135"/></StgValue>
</operation>

<operation id="2046" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1607 %or_ln55_98 = or i1 %icmp_ln55_135, i1 %icmp_ln55_134

]]></Node>
<StgValue><ssdm name="or_ln55_98"/></StgValue>
</operation>

<operation id="2047" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1608 %and_ln55_66 = and i1 %or_ln55_97, i1 %or_ln55_98

]]></Node>
<StgValue><ssdm name="and_ln55_66"/></StgValue>
</operation>

<operation id="2048" st_id="55" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1609 %tmp_423 = fcmp_olt  i64 %p_95, i64 %min_p_193

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2049" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1610 %and_ln55_67 = and i1 %and_ln55_66, i1 %tmp_423

]]></Node>
<StgValue><ssdm name="and_ln55_67"/></StgValue>
</operation>

<operation id="2050" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1611 %min_p_195 = select i1 %and_ln55_67, i64 %p_95, i64 %min_p_193

]]></Node>
<StgValue><ssdm name="min_p_195"/></StgValue>
</operation>

<operation id="2051" st_id="55" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1644 %tmp_427 = fcmp_olt  i64 %p_96, i64 %min_p_195

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2052" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1701 %p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113

]]></Node>
<StgValue><ssdm name="p_98"/></StgValue>
</operation>

<operation id="2053" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1702 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_98, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2054" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="2055" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="2056" st_id="55" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2057" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1846 %bitcast_ln54_125 = bitcast i64 %trunc_ln54_112

]]></Node>
<StgValue><ssdm name="bitcast_ln54_125"/></StgValue>
</operation>

<operation id="2058" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2059" st_id="55" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1870 %llike_load_74 = load i12 %llike_addr_106

]]></Node>
<StgValue><ssdm name="llike_load_74"/></StgValue>
</operation>

<operation id="2060" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1871 %zext_ln54_169 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_169"/></StgValue>
</operation>

<operation id="2061" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1872 %lshr_ln54_94 = lshr i128 %llike_load_74, i128 %zext_ln54_169

]]></Node>
<StgValue><ssdm name="lshr_ln54_94"/></StgValue>
</operation>

<operation id="2062" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1873 %trunc_ln54_113 = trunc i128 %lshr_ln54_94

]]></Node>
<StgValue><ssdm name="trunc_ln54_113"/></StgValue>
</operation>

<operation id="2063" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1874 %bitcast_ln54_126 = bitcast i64 %trunc_ln54_113

]]></Node>
<StgValue><ssdm name="bitcast_ln54_126"/></StgValue>
</operation>

<operation id="2064" st_id="55" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1875 %llike_1_load_75 = load i12 %llike_1_addr_106

]]></Node>
<StgValue><ssdm name="llike_1_load_75"/></StgValue>
</operation>

<operation id="2065" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1876 %zext_ln54_170 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_170"/></StgValue>
</operation>

<operation id="2066" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1877 %lshr_ln54_95 = lshr i128 %llike_1_load_75, i128 %zext_ln54_170

]]></Node>
<StgValue><ssdm name="lshr_ln54_95"/></StgValue>
</operation>

<operation id="2067" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1878 %trunc_ln54_114 = trunc i128 %lshr_ln54_95

]]></Node>
<StgValue><ssdm name="trunc_ln54_114"/></StgValue>
</operation>

<operation id="2068" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1879 %bitcast_ln54_127 = bitcast i64 %trunc_ln54_114

]]></Node>
<StgValue><ssdm name="bitcast_ln54_127"/></StgValue>
</operation>

<operation id="2069" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1880 %tmp_448 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_126, i64 %bitcast_ln54_127, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2070" st_id="55" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1905 %llike_load_75 = load i12 %llike_addr_107

]]></Node>
<StgValue><ssdm name="llike_load_75"/></StgValue>
</operation>

<operation id="2071" st_id="55" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1910 %llike_1_load_76 = load i12 %llike_1_addr_107

]]></Node>
<StgValue><ssdm name="llike_1_load_76"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="2072" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:150 %or_ln54_43 = or i12 %tmp_s, i12 44

]]></Node>
<StgValue><ssdm name="or_ln54_43"/></StgValue>
</operation>

<operation id="2073" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:151 %zext_ln54_52 = zext i12 %or_ln54_43

]]></Node>
<StgValue><ssdm name="zext_ln54_52"/></StgValue>
</operation>

<operation id="2074" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:152 %llike_addr_108 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="llike_addr_108"/></StgValue>
</operation>

<operation id="2075" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:254 %llike_1_addr_108 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="llike_1_addr_108"/></StgValue>
</operation>

<operation id="2076" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1631 %bitcast_ln55_68 = bitcast i64 %p_96

]]></Node>
<StgValue><ssdm name="bitcast_ln55_68"/></StgValue>
</operation>

<operation id="2077" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1632 %tmp_425 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_68, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2078" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1633 %trunc_ln55_68 = trunc i64 %bitcast_ln55_68

]]></Node>
<StgValue><ssdm name="trunc_ln55_68"/></StgValue>
</operation>

<operation id="2079" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1634 %bitcast_ln55_69 = bitcast i64 %min_p_195

]]></Node>
<StgValue><ssdm name="bitcast_ln55_69"/></StgValue>
</operation>

<operation id="2080" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1635 %tmp_426 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_69, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="2081" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1636 %trunc_ln55_69 = trunc i64 %bitcast_ln55_69

]]></Node>
<StgValue><ssdm name="trunc_ln55_69"/></StgValue>
</operation>

<operation id="2082" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1637 %icmp_ln55_136 = icmp_ne  i11 %tmp_425, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_136"/></StgValue>
</operation>

<operation id="2083" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1638 %icmp_ln55_137 = icmp_eq  i52 %trunc_ln55_68, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_137"/></StgValue>
</operation>

<operation id="2084" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1639 %or_ln55_99 = or i1 %icmp_ln55_137, i1 %icmp_ln55_136

]]></Node>
<StgValue><ssdm name="or_ln55_99"/></StgValue>
</operation>

<operation id="2085" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1640 %icmp_ln55_138 = icmp_ne  i11 %tmp_426, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_138"/></StgValue>
</operation>

<operation id="2086" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1641 %icmp_ln55_139 = icmp_eq  i52 %trunc_ln55_69, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_139"/></StgValue>
</operation>

<operation id="2087" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1642 %or_ln55_100 = or i1 %icmp_ln55_139, i1 %icmp_ln55_138

]]></Node>
<StgValue><ssdm name="or_ln55_100"/></StgValue>
</operation>

<operation id="2088" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1643 %and_ln55_68 = and i1 %or_ln55_99, i1 %or_ln55_100

]]></Node>
<StgValue><ssdm name="and_ln55_68"/></StgValue>
</operation>

<operation id="2089" st_id="56" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1644 %tmp_427 = fcmp_olt  i64 %p_96, i64 %min_p_195

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2090" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1645 %and_ln55_69 = and i1 %and_ln55_68, i1 %tmp_427

]]></Node>
<StgValue><ssdm name="and_ln55_69"/></StgValue>
</operation>

<operation id="2091" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1646 %min_p_197 = select i1 %and_ln55_69, i64 %p_96, i64 %min_p_195

]]></Node>
<StgValue><ssdm name="min_p_197"/></StgValue>
</operation>

<operation id="2092" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1647 %select_ln55_64 = select i1 %and_ln55_69, i6 35, i6 34

]]></Node>
<StgValue><ssdm name="select_ln55_64"/></StgValue>
</operation>

<operation id="2093" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1648 %or_ln55_16 = or i1 %and_ln55_69, i1 %and_ln55_67

]]></Node>
<StgValue><ssdm name="or_ln55_16"/></StgValue>
</operation>

<operation id="2094" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1649 %min_s_51 = select i1 %or_ln55_16, i6 %select_ln55_64, i6 %min_s_50

]]></Node>
<StgValue><ssdm name="min_s_51"/></StgValue>
</operation>

<operation id="2095" st_id="56" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1682 %tmp_431 = fcmp_olt  i64 %p_97, i64 %min_p_197

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2096" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1739 %p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116

]]></Node>
<StgValue><ssdm name="p_99"/></StgValue>
</operation>

<operation id="2097" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1740 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_99, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2098" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="2099" st_id="56" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2100" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2101" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1884 %bitcast_ln54_128 = bitcast i64 %trunc_ln54_115

]]></Node>
<StgValue><ssdm name="bitcast_ln54_128"/></StgValue>
</operation>

<operation id="2102" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2103" st_id="56" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1905 %llike_load_75 = load i12 %llike_addr_107

]]></Node>
<StgValue><ssdm name="llike_load_75"/></StgValue>
</operation>

<operation id="2104" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1906 %zext_ln54_171 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_171"/></StgValue>
</operation>

<operation id="2105" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1907 %lshr_ln54_96 = lshr i128 %llike_load_75, i128 %zext_ln54_171

]]></Node>
<StgValue><ssdm name="lshr_ln54_96"/></StgValue>
</operation>

<operation id="2106" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1908 %trunc_ln54_116 = trunc i128 %lshr_ln54_96

]]></Node>
<StgValue><ssdm name="trunc_ln54_116"/></StgValue>
</operation>

<operation id="2107" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1909 %bitcast_ln54_129 = bitcast i64 %trunc_ln54_116

]]></Node>
<StgValue><ssdm name="bitcast_ln54_129"/></StgValue>
</operation>

<operation id="2108" st_id="56" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1910 %llike_1_load_76 = load i12 %llike_1_addr_107

]]></Node>
<StgValue><ssdm name="llike_1_load_76"/></StgValue>
</operation>

<operation id="2109" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1911 %zext_ln54_172 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_172"/></StgValue>
</operation>

<operation id="2110" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1912 %lshr_ln54_97 = lshr i128 %llike_1_load_76, i128 %zext_ln54_172

]]></Node>
<StgValue><ssdm name="lshr_ln54_97"/></StgValue>
</operation>

<operation id="2111" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1913 %trunc_ln54_117 = trunc i128 %lshr_ln54_97

]]></Node>
<StgValue><ssdm name="trunc_ln54_117"/></StgValue>
</operation>

<operation id="2112" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1914 %bitcast_ln54_130 = bitcast i64 %trunc_ln54_117

]]></Node>
<StgValue><ssdm name="bitcast_ln54_130"/></StgValue>
</operation>

<operation id="2113" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1915 %tmp_452 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_129, i64 %bitcast_ln54_130, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2114" st_id="56" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1943 %llike_load_76 = load i12 %llike_addr_108

]]></Node>
<StgValue><ssdm name="llike_load_76"/></StgValue>
</operation>

<operation id="2115" st_id="56" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1948 %llike_1_load_77 = load i12 %llike_1_addr_108

]]></Node>
<StgValue><ssdm name="llike_1_load_77"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="2116" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:153 %or_ln54_44 = or i12 %tmp_s, i12 45

]]></Node>
<StgValue><ssdm name="or_ln54_44"/></StgValue>
</operation>

<operation id="2117" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:154 %zext_ln54_53 = zext i12 %or_ln54_44

]]></Node>
<StgValue><ssdm name="zext_ln54_53"/></StgValue>
</operation>

<operation id="2118" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:155 %llike_addr_109 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="llike_addr_109"/></StgValue>
</operation>

<operation id="2119" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:255 %llike_1_addr_109 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="llike_1_addr_109"/></StgValue>
</operation>

<operation id="2120" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1669 %bitcast_ln55_70 = bitcast i64 %p_97

]]></Node>
<StgValue><ssdm name="bitcast_ln55_70"/></StgValue>
</operation>

<operation id="2121" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1670 %tmp_429 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_70, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2122" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1671 %trunc_ln55_70 = trunc i64 %bitcast_ln55_70

]]></Node>
<StgValue><ssdm name="trunc_ln55_70"/></StgValue>
</operation>

<operation id="2123" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1672 %bitcast_ln55_71 = bitcast i64 %min_p_197

]]></Node>
<StgValue><ssdm name="bitcast_ln55_71"/></StgValue>
</operation>

<operation id="2124" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1673 %tmp_430 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_71, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2125" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1674 %trunc_ln55_71 = trunc i64 %bitcast_ln55_71

]]></Node>
<StgValue><ssdm name="trunc_ln55_71"/></StgValue>
</operation>

<operation id="2126" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1675 %icmp_ln55_140 = icmp_ne  i11 %tmp_429, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_140"/></StgValue>
</operation>

<operation id="2127" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1676 %icmp_ln55_141 = icmp_eq  i52 %trunc_ln55_70, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_141"/></StgValue>
</operation>

<operation id="2128" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1677 %or_ln55_101 = or i1 %icmp_ln55_141, i1 %icmp_ln55_140

]]></Node>
<StgValue><ssdm name="or_ln55_101"/></StgValue>
</operation>

<operation id="2129" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1678 %icmp_ln55_142 = icmp_ne  i11 %tmp_430, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_142"/></StgValue>
</operation>

<operation id="2130" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1679 %icmp_ln55_143 = icmp_eq  i52 %trunc_ln55_71, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_143"/></StgValue>
</operation>

<operation id="2131" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1680 %or_ln55_102 = or i1 %icmp_ln55_143, i1 %icmp_ln55_142

]]></Node>
<StgValue><ssdm name="or_ln55_102"/></StgValue>
</operation>

<operation id="2132" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1681 %and_ln55_70 = and i1 %or_ln55_101, i1 %or_ln55_102

]]></Node>
<StgValue><ssdm name="and_ln55_70"/></StgValue>
</operation>

<operation id="2133" st_id="57" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1682 %tmp_431 = fcmp_olt  i64 %p_97, i64 %min_p_197

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2134" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1683 %and_ln55_71 = and i1 %and_ln55_70, i1 %tmp_431

]]></Node>
<StgValue><ssdm name="and_ln55_71"/></StgValue>
</operation>

<operation id="2135" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1684 %min_p_199 = select i1 %and_ln55_71, i64 %p_97, i64 %min_p_197

]]></Node>
<StgValue><ssdm name="min_p_199"/></StgValue>
</operation>

<operation id="2136" st_id="57" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1717 %tmp_435 = fcmp_olt  i64 %p_98, i64 %min_p_199

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2137" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1774 %p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119

]]></Node>
<StgValue><ssdm name="p_100"/></StgValue>
</operation>

<operation id="2138" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1775 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_100, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2139" st_id="57" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2140" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2141" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2142" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1919 %bitcast_ln54_131 = bitcast i64 %trunc_ln54_118

]]></Node>
<StgValue><ssdm name="bitcast_ln54_131"/></StgValue>
</operation>

<operation id="2143" st_id="57" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2144" st_id="57" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1943 %llike_load_76 = load i12 %llike_addr_108

]]></Node>
<StgValue><ssdm name="llike_load_76"/></StgValue>
</operation>

<operation id="2145" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1944 %zext_ln54_173 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_173"/></StgValue>
</operation>

<operation id="2146" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1945 %lshr_ln54_98 = lshr i128 %llike_load_76, i128 %zext_ln54_173

]]></Node>
<StgValue><ssdm name="lshr_ln54_98"/></StgValue>
</operation>

<operation id="2147" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1946 %trunc_ln54_119 = trunc i128 %lshr_ln54_98

]]></Node>
<StgValue><ssdm name="trunc_ln54_119"/></StgValue>
</operation>

<operation id="2148" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1947 %bitcast_ln54_132 = bitcast i64 %trunc_ln54_119

]]></Node>
<StgValue><ssdm name="bitcast_ln54_132"/></StgValue>
</operation>

<operation id="2149" st_id="57" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1948 %llike_1_load_77 = load i12 %llike_1_addr_108

]]></Node>
<StgValue><ssdm name="llike_1_load_77"/></StgValue>
</operation>

<operation id="2150" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1949 %zext_ln54_174 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_174"/></StgValue>
</operation>

<operation id="2151" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1950 %lshr_ln54_99 = lshr i128 %llike_1_load_77, i128 %zext_ln54_174

]]></Node>
<StgValue><ssdm name="lshr_ln54_99"/></StgValue>
</operation>

<operation id="2152" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1951 %trunc_ln54_120 = trunc i128 %lshr_ln54_99

]]></Node>
<StgValue><ssdm name="trunc_ln54_120"/></StgValue>
</operation>

<operation id="2153" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1952 %bitcast_ln54_133 = bitcast i64 %trunc_ln54_120

]]></Node>
<StgValue><ssdm name="bitcast_ln54_133"/></StgValue>
</operation>

<operation id="2154" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1953 %tmp_456 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_132, i64 %bitcast_ln54_133, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="2155" st_id="57" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1978 %llike_load_77 = load i12 %llike_addr_109

]]></Node>
<StgValue><ssdm name="llike_load_77"/></StgValue>
</operation>

<operation id="2156" st_id="57" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1983 %llike_1_load_78 = load i12 %llike_1_addr_109

]]></Node>
<StgValue><ssdm name="llike_1_load_78"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="2157" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:156 %or_ln54_45 = or i12 %tmp_s, i12 46

]]></Node>
<StgValue><ssdm name="or_ln54_45"/></StgValue>
</operation>

<operation id="2158" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:157 %zext_ln54_54 = zext i12 %or_ln54_45

]]></Node>
<StgValue><ssdm name="zext_ln54_54"/></StgValue>
</operation>

<operation id="2159" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:158 %llike_addr_110 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="llike_addr_110"/></StgValue>
</operation>

<operation id="2160" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:256 %llike_1_addr_110 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="llike_1_addr_110"/></StgValue>
</operation>

<operation id="2161" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1704 %bitcast_ln55_72 = bitcast i64 %p_98

]]></Node>
<StgValue><ssdm name="bitcast_ln55_72"/></StgValue>
</operation>

<operation id="2162" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1705 %tmp_433 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_72, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2163" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1706 %trunc_ln55_72 = trunc i64 %bitcast_ln55_72

]]></Node>
<StgValue><ssdm name="trunc_ln55_72"/></StgValue>
</operation>

<operation id="2164" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1707 %bitcast_ln55_73 = bitcast i64 %min_p_199

]]></Node>
<StgValue><ssdm name="bitcast_ln55_73"/></StgValue>
</operation>

<operation id="2165" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1708 %tmp_434 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_73, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2166" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1709 %trunc_ln55_73 = trunc i64 %bitcast_ln55_73

]]></Node>
<StgValue><ssdm name="trunc_ln55_73"/></StgValue>
</operation>

<operation id="2167" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1710 %icmp_ln55_144 = icmp_ne  i11 %tmp_433, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_144"/></StgValue>
</operation>

<operation id="2168" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1711 %icmp_ln55_145 = icmp_eq  i52 %trunc_ln55_72, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_145"/></StgValue>
</operation>

<operation id="2169" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1712 %or_ln55_103 = or i1 %icmp_ln55_145, i1 %icmp_ln55_144

]]></Node>
<StgValue><ssdm name="or_ln55_103"/></StgValue>
</operation>

<operation id="2170" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1713 %icmp_ln55_146 = icmp_ne  i11 %tmp_434, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_146"/></StgValue>
</operation>

<operation id="2171" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1714 %icmp_ln55_147 = icmp_eq  i52 %trunc_ln55_73, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_147"/></StgValue>
</operation>

<operation id="2172" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1715 %or_ln55_104 = or i1 %icmp_ln55_147, i1 %icmp_ln55_146

]]></Node>
<StgValue><ssdm name="or_ln55_104"/></StgValue>
</operation>

<operation id="2173" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1716 %and_ln55_72 = and i1 %or_ln55_103, i1 %or_ln55_104

]]></Node>
<StgValue><ssdm name="and_ln55_72"/></StgValue>
</operation>

<operation id="2174" st_id="58" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1717 %tmp_435 = fcmp_olt  i64 %p_98, i64 %min_p_199

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2175" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1718 %and_ln55_73 = and i1 %and_ln55_72, i1 %tmp_435

]]></Node>
<StgValue><ssdm name="and_ln55_73"/></StgValue>
</operation>

<operation id="2176" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1719 %min_p_201 = select i1 %and_ln55_73, i64 %p_98, i64 %min_p_199

]]></Node>
<StgValue><ssdm name="min_p_201"/></StgValue>
</operation>

<operation id="2177" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1720 %select_ln55_68 = select i1 %and_ln55_73, i6 37, i6 36

]]></Node>
<StgValue><ssdm name="select_ln55_68"/></StgValue>
</operation>

<operation id="2178" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1721 %or_ln55_17 = or i1 %and_ln55_73, i1 %and_ln55_71

]]></Node>
<StgValue><ssdm name="or_ln55_17"/></StgValue>
</operation>

<operation id="2179" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1722 %min_s_52 = select i1 %or_ln55_17, i6 %select_ln55_68, i6 %min_s_51

]]></Node>
<StgValue><ssdm name="min_s_52"/></StgValue>
</operation>

<operation id="2180" st_id="58" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1755 %tmp_439 = fcmp_olt  i64 %p_99, i64 %min_p_201

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2181" st_id="58" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1812 %p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122

]]></Node>
<StgValue><ssdm name="p_101"/></StgValue>
</operation>

<operation id="2182" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1813 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_101, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2183" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2184" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2185" st_id="58" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2186" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1957 %bitcast_ln54_134 = bitcast i64 %trunc_ln54_121

]]></Node>
<StgValue><ssdm name="bitcast_ln54_134"/></StgValue>
</operation>

<operation id="2187" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2188" st_id="58" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1978 %llike_load_77 = load i12 %llike_addr_109

]]></Node>
<StgValue><ssdm name="llike_load_77"/></StgValue>
</operation>

<operation id="2189" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1979 %zext_ln54_175 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_175"/></StgValue>
</operation>

<operation id="2190" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1980 %lshr_ln54_100 = lshr i128 %llike_load_77, i128 %zext_ln54_175

]]></Node>
<StgValue><ssdm name="lshr_ln54_100"/></StgValue>
</operation>

<operation id="2191" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1981 %trunc_ln54_122 = trunc i128 %lshr_ln54_100

]]></Node>
<StgValue><ssdm name="trunc_ln54_122"/></StgValue>
</operation>

<operation id="2192" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1982 %bitcast_ln54_135 = bitcast i64 %trunc_ln54_122

]]></Node>
<StgValue><ssdm name="bitcast_ln54_135"/></StgValue>
</operation>

<operation id="2193" st_id="58" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:1983 %llike_1_load_78 = load i12 %llike_1_addr_109

]]></Node>
<StgValue><ssdm name="llike_1_load_78"/></StgValue>
</operation>

<operation id="2194" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:1984 %zext_ln54_176 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_176"/></StgValue>
</operation>

<operation id="2195" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1985 %lshr_ln54_101 = lshr i128 %llike_1_load_78, i128 %zext_ln54_176

]]></Node>
<StgValue><ssdm name="lshr_ln54_101"/></StgValue>
</operation>

<operation id="2196" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:1986 %trunc_ln54_123 = trunc i128 %lshr_ln54_101

]]></Node>
<StgValue><ssdm name="trunc_ln54_123"/></StgValue>
</operation>

<operation id="2197" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1987 %bitcast_ln54_136 = bitcast i64 %trunc_ln54_123

]]></Node>
<StgValue><ssdm name="bitcast_ln54_136"/></StgValue>
</operation>

<operation id="2198" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:1988 %tmp_460 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_135, i64 %bitcast_ln54_136, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="2199" st_id="58" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2016 %llike_load_78 = load i12 %llike_addr_110

]]></Node>
<StgValue><ssdm name="llike_load_78"/></StgValue>
</operation>

<operation id="2200" st_id="58" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2021 %llike_1_load_79 = load i12 %llike_1_addr_110

]]></Node>
<StgValue><ssdm name="llike_1_load_79"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="2201" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:159 %or_ln54_46 = or i12 %tmp_s, i12 47

]]></Node>
<StgValue><ssdm name="or_ln54_46"/></StgValue>
</operation>

<operation id="2202" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:160 %zext_ln54_55 = zext i12 %or_ln54_46

]]></Node>
<StgValue><ssdm name="zext_ln54_55"/></StgValue>
</operation>

<operation id="2203" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:161 %llike_addr_111 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_55

]]></Node>
<StgValue><ssdm name="llike_addr_111"/></StgValue>
</operation>

<operation id="2204" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:257 %llike_1_addr_111 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_55

]]></Node>
<StgValue><ssdm name="llike_1_addr_111"/></StgValue>
</operation>

<operation id="2205" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1742 %bitcast_ln55_74 = bitcast i64 %p_99

]]></Node>
<StgValue><ssdm name="bitcast_ln55_74"/></StgValue>
</operation>

<operation id="2206" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1743 %tmp_437 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_74, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2207" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1744 %trunc_ln55_74 = trunc i64 %bitcast_ln55_74

]]></Node>
<StgValue><ssdm name="trunc_ln55_74"/></StgValue>
</operation>

<operation id="2208" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1745 %bitcast_ln55_75 = bitcast i64 %min_p_201

]]></Node>
<StgValue><ssdm name="bitcast_ln55_75"/></StgValue>
</operation>

<operation id="2209" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1746 %tmp_438 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_75, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2210" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1747 %trunc_ln55_75 = trunc i64 %bitcast_ln55_75

]]></Node>
<StgValue><ssdm name="trunc_ln55_75"/></StgValue>
</operation>

<operation id="2211" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1748 %icmp_ln55_148 = icmp_ne  i11 %tmp_437, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_148"/></StgValue>
</operation>

<operation id="2212" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1749 %icmp_ln55_149 = icmp_eq  i52 %trunc_ln55_74, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_149"/></StgValue>
</operation>

<operation id="2213" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1750 %or_ln55_105 = or i1 %icmp_ln55_149, i1 %icmp_ln55_148

]]></Node>
<StgValue><ssdm name="or_ln55_105"/></StgValue>
</operation>

<operation id="2214" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1751 %icmp_ln55_150 = icmp_ne  i11 %tmp_438, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_150"/></StgValue>
</operation>

<operation id="2215" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1752 %icmp_ln55_151 = icmp_eq  i52 %trunc_ln55_75, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_151"/></StgValue>
</operation>

<operation id="2216" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1753 %or_ln55_106 = or i1 %icmp_ln55_151, i1 %icmp_ln55_150

]]></Node>
<StgValue><ssdm name="or_ln55_106"/></StgValue>
</operation>

<operation id="2217" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1754 %and_ln55_74 = and i1 %or_ln55_105, i1 %or_ln55_106

]]></Node>
<StgValue><ssdm name="and_ln55_74"/></StgValue>
</operation>

<operation id="2218" st_id="59" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1755 %tmp_439 = fcmp_olt  i64 %p_99, i64 %min_p_201

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2219" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1756 %and_ln55_75 = and i1 %and_ln55_74, i1 %tmp_439

]]></Node>
<StgValue><ssdm name="and_ln55_75"/></StgValue>
</operation>

<operation id="2220" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1757 %min_p_203 = select i1 %and_ln55_75, i64 %p_99, i64 %min_p_201

]]></Node>
<StgValue><ssdm name="min_p_203"/></StgValue>
</operation>

<operation id="2221" st_id="59" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1790 %tmp_443 = fcmp_olt  i64 %p_100, i64 %min_p_203

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2222" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1847 %p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125

]]></Node>
<StgValue><ssdm name="p_102"/></StgValue>
</operation>

<operation id="2223" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1848 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_102, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2224" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2225" st_id="59" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2226" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2227" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1992 %bitcast_ln54_137 = bitcast i64 %trunc_ln54_124

]]></Node>
<StgValue><ssdm name="bitcast_ln54_137"/></StgValue>
</operation>

<operation id="2228" st_id="59" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2229" st_id="59" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2016 %llike_load_78 = load i12 %llike_addr_110

]]></Node>
<StgValue><ssdm name="llike_load_78"/></StgValue>
</operation>

<operation id="2230" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2017 %zext_ln54_178 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_178"/></StgValue>
</operation>

<operation id="2231" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2018 %lshr_ln54_103 = lshr i128 %llike_load_78, i128 %zext_ln54_178

]]></Node>
<StgValue><ssdm name="lshr_ln54_103"/></StgValue>
</operation>

<operation id="2232" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2019 %trunc_ln54_125 = trunc i128 %lshr_ln54_103

]]></Node>
<StgValue><ssdm name="trunc_ln54_125"/></StgValue>
</operation>

<operation id="2233" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2020 %bitcast_ln54_138 = bitcast i64 %trunc_ln54_125

]]></Node>
<StgValue><ssdm name="bitcast_ln54_138"/></StgValue>
</operation>

<operation id="2234" st_id="59" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2021 %llike_1_load_79 = load i12 %llike_1_addr_110

]]></Node>
<StgValue><ssdm name="llike_1_load_79"/></StgValue>
</operation>

<operation id="2235" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2022 %zext_ln54_179 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_179"/></StgValue>
</operation>

<operation id="2236" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2023 %lshr_ln54_104 = lshr i128 %llike_1_load_79, i128 %zext_ln54_179

]]></Node>
<StgValue><ssdm name="lshr_ln54_104"/></StgValue>
</operation>

<operation id="2237" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2024 %trunc_ln54_126 = trunc i128 %lshr_ln54_104

]]></Node>
<StgValue><ssdm name="trunc_ln54_126"/></StgValue>
</operation>

<operation id="2238" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2025 %bitcast_ln54_139 = bitcast i64 %trunc_ln54_126

]]></Node>
<StgValue><ssdm name="bitcast_ln54_139"/></StgValue>
</operation>

<operation id="2239" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2026 %tmp_464 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_138, i64 %bitcast_ln54_139, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="2240" st_id="59" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2051 %llike_load_79 = load i12 %llike_addr_111

]]></Node>
<StgValue><ssdm name="llike_load_79"/></StgValue>
</operation>

<operation id="2241" st_id="59" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2056 %llike_1_load_80 = load i12 %llike_1_addr_111

]]></Node>
<StgValue><ssdm name="llike_1_load_80"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="2242" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:162 %or_ln54_47 = or i12 %tmp_s, i12 48

]]></Node>
<StgValue><ssdm name="or_ln54_47"/></StgValue>
</operation>

<operation id="2243" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:163 %zext_ln54_56 = zext i12 %or_ln54_47

]]></Node>
<StgValue><ssdm name="zext_ln54_56"/></StgValue>
</operation>

<operation id="2244" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:164 %llike_addr_112 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="llike_addr_112"/></StgValue>
</operation>

<operation id="2245" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:258 %llike_1_addr_112 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="llike_1_addr_112"/></StgValue>
</operation>

<operation id="2246" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1777 %bitcast_ln55_76 = bitcast i64 %p_100

]]></Node>
<StgValue><ssdm name="bitcast_ln55_76"/></StgValue>
</operation>

<operation id="2247" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1778 %tmp_441 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_76, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2248" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1779 %trunc_ln55_76 = trunc i64 %bitcast_ln55_76

]]></Node>
<StgValue><ssdm name="trunc_ln55_76"/></StgValue>
</operation>

<operation id="2249" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1780 %bitcast_ln55_77 = bitcast i64 %min_p_203

]]></Node>
<StgValue><ssdm name="bitcast_ln55_77"/></StgValue>
</operation>

<operation id="2250" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1781 %tmp_442 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_77, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2251" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1782 %trunc_ln55_77 = trunc i64 %bitcast_ln55_77

]]></Node>
<StgValue><ssdm name="trunc_ln55_77"/></StgValue>
</operation>

<operation id="2252" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1783 %icmp_ln55_152 = icmp_ne  i11 %tmp_441, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_152"/></StgValue>
</operation>

<operation id="2253" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1784 %icmp_ln55_153 = icmp_eq  i52 %trunc_ln55_76, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_153"/></StgValue>
</operation>

<operation id="2254" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1785 %or_ln55_107 = or i1 %icmp_ln55_153, i1 %icmp_ln55_152

]]></Node>
<StgValue><ssdm name="or_ln55_107"/></StgValue>
</operation>

<operation id="2255" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1786 %icmp_ln55_154 = icmp_ne  i11 %tmp_442, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_154"/></StgValue>
</operation>

<operation id="2256" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1787 %icmp_ln55_155 = icmp_eq  i52 %trunc_ln55_77, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_155"/></StgValue>
</operation>

<operation id="2257" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1788 %or_ln55_108 = or i1 %icmp_ln55_155, i1 %icmp_ln55_154

]]></Node>
<StgValue><ssdm name="or_ln55_108"/></StgValue>
</operation>

<operation id="2258" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1789 %and_ln55_76 = and i1 %or_ln55_107, i1 %or_ln55_108

]]></Node>
<StgValue><ssdm name="and_ln55_76"/></StgValue>
</operation>

<operation id="2259" st_id="60" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1790 %tmp_443 = fcmp_olt  i64 %p_100, i64 %min_p_203

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2260" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1791 %and_ln55_77 = and i1 %and_ln55_76, i1 %tmp_443

]]></Node>
<StgValue><ssdm name="and_ln55_77"/></StgValue>
</operation>

<operation id="2261" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1792 %min_p_205 = select i1 %and_ln55_77, i64 %p_100, i64 %min_p_203

]]></Node>
<StgValue><ssdm name="min_p_205"/></StgValue>
</operation>

<operation id="2262" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1793 %select_ln55_72 = select i1 %and_ln55_77, i6 39, i6 38

]]></Node>
<StgValue><ssdm name="select_ln55_72"/></StgValue>
</operation>

<operation id="2263" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1794 %or_ln55_18 = or i1 %and_ln55_77, i1 %and_ln55_75

]]></Node>
<StgValue><ssdm name="or_ln55_18"/></StgValue>
</operation>

<operation id="2264" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1795 %min_s_53 = select i1 %or_ln55_18, i6 %select_ln55_72, i6 %min_s_52

]]></Node>
<StgValue><ssdm name="min_s_53"/></StgValue>
</operation>

<operation id="2265" st_id="60" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1828 %tmp_447 = fcmp_olt  i64 %p_101, i64 %min_p_205

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2266" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1885 %p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128

]]></Node>
<StgValue><ssdm name="p_103"/></StgValue>
</operation>

<operation id="2267" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1886 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_103, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2268" st_id="60" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2269" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2270" st_id="60" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2271" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2030 %bitcast_ln54_140 = bitcast i64 %trunc_ln54_127

]]></Node>
<StgValue><ssdm name="bitcast_ln54_140"/></StgValue>
</operation>

<operation id="2272" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2273" st_id="60" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2051 %llike_load_79 = load i12 %llike_addr_111

]]></Node>
<StgValue><ssdm name="llike_load_79"/></StgValue>
</operation>

<operation id="2274" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2052 %zext_ln54_181 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_181"/></StgValue>
</operation>

<operation id="2275" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2053 %lshr_ln54_106 = lshr i128 %llike_load_79, i128 %zext_ln54_181

]]></Node>
<StgValue><ssdm name="lshr_ln54_106"/></StgValue>
</operation>

<operation id="2276" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2054 %trunc_ln54_128 = trunc i128 %lshr_ln54_106

]]></Node>
<StgValue><ssdm name="trunc_ln54_128"/></StgValue>
</operation>

<operation id="2277" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2055 %bitcast_ln54_141 = bitcast i64 %trunc_ln54_128

]]></Node>
<StgValue><ssdm name="bitcast_ln54_141"/></StgValue>
</operation>

<operation id="2278" st_id="60" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2056 %llike_1_load_80 = load i12 %llike_1_addr_111

]]></Node>
<StgValue><ssdm name="llike_1_load_80"/></StgValue>
</operation>

<operation id="2279" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2057 %zext_ln54_182 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_182"/></StgValue>
</operation>

<operation id="2280" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2058 %lshr_ln54_107 = lshr i128 %llike_1_load_80, i128 %zext_ln54_182

]]></Node>
<StgValue><ssdm name="lshr_ln54_107"/></StgValue>
</operation>

<operation id="2281" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2059 %trunc_ln54_129 = trunc i128 %lshr_ln54_107

]]></Node>
<StgValue><ssdm name="trunc_ln54_129"/></StgValue>
</operation>

<operation id="2282" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2060 %bitcast_ln54_142 = bitcast i64 %trunc_ln54_129

]]></Node>
<StgValue><ssdm name="bitcast_ln54_142"/></StgValue>
</operation>

<operation id="2283" st_id="60" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2061 %tmp_468 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_141, i64 %bitcast_ln54_142, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="2284" st_id="60" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2089 %llike_load_80 = load i12 %llike_addr_112

]]></Node>
<StgValue><ssdm name="llike_load_80"/></StgValue>
</operation>

<operation id="2285" st_id="60" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2094 %llike_1_load_81 = load i12 %llike_1_addr_112

]]></Node>
<StgValue><ssdm name="llike_1_load_81"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="2286" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:165 %or_ln54_48 = or i12 %tmp_s, i12 49

]]></Node>
<StgValue><ssdm name="or_ln54_48"/></StgValue>
</operation>

<operation id="2287" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:166 %zext_ln54_57 = zext i12 %or_ln54_48

]]></Node>
<StgValue><ssdm name="zext_ln54_57"/></StgValue>
</operation>

<operation id="2288" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:167 %llike_addr_113 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="llike_addr_113"/></StgValue>
</operation>

<operation id="2289" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:259 %llike_1_addr_113 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="llike_1_addr_113"/></StgValue>
</operation>

<operation id="2290" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1815 %bitcast_ln55_78 = bitcast i64 %p_101

]]></Node>
<StgValue><ssdm name="bitcast_ln55_78"/></StgValue>
</operation>

<operation id="2291" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1816 %tmp_445 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_78, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2292" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1817 %trunc_ln55_78 = trunc i64 %bitcast_ln55_78

]]></Node>
<StgValue><ssdm name="trunc_ln55_78"/></StgValue>
</operation>

<operation id="2293" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1818 %bitcast_ln55_79 = bitcast i64 %min_p_205

]]></Node>
<StgValue><ssdm name="bitcast_ln55_79"/></StgValue>
</operation>

<operation id="2294" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1819 %tmp_446 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_79, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2295" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1820 %trunc_ln55_79 = trunc i64 %bitcast_ln55_79

]]></Node>
<StgValue><ssdm name="trunc_ln55_79"/></StgValue>
</operation>

<operation id="2296" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1821 %icmp_ln55_156 = icmp_ne  i11 %tmp_445, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_156"/></StgValue>
</operation>

<operation id="2297" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1822 %icmp_ln55_157 = icmp_eq  i52 %trunc_ln55_78, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_157"/></StgValue>
</operation>

<operation id="2298" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1823 %or_ln55_109 = or i1 %icmp_ln55_157, i1 %icmp_ln55_156

]]></Node>
<StgValue><ssdm name="or_ln55_109"/></StgValue>
</operation>

<operation id="2299" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1824 %icmp_ln55_158 = icmp_ne  i11 %tmp_446, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_158"/></StgValue>
</operation>

<operation id="2300" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1825 %icmp_ln55_159 = icmp_eq  i52 %trunc_ln55_79, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_159"/></StgValue>
</operation>

<operation id="2301" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1826 %or_ln55_110 = or i1 %icmp_ln55_159, i1 %icmp_ln55_158

]]></Node>
<StgValue><ssdm name="or_ln55_110"/></StgValue>
</operation>

<operation id="2302" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1827 %and_ln55_78 = and i1 %or_ln55_109, i1 %or_ln55_110

]]></Node>
<StgValue><ssdm name="and_ln55_78"/></StgValue>
</operation>

<operation id="2303" st_id="61" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1828 %tmp_447 = fcmp_olt  i64 %p_101, i64 %min_p_205

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2304" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1829 %and_ln55_79 = and i1 %and_ln55_78, i1 %tmp_447

]]></Node>
<StgValue><ssdm name="and_ln55_79"/></StgValue>
</operation>

<operation id="2305" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1830 %min_p_207 = select i1 %and_ln55_79, i64 %p_101, i64 %min_p_205

]]></Node>
<StgValue><ssdm name="min_p_207"/></StgValue>
</operation>

<operation id="2306" st_id="61" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1863 %tmp_451 = fcmp_olt  i64 %p_102, i64 %min_p_207

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2307" st_id="61" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1920 %p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131

]]></Node>
<StgValue><ssdm name="p_104"/></StgValue>
</operation>

<operation id="2308" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1921 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_104, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2309" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2310" st_id="61" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2311" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2312" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2065 %bitcast_ln54_143 = bitcast i64 %trunc_ln54_130

]]></Node>
<StgValue><ssdm name="bitcast_ln54_143"/></StgValue>
</operation>

<operation id="2313" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2314" st_id="61" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2089 %llike_load_80 = load i12 %llike_addr_112

]]></Node>
<StgValue><ssdm name="llike_load_80"/></StgValue>
</operation>

<operation id="2315" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2090 %zext_ln54_184 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_184"/></StgValue>
</operation>

<operation id="2316" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2091 %lshr_ln54_109 = lshr i128 %llike_load_80, i128 %zext_ln54_184

]]></Node>
<StgValue><ssdm name="lshr_ln54_109"/></StgValue>
</operation>

<operation id="2317" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2092 %trunc_ln54_131 = trunc i128 %lshr_ln54_109

]]></Node>
<StgValue><ssdm name="trunc_ln54_131"/></StgValue>
</operation>

<operation id="2318" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2093 %bitcast_ln54_144 = bitcast i64 %trunc_ln54_131

]]></Node>
<StgValue><ssdm name="bitcast_ln54_144"/></StgValue>
</operation>

<operation id="2319" st_id="61" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2094 %llike_1_load_81 = load i12 %llike_1_addr_112

]]></Node>
<StgValue><ssdm name="llike_1_load_81"/></StgValue>
</operation>

<operation id="2320" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2095 %zext_ln54_185 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_185"/></StgValue>
</operation>

<operation id="2321" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2096 %lshr_ln54_110 = lshr i128 %llike_1_load_81, i128 %zext_ln54_185

]]></Node>
<StgValue><ssdm name="lshr_ln54_110"/></StgValue>
</operation>

<operation id="2322" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2097 %trunc_ln54_132 = trunc i128 %lshr_ln54_110

]]></Node>
<StgValue><ssdm name="trunc_ln54_132"/></StgValue>
</operation>

<operation id="2323" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2098 %bitcast_ln54_145 = bitcast i64 %trunc_ln54_132

]]></Node>
<StgValue><ssdm name="bitcast_ln54_145"/></StgValue>
</operation>

<operation id="2324" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2099 %tmp_472 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_144, i64 %bitcast_ln54_145, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="2325" st_id="61" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2122 %llike_load_81 = load i12 %llike_addr_113

]]></Node>
<StgValue><ssdm name="llike_load_81"/></StgValue>
</operation>

<operation id="2326" st_id="61" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2127 %llike_1_load_82 = load i12 %llike_1_addr_113

]]></Node>
<StgValue><ssdm name="llike_1_load_82"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="2327" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:168 %or_ln54_49 = or i12 %tmp_s, i12 50

]]></Node>
<StgValue><ssdm name="or_ln54_49"/></StgValue>
</operation>

<operation id="2328" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:169 %zext_ln54_58 = zext i12 %or_ln54_49

]]></Node>
<StgValue><ssdm name="zext_ln54_58"/></StgValue>
</operation>

<operation id="2329" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:170 %llike_addr_114 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="llike_addr_114"/></StgValue>
</operation>

<operation id="2330" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:260 %llike_1_addr_114 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="llike_1_addr_114"/></StgValue>
</operation>

<operation id="2331" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1850 %bitcast_ln55_80 = bitcast i64 %p_102

]]></Node>
<StgValue><ssdm name="bitcast_ln55_80"/></StgValue>
</operation>

<operation id="2332" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1851 %tmp_449 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_80, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="2333" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1852 %trunc_ln55_80 = trunc i64 %bitcast_ln55_80

]]></Node>
<StgValue><ssdm name="trunc_ln55_80"/></StgValue>
</operation>

<operation id="2334" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1853 %bitcast_ln55_81 = bitcast i64 %min_p_207

]]></Node>
<StgValue><ssdm name="bitcast_ln55_81"/></StgValue>
</operation>

<operation id="2335" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1854 %tmp_450 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_81, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="2336" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1855 %trunc_ln55_81 = trunc i64 %bitcast_ln55_81

]]></Node>
<StgValue><ssdm name="trunc_ln55_81"/></StgValue>
</operation>

<operation id="2337" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1856 %icmp_ln55_160 = icmp_ne  i11 %tmp_449, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_160"/></StgValue>
</operation>

<operation id="2338" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1857 %icmp_ln55_161 = icmp_eq  i52 %trunc_ln55_80, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_161"/></StgValue>
</operation>

<operation id="2339" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1858 %or_ln55_111 = or i1 %icmp_ln55_161, i1 %icmp_ln55_160

]]></Node>
<StgValue><ssdm name="or_ln55_111"/></StgValue>
</operation>

<operation id="2340" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1859 %icmp_ln55_162 = icmp_ne  i11 %tmp_450, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_162"/></StgValue>
</operation>

<operation id="2341" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1860 %icmp_ln55_163 = icmp_eq  i52 %trunc_ln55_81, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_163"/></StgValue>
</operation>

<operation id="2342" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1861 %or_ln55_112 = or i1 %icmp_ln55_163, i1 %icmp_ln55_162

]]></Node>
<StgValue><ssdm name="or_ln55_112"/></StgValue>
</operation>

<operation id="2343" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1862 %and_ln55_80 = and i1 %or_ln55_111, i1 %or_ln55_112

]]></Node>
<StgValue><ssdm name="and_ln55_80"/></StgValue>
</operation>

<operation id="2344" st_id="62" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1863 %tmp_451 = fcmp_olt  i64 %p_102, i64 %min_p_207

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2345" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1864 %and_ln55_81 = and i1 %and_ln55_80, i1 %tmp_451

]]></Node>
<StgValue><ssdm name="and_ln55_81"/></StgValue>
</operation>

<operation id="2346" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1865 %min_p_209 = select i1 %and_ln55_81, i64 %p_102, i64 %min_p_207

]]></Node>
<StgValue><ssdm name="min_p_209"/></StgValue>
</operation>

<operation id="2347" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1866 %select_ln55_76 = select i1 %and_ln55_81, i6 41, i6 40

]]></Node>
<StgValue><ssdm name="select_ln55_76"/></StgValue>
</operation>

<operation id="2348" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1867 %or_ln55_19 = or i1 %and_ln55_81, i1 %and_ln55_79

]]></Node>
<StgValue><ssdm name="or_ln55_19"/></StgValue>
</operation>

<operation id="2349" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1868 %min_s_54 = select i1 %or_ln55_19, i6 %select_ln55_76, i6 %min_s_53

]]></Node>
<StgValue><ssdm name="min_s_54"/></StgValue>
</operation>

<operation id="2350" st_id="62" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1901 %tmp_455 = fcmp_olt  i64 %p_103, i64 %min_p_209

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="2351" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1958 %p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134

]]></Node>
<StgValue><ssdm name="p_105"/></StgValue>
</operation>

<operation id="2352" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1959 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_105, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2353" st_id="62" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2354" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2355" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2356" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2101 %bitcast_ln54_146 = bitcast i64 %tmp_477

]]></Node>
<StgValue><ssdm name="bitcast_ln54_146"/></StgValue>
</operation>

<operation id="2357" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2358" st_id="62" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2122 %llike_load_81 = load i12 %llike_addr_113

]]></Node>
<StgValue><ssdm name="llike_load_81"/></StgValue>
</operation>

<operation id="2359" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2123 %zext_ln54_186 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_186"/></StgValue>
</operation>

<operation id="2360" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2124 %lshr_ln54_111 = lshr i128 %llike_load_81, i128 %zext_ln54_186

]]></Node>
<StgValue><ssdm name="lshr_ln54_111"/></StgValue>
</operation>

<operation id="2361" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2125 %trunc_ln54_133 = trunc i128 %lshr_ln54_111

]]></Node>
<StgValue><ssdm name="trunc_ln54_133"/></StgValue>
</operation>

<operation id="2362" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2126 %bitcast_ln54_147 = bitcast i64 %trunc_ln54_133

]]></Node>
<StgValue><ssdm name="bitcast_ln54_147"/></StgValue>
</operation>

<operation id="2363" st_id="62" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2127 %llike_1_load_82 = load i12 %llike_1_addr_113

]]></Node>
<StgValue><ssdm name="llike_1_load_82"/></StgValue>
</operation>

<operation id="2364" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2128 %zext_ln54_187 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_187"/></StgValue>
</operation>

<operation id="2365" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2129 %lshr_ln54_112 = lshr i128 %llike_1_load_82, i128 %zext_ln54_187

]]></Node>
<StgValue><ssdm name="lshr_ln54_112"/></StgValue>
</operation>

<operation id="2366" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2130 %trunc_ln54_134 = trunc i128 %lshr_ln54_112

]]></Node>
<StgValue><ssdm name="trunc_ln54_134"/></StgValue>
</operation>

<operation id="2367" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2131 %bitcast_ln54_148 = bitcast i64 %trunc_ln54_134

]]></Node>
<StgValue><ssdm name="bitcast_ln54_148"/></StgValue>
</operation>

<operation id="2368" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2132 %tmp_476 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_147, i64 %bitcast_ln54_148, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="2369" st_id="62" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2158 %llike_load_82 = load i12 %llike_addr_114

]]></Node>
<StgValue><ssdm name="llike_load_82"/></StgValue>
</operation>

<operation id="2370" st_id="62" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2163 %llike_1_load_83 = load i12 %llike_1_addr_114

]]></Node>
<StgValue><ssdm name="llike_1_load_83"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="2371" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:171 %or_ln54_50 = or i12 %tmp_s, i12 51

]]></Node>
<StgValue><ssdm name="or_ln54_50"/></StgValue>
</operation>

<operation id="2372" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:172 %zext_ln54_59 = zext i12 %or_ln54_50

]]></Node>
<StgValue><ssdm name="zext_ln54_59"/></StgValue>
</operation>

<operation id="2373" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:173 %llike_addr_115 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="llike_addr_115"/></StgValue>
</operation>

<operation id="2374" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:261 %llike_1_addr_115 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="llike_1_addr_115"/></StgValue>
</operation>

<operation id="2375" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1888 %bitcast_ln55_82 = bitcast i64 %p_103

]]></Node>
<StgValue><ssdm name="bitcast_ln55_82"/></StgValue>
</operation>

<operation id="2376" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1889 %tmp_453 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_82, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2377" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1890 %trunc_ln55_82 = trunc i64 %bitcast_ln55_82

]]></Node>
<StgValue><ssdm name="trunc_ln55_82"/></StgValue>
</operation>

<operation id="2378" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1891 %bitcast_ln55_83 = bitcast i64 %min_p_209

]]></Node>
<StgValue><ssdm name="bitcast_ln55_83"/></StgValue>
</operation>

<operation id="2379" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1892 %tmp_454 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_83, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2380" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1893 %trunc_ln55_83 = trunc i64 %bitcast_ln55_83

]]></Node>
<StgValue><ssdm name="trunc_ln55_83"/></StgValue>
</operation>

<operation id="2381" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1894 %icmp_ln55_164 = icmp_ne  i11 %tmp_453, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_164"/></StgValue>
</operation>

<operation id="2382" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1895 %icmp_ln55_165 = icmp_eq  i52 %trunc_ln55_82, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_165"/></StgValue>
</operation>

<operation id="2383" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1896 %or_ln55_113 = or i1 %icmp_ln55_165, i1 %icmp_ln55_164

]]></Node>
<StgValue><ssdm name="or_ln55_113"/></StgValue>
</operation>

<operation id="2384" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1897 %icmp_ln55_166 = icmp_ne  i11 %tmp_454, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_166"/></StgValue>
</operation>

<operation id="2385" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1898 %icmp_ln55_167 = icmp_eq  i52 %trunc_ln55_83, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_167"/></StgValue>
</operation>

<operation id="2386" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1899 %or_ln55_114 = or i1 %icmp_ln55_167, i1 %icmp_ln55_166

]]></Node>
<StgValue><ssdm name="or_ln55_114"/></StgValue>
</operation>

<operation id="2387" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1900 %and_ln55_82 = and i1 %or_ln55_113, i1 %or_ln55_114

]]></Node>
<StgValue><ssdm name="and_ln55_82"/></StgValue>
</operation>

<operation id="2388" st_id="63" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1901 %tmp_455 = fcmp_olt  i64 %p_103, i64 %min_p_209

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="2389" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1902 %and_ln55_83 = and i1 %and_ln55_82, i1 %tmp_455

]]></Node>
<StgValue><ssdm name="and_ln55_83"/></StgValue>
</operation>

<operation id="2390" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1903 %min_p_211 = select i1 %and_ln55_83, i64 %p_103, i64 %min_p_209

]]></Node>
<StgValue><ssdm name="min_p_211"/></StgValue>
</operation>

<operation id="2391" st_id="63" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1936 %tmp_459 = fcmp_olt  i64 %p_104, i64 %min_p_211

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2392" st_id="63" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1993 %p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137

]]></Node>
<StgValue><ssdm name="p_106"/></StgValue>
</operation>

<operation id="2393" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1994 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_106, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2394" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2395" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2396" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2397" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2134 %bitcast_ln54_149 = bitcast i64 %tmp_482

]]></Node>
<StgValue><ssdm name="bitcast_ln54_149"/></StgValue>
</operation>

<operation id="2398" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2399" st_id="63" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2158 %llike_load_82 = load i12 %llike_addr_114

]]></Node>
<StgValue><ssdm name="llike_load_82"/></StgValue>
</operation>

<operation id="2400" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2159 %zext_ln54_188 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_188"/></StgValue>
</operation>

<operation id="2401" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2160 %lshr_ln54_113 = lshr i128 %llike_load_82, i128 %zext_ln54_188

]]></Node>
<StgValue><ssdm name="lshr_ln54_113"/></StgValue>
</operation>

<operation id="2402" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2161 %trunc_ln54_135 = trunc i128 %lshr_ln54_113

]]></Node>
<StgValue><ssdm name="trunc_ln54_135"/></StgValue>
</operation>

<operation id="2403" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2162 %bitcast_ln54_150 = bitcast i64 %trunc_ln54_135

]]></Node>
<StgValue><ssdm name="bitcast_ln54_150"/></StgValue>
</operation>

<operation id="2404" st_id="63" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2163 %llike_1_load_83 = load i12 %llike_1_addr_114

]]></Node>
<StgValue><ssdm name="llike_1_load_83"/></StgValue>
</operation>

<operation id="2405" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2164 %zext_ln54_189 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_189"/></StgValue>
</operation>

<operation id="2406" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2165 %lshr_ln54_114 = lshr i128 %llike_1_load_83, i128 %zext_ln54_189

]]></Node>
<StgValue><ssdm name="lshr_ln54_114"/></StgValue>
</operation>

<operation id="2407" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2166 %trunc_ln54_136 = trunc i128 %lshr_ln54_114

]]></Node>
<StgValue><ssdm name="trunc_ln54_136"/></StgValue>
</operation>

<operation id="2408" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2167 %bitcast_ln54_151 = bitcast i64 %trunc_ln54_136

]]></Node>
<StgValue><ssdm name="bitcast_ln54_151"/></StgValue>
</operation>

<operation id="2409" st_id="63" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2168 %tmp_480 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_150, i64 %bitcast_ln54_151, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="2410" st_id="63" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2191 %llike_load_83 = load i12 %llike_addr_115

]]></Node>
<StgValue><ssdm name="llike_load_83"/></StgValue>
</operation>

<operation id="2411" st_id="63" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2196 %llike_1_load_84 = load i12 %llike_1_addr_115

]]></Node>
<StgValue><ssdm name="llike_1_load_84"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="2412" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:174 %or_ln54_51 = or i12 %tmp_s, i12 52

]]></Node>
<StgValue><ssdm name="or_ln54_51"/></StgValue>
</operation>

<operation id="2413" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:175 %zext_ln54_60 = zext i12 %or_ln54_51

]]></Node>
<StgValue><ssdm name="zext_ln54_60"/></StgValue>
</operation>

<operation id="2414" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:176 %llike_addr_116 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="llike_addr_116"/></StgValue>
</operation>

<operation id="2415" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:262 %llike_1_addr_116 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="llike_1_addr_116"/></StgValue>
</operation>

<operation id="2416" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1923 %bitcast_ln55_84 = bitcast i64 %p_104

]]></Node>
<StgValue><ssdm name="bitcast_ln55_84"/></StgValue>
</operation>

<operation id="2417" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1924 %tmp_457 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_84, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="2418" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1925 %trunc_ln55_84 = trunc i64 %bitcast_ln55_84

]]></Node>
<StgValue><ssdm name="trunc_ln55_84"/></StgValue>
</operation>

<operation id="2419" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1926 %bitcast_ln55_85 = bitcast i64 %min_p_211

]]></Node>
<StgValue><ssdm name="bitcast_ln55_85"/></StgValue>
</operation>

<operation id="2420" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1927 %tmp_458 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_85, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2421" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1928 %trunc_ln55_85 = trunc i64 %bitcast_ln55_85

]]></Node>
<StgValue><ssdm name="trunc_ln55_85"/></StgValue>
</operation>

<operation id="2422" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1929 %icmp_ln55_168 = icmp_ne  i11 %tmp_457, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_168"/></StgValue>
</operation>

<operation id="2423" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1930 %icmp_ln55_169 = icmp_eq  i52 %trunc_ln55_84, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_169"/></StgValue>
</operation>

<operation id="2424" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1931 %or_ln55_115 = or i1 %icmp_ln55_169, i1 %icmp_ln55_168

]]></Node>
<StgValue><ssdm name="or_ln55_115"/></StgValue>
</operation>

<operation id="2425" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1932 %icmp_ln55_170 = icmp_ne  i11 %tmp_458, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_170"/></StgValue>
</operation>

<operation id="2426" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1933 %icmp_ln55_171 = icmp_eq  i52 %trunc_ln55_85, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_171"/></StgValue>
</operation>

<operation id="2427" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1934 %or_ln55_116 = or i1 %icmp_ln55_171, i1 %icmp_ln55_170

]]></Node>
<StgValue><ssdm name="or_ln55_116"/></StgValue>
</operation>

<operation id="2428" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1935 %and_ln55_84 = and i1 %or_ln55_115, i1 %or_ln55_116

]]></Node>
<StgValue><ssdm name="and_ln55_84"/></StgValue>
</operation>

<operation id="2429" st_id="64" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1936 %tmp_459 = fcmp_olt  i64 %p_104, i64 %min_p_211

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2430" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1937 %and_ln55_85 = and i1 %and_ln55_84, i1 %tmp_459

]]></Node>
<StgValue><ssdm name="and_ln55_85"/></StgValue>
</operation>

<operation id="2431" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1938 %min_p_213 = select i1 %and_ln55_85, i64 %p_104, i64 %min_p_211

]]></Node>
<StgValue><ssdm name="min_p_213"/></StgValue>
</operation>

<operation id="2432" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1939 %select_ln55_80 = select i1 %and_ln55_85, i6 43, i6 42

]]></Node>
<StgValue><ssdm name="select_ln55_80"/></StgValue>
</operation>

<operation id="2433" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1940 %or_ln55_20 = or i1 %and_ln55_85, i1 %and_ln55_83

]]></Node>
<StgValue><ssdm name="or_ln55_20"/></StgValue>
</operation>

<operation id="2434" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:1941 %min_s_55 = select i1 %or_ln55_20, i6 %select_ln55_80, i6 %min_s_54

]]></Node>
<StgValue><ssdm name="min_s_55"/></StgValue>
</operation>

<operation id="2435" st_id="64" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1974 %tmp_463 = fcmp_olt  i64 %p_105, i64 %min_p_213

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="2436" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2031 %p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140

]]></Node>
<StgValue><ssdm name="p_107"/></StgValue>
</operation>

<operation id="2437" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2032 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_107, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2438" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2439" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2440" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2441" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2170 %bitcast_ln54_152 = bitcast i64 %tmp_487

]]></Node>
<StgValue><ssdm name="bitcast_ln54_152"/></StgValue>
</operation>

<operation id="2442" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2443" st_id="64" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2191 %llike_load_83 = load i12 %llike_addr_115

]]></Node>
<StgValue><ssdm name="llike_load_83"/></StgValue>
</operation>

<operation id="2444" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2192 %zext_ln54_190 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_190"/></StgValue>
</operation>

<operation id="2445" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2193 %lshr_ln54_115 = lshr i128 %llike_load_83, i128 %zext_ln54_190

]]></Node>
<StgValue><ssdm name="lshr_ln54_115"/></StgValue>
</operation>

<operation id="2446" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2194 %trunc_ln54_137 = trunc i128 %lshr_ln54_115

]]></Node>
<StgValue><ssdm name="trunc_ln54_137"/></StgValue>
</operation>

<operation id="2447" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2195 %bitcast_ln54_153 = bitcast i64 %trunc_ln54_137

]]></Node>
<StgValue><ssdm name="bitcast_ln54_153"/></StgValue>
</operation>

<operation id="2448" st_id="64" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2196 %llike_1_load_84 = load i12 %llike_1_addr_115

]]></Node>
<StgValue><ssdm name="llike_1_load_84"/></StgValue>
</operation>

<operation id="2449" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2197 %zext_ln54_191 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_191"/></StgValue>
</operation>

<operation id="2450" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2198 %lshr_ln54_116 = lshr i128 %llike_1_load_84, i128 %zext_ln54_191

]]></Node>
<StgValue><ssdm name="lshr_ln54_116"/></StgValue>
</operation>

<operation id="2451" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2199 %trunc_ln54_138 = trunc i128 %lshr_ln54_116

]]></Node>
<StgValue><ssdm name="trunc_ln54_138"/></StgValue>
</operation>

<operation id="2452" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2200 %bitcast_ln54_154 = bitcast i64 %trunc_ln54_138

]]></Node>
<StgValue><ssdm name="bitcast_ln54_154"/></StgValue>
</operation>

<operation id="2453" st_id="64" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2201 %tmp_484 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_153, i64 %bitcast_ln54_154, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="2454" st_id="64" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2227 %llike_load_84 = load i12 %llike_addr_116

]]></Node>
<StgValue><ssdm name="llike_load_84"/></StgValue>
</operation>

<operation id="2455" st_id="64" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2232 %llike_1_load_85 = load i12 %llike_1_addr_116

]]></Node>
<StgValue><ssdm name="llike_1_load_85"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="2456" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:177 %or_ln54_52 = or i12 %tmp_s, i12 53

]]></Node>
<StgValue><ssdm name="or_ln54_52"/></StgValue>
</operation>

<operation id="2457" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:178 %zext_ln54_61 = zext i12 %or_ln54_52

]]></Node>
<StgValue><ssdm name="zext_ln54_61"/></StgValue>
</operation>

<operation id="2458" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:179 %llike_addr_117 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="llike_addr_117"/></StgValue>
</operation>

<operation id="2459" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:263 %llike_1_addr_117 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="llike_1_addr_117"/></StgValue>
</operation>

<operation id="2460" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1961 %bitcast_ln55_86 = bitcast i64 %p_105

]]></Node>
<StgValue><ssdm name="bitcast_ln55_86"/></StgValue>
</operation>

<operation id="2461" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1962 %tmp_461 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_86, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="2462" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1963 %trunc_ln55_86 = trunc i64 %bitcast_ln55_86

]]></Node>
<StgValue><ssdm name="trunc_ln55_86"/></StgValue>
</operation>

<operation id="2463" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1964 %bitcast_ln55_87 = bitcast i64 %min_p_213

]]></Node>
<StgValue><ssdm name="bitcast_ln55_87"/></StgValue>
</operation>

<operation id="2464" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1965 %tmp_462 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_87, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="2465" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1966 %trunc_ln55_87 = trunc i64 %bitcast_ln55_87

]]></Node>
<StgValue><ssdm name="trunc_ln55_87"/></StgValue>
</operation>

<operation id="2466" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1967 %icmp_ln55_172 = icmp_ne  i11 %tmp_461, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_172"/></StgValue>
</operation>

<operation id="2467" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1968 %icmp_ln55_173 = icmp_eq  i52 %trunc_ln55_86, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_173"/></StgValue>
</operation>

<operation id="2468" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1969 %or_ln55_117 = or i1 %icmp_ln55_173, i1 %icmp_ln55_172

]]></Node>
<StgValue><ssdm name="or_ln55_117"/></StgValue>
</operation>

<operation id="2469" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:1970 %icmp_ln55_174 = icmp_ne  i11 %tmp_462, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_174"/></StgValue>
</operation>

<operation id="2470" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:1971 %icmp_ln55_175 = icmp_eq  i52 %trunc_ln55_87, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_175"/></StgValue>
</operation>

<operation id="2471" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1972 %or_ln55_118 = or i1 %icmp_ln55_175, i1 %icmp_ln55_174

]]></Node>
<StgValue><ssdm name="or_ln55_118"/></StgValue>
</operation>

<operation id="2472" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1973 %and_ln55_86 = and i1 %or_ln55_117, i1 %or_ln55_118

]]></Node>
<StgValue><ssdm name="and_ln55_86"/></StgValue>
</operation>

<operation id="2473" st_id="65" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1974 %tmp_463 = fcmp_olt  i64 %p_105, i64 %min_p_213

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="2474" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:1975 %and_ln55_87 = and i1 %and_ln55_86, i1 %tmp_463

]]></Node>
<StgValue><ssdm name="and_ln55_87"/></StgValue>
</operation>

<operation id="2475" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1976 %min_p_215 = select i1 %and_ln55_87, i64 %p_105, i64 %min_p_213

]]></Node>
<StgValue><ssdm name="min_p_215"/></StgValue>
</operation>

<operation id="2476" st_id="65" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2009 %tmp_467 = fcmp_olt  i64 %p_106, i64 %min_p_215

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="2477" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2066 %p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143

]]></Node>
<StgValue><ssdm name="p_108"/></StgValue>
</operation>

<operation id="2478" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2067 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_108, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2479" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2480" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2481" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2482" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2203 %bitcast_ln54_155 = bitcast i64 %tmp_493

]]></Node>
<StgValue><ssdm name="bitcast_ln54_155"/></StgValue>
</operation>

<operation id="2483" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2484" st_id="65" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2227 %llike_load_84 = load i12 %llike_addr_116

]]></Node>
<StgValue><ssdm name="llike_load_84"/></StgValue>
</operation>

<operation id="2485" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2228 %zext_ln54_192 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_192"/></StgValue>
</operation>

<operation id="2486" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2229 %lshr_ln54_117 = lshr i128 %llike_load_84, i128 %zext_ln54_192

]]></Node>
<StgValue><ssdm name="lshr_ln54_117"/></StgValue>
</operation>

<operation id="2487" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2230 %trunc_ln54_139 = trunc i128 %lshr_ln54_117

]]></Node>
<StgValue><ssdm name="trunc_ln54_139"/></StgValue>
</operation>

<operation id="2488" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2231 %bitcast_ln54_156 = bitcast i64 %trunc_ln54_139

]]></Node>
<StgValue><ssdm name="bitcast_ln54_156"/></StgValue>
</operation>

<operation id="2489" st_id="65" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2232 %llike_1_load_85 = load i12 %llike_1_addr_116

]]></Node>
<StgValue><ssdm name="llike_1_load_85"/></StgValue>
</operation>

<operation id="2490" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2233 %zext_ln54_193 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_193"/></StgValue>
</operation>

<operation id="2491" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2234 %lshr_ln54_118 = lshr i128 %llike_1_load_85, i128 %zext_ln54_193

]]></Node>
<StgValue><ssdm name="lshr_ln54_118"/></StgValue>
</operation>

<operation id="2492" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2235 %trunc_ln54_140 = trunc i128 %lshr_ln54_118

]]></Node>
<StgValue><ssdm name="trunc_ln54_140"/></StgValue>
</operation>

<operation id="2493" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2236 %bitcast_ln54_157 = bitcast i64 %trunc_ln54_140

]]></Node>
<StgValue><ssdm name="bitcast_ln54_157"/></StgValue>
</operation>

<operation id="2494" st_id="65" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2237 %tmp_488 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_156, i64 %bitcast_ln54_157, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="2495" st_id="65" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2260 %llike_load_85 = load i12 %llike_addr_117

]]></Node>
<StgValue><ssdm name="llike_load_85"/></StgValue>
</operation>

<operation id="2496" st_id="65" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2265 %llike_1_load_86 = load i12 %llike_1_addr_117

]]></Node>
<StgValue><ssdm name="llike_1_load_86"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="2497" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:180 %or_ln54_53 = or i12 %tmp_s, i12 54

]]></Node>
<StgValue><ssdm name="or_ln54_53"/></StgValue>
</operation>

<operation id="2498" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:181 %zext_ln54_62 = zext i12 %or_ln54_53

]]></Node>
<StgValue><ssdm name="zext_ln54_62"/></StgValue>
</operation>

<operation id="2499" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:182 %llike_addr_118 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="llike_addr_118"/></StgValue>
</operation>

<operation id="2500" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:264 %llike_1_addr_118 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="llike_1_addr_118"/></StgValue>
</operation>

<operation id="2501" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1996 %bitcast_ln55_88 = bitcast i64 %p_106

]]></Node>
<StgValue><ssdm name="bitcast_ln55_88"/></StgValue>
</operation>

<operation id="2502" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1997 %tmp_465 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_88, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2503" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1998 %trunc_ln55_88 = trunc i64 %bitcast_ln55_88

]]></Node>
<StgValue><ssdm name="trunc_ln55_88"/></StgValue>
</operation>

<operation id="2504" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:1999 %bitcast_ln55_89 = bitcast i64 %min_p_215

]]></Node>
<StgValue><ssdm name="bitcast_ln55_89"/></StgValue>
</operation>

<operation id="2505" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2000 %tmp_466 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_89, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="2506" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2001 %trunc_ln55_89 = trunc i64 %bitcast_ln55_89

]]></Node>
<StgValue><ssdm name="trunc_ln55_89"/></StgValue>
</operation>

<operation id="2507" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2002 %icmp_ln55_176 = icmp_ne  i11 %tmp_465, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_176"/></StgValue>
</operation>

<operation id="2508" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2003 %icmp_ln55_177 = icmp_eq  i52 %trunc_ln55_88, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_177"/></StgValue>
</operation>

<operation id="2509" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2004 %or_ln55_119 = or i1 %icmp_ln55_177, i1 %icmp_ln55_176

]]></Node>
<StgValue><ssdm name="or_ln55_119"/></StgValue>
</operation>

<operation id="2510" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2005 %icmp_ln55_178 = icmp_ne  i11 %tmp_466, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_178"/></StgValue>
</operation>

<operation id="2511" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2006 %icmp_ln55_179 = icmp_eq  i52 %trunc_ln55_89, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_179"/></StgValue>
</operation>

<operation id="2512" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2007 %or_ln55_120 = or i1 %icmp_ln55_179, i1 %icmp_ln55_178

]]></Node>
<StgValue><ssdm name="or_ln55_120"/></StgValue>
</operation>

<operation id="2513" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2008 %and_ln55_88 = and i1 %or_ln55_119, i1 %or_ln55_120

]]></Node>
<StgValue><ssdm name="and_ln55_88"/></StgValue>
</operation>

<operation id="2514" st_id="66" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2009 %tmp_467 = fcmp_olt  i64 %p_106, i64 %min_p_215

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="2515" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2010 %and_ln55_89 = and i1 %and_ln55_88, i1 %tmp_467

]]></Node>
<StgValue><ssdm name="and_ln55_89"/></StgValue>
</operation>

<operation id="2516" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2011 %min_p_217 = select i1 %and_ln55_89, i64 %p_106, i64 %min_p_215

]]></Node>
<StgValue><ssdm name="min_p_217"/></StgValue>
</operation>

<operation id="2517" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2012 %select_ln55_84 = select i1 %and_ln55_89, i6 45, i6 44

]]></Node>
<StgValue><ssdm name="select_ln55_84"/></StgValue>
</operation>

<operation id="2518" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2013 %or_ln55_21 = or i1 %and_ln55_89, i1 %and_ln55_87

]]></Node>
<StgValue><ssdm name="or_ln55_21"/></StgValue>
</operation>

<operation id="2519" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2014 %min_s_56 = select i1 %or_ln55_21, i6 %select_ln55_84, i6 %min_s_55

]]></Node>
<StgValue><ssdm name="min_s_56"/></StgValue>
</operation>

<operation id="2520" st_id="66" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2047 %tmp_471 = fcmp_olt  i64 %p_107, i64 %min_p_217

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="2521" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2102 %p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146

]]></Node>
<StgValue><ssdm name="p_109"/></StgValue>
</operation>

<operation id="2522" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2103 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_109, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2523" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2524" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2525" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2526" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2239 %bitcast_ln54_158 = bitcast i64 %tmp_498

]]></Node>
<StgValue><ssdm name="bitcast_ln54_158"/></StgValue>
</operation>

<operation id="2527" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2528" st_id="66" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2260 %llike_load_85 = load i12 %llike_addr_117

]]></Node>
<StgValue><ssdm name="llike_load_85"/></StgValue>
</operation>

<operation id="2529" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2261 %zext_ln54_194 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_194"/></StgValue>
</operation>

<operation id="2530" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2262 %lshr_ln54_119 = lshr i128 %llike_load_85, i128 %zext_ln54_194

]]></Node>
<StgValue><ssdm name="lshr_ln54_119"/></StgValue>
</operation>

<operation id="2531" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2263 %trunc_ln54_141 = trunc i128 %lshr_ln54_119

]]></Node>
<StgValue><ssdm name="trunc_ln54_141"/></StgValue>
</operation>

<operation id="2532" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2264 %bitcast_ln54_159 = bitcast i64 %trunc_ln54_141

]]></Node>
<StgValue><ssdm name="bitcast_ln54_159"/></StgValue>
</operation>

<operation id="2533" st_id="66" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2265 %llike_1_load_86 = load i12 %llike_1_addr_117

]]></Node>
<StgValue><ssdm name="llike_1_load_86"/></StgValue>
</operation>

<operation id="2534" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2266 %zext_ln54_195 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_195"/></StgValue>
</operation>

<operation id="2535" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2267 %lshr_ln54_120 = lshr i128 %llike_1_load_86, i128 %zext_ln54_195

]]></Node>
<StgValue><ssdm name="lshr_ln54_120"/></StgValue>
</operation>

<operation id="2536" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2268 %trunc_ln54_142 = trunc i128 %lshr_ln54_120

]]></Node>
<StgValue><ssdm name="trunc_ln54_142"/></StgValue>
</operation>

<operation id="2537" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2269 %bitcast_ln54_160 = bitcast i64 %trunc_ln54_142

]]></Node>
<StgValue><ssdm name="bitcast_ln54_160"/></StgValue>
</operation>

<operation id="2538" st_id="66" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2270 %tmp_492 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_159, i64 %bitcast_ln54_160, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="2539" st_id="66" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2296 %llike_load_86 = load i12 %llike_addr_118

]]></Node>
<StgValue><ssdm name="llike_load_86"/></StgValue>
</operation>

<operation id="2540" st_id="66" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2301 %llike_1_load_87 = load i12 %llike_1_addr_118

]]></Node>
<StgValue><ssdm name="llike_1_load_87"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="2541" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:183 %or_ln54_54 = or i12 %tmp_s, i12 55

]]></Node>
<StgValue><ssdm name="or_ln54_54"/></StgValue>
</operation>

<operation id="2542" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:184 %zext_ln54_63 = zext i12 %or_ln54_54

]]></Node>
<StgValue><ssdm name="zext_ln54_63"/></StgValue>
</operation>

<operation id="2543" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:185 %llike_addr_119 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="llike_addr_119"/></StgValue>
</operation>

<operation id="2544" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:265 %llike_1_addr_119 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="llike_1_addr_119"/></StgValue>
</operation>

<operation id="2545" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2034 %bitcast_ln55_90 = bitcast i64 %p_107

]]></Node>
<StgValue><ssdm name="bitcast_ln55_90"/></StgValue>
</operation>

<operation id="2546" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2035 %tmp_469 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_90, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="2547" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2036 %trunc_ln55_90 = trunc i64 %bitcast_ln55_90

]]></Node>
<StgValue><ssdm name="trunc_ln55_90"/></StgValue>
</operation>

<operation id="2548" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2037 %bitcast_ln55_91 = bitcast i64 %min_p_217

]]></Node>
<StgValue><ssdm name="bitcast_ln55_91"/></StgValue>
</operation>

<operation id="2549" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2038 %tmp_470 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_91, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="2550" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2039 %trunc_ln55_91 = trunc i64 %bitcast_ln55_91

]]></Node>
<StgValue><ssdm name="trunc_ln55_91"/></StgValue>
</operation>

<operation id="2551" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2040 %icmp_ln55_180 = icmp_ne  i11 %tmp_469, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_180"/></StgValue>
</operation>

<operation id="2552" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2041 %icmp_ln55_181 = icmp_eq  i52 %trunc_ln55_90, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_181"/></StgValue>
</operation>

<operation id="2553" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2042 %or_ln55_121 = or i1 %icmp_ln55_181, i1 %icmp_ln55_180

]]></Node>
<StgValue><ssdm name="or_ln55_121"/></StgValue>
</operation>

<operation id="2554" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2043 %icmp_ln55_182 = icmp_ne  i11 %tmp_470, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_182"/></StgValue>
</operation>

<operation id="2555" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2044 %icmp_ln55_183 = icmp_eq  i52 %trunc_ln55_91, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_183"/></StgValue>
</operation>

<operation id="2556" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2045 %or_ln55_122 = or i1 %icmp_ln55_183, i1 %icmp_ln55_182

]]></Node>
<StgValue><ssdm name="or_ln55_122"/></StgValue>
</operation>

<operation id="2557" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2046 %and_ln55_90 = and i1 %or_ln55_121, i1 %or_ln55_122

]]></Node>
<StgValue><ssdm name="and_ln55_90"/></StgValue>
</operation>

<operation id="2558" st_id="67" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2047 %tmp_471 = fcmp_olt  i64 %p_107, i64 %min_p_217

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="2559" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2048 %and_ln55_91 = and i1 %and_ln55_90, i1 %tmp_471

]]></Node>
<StgValue><ssdm name="and_ln55_91"/></StgValue>
</operation>

<operation id="2560" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2049 %min_p_219 = select i1 %and_ln55_91, i64 %p_107, i64 %min_p_217

]]></Node>
<StgValue><ssdm name="min_p_219"/></StgValue>
</operation>

<operation id="2561" st_id="67" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2082 %tmp_475 = fcmp_olt  i64 %p_108, i64 %min_p_219

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="2562" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2135 %p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149

]]></Node>
<StgValue><ssdm name="p_110"/></StgValue>
</operation>

<operation id="2563" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2136 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_110, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2564" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2565" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2566" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2567" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2272 %bitcast_ln54_161 = bitcast i64 %tmp_503

]]></Node>
<StgValue><ssdm name="bitcast_ln54_161"/></StgValue>
</operation>

<operation id="2568" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2569" st_id="67" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2296 %llike_load_86 = load i12 %llike_addr_118

]]></Node>
<StgValue><ssdm name="llike_load_86"/></StgValue>
</operation>

<operation id="2570" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2297 %zext_ln54_196 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_196"/></StgValue>
</operation>

<operation id="2571" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2298 %lshr_ln54_121 = lshr i128 %llike_load_86, i128 %zext_ln54_196

]]></Node>
<StgValue><ssdm name="lshr_ln54_121"/></StgValue>
</operation>

<operation id="2572" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2299 %trunc_ln54_143 = trunc i128 %lshr_ln54_121

]]></Node>
<StgValue><ssdm name="trunc_ln54_143"/></StgValue>
</operation>

<operation id="2573" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2300 %bitcast_ln54_162 = bitcast i64 %trunc_ln54_143

]]></Node>
<StgValue><ssdm name="bitcast_ln54_162"/></StgValue>
</operation>

<operation id="2574" st_id="67" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2301 %llike_1_load_87 = load i12 %llike_1_addr_118

]]></Node>
<StgValue><ssdm name="llike_1_load_87"/></StgValue>
</operation>

<operation id="2575" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2302 %zext_ln54_197 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_197"/></StgValue>
</operation>

<operation id="2576" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2303 %lshr_ln54_122 = lshr i128 %llike_1_load_87, i128 %zext_ln54_197

]]></Node>
<StgValue><ssdm name="lshr_ln54_122"/></StgValue>
</operation>

<operation id="2577" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2304 %trunc_ln54_144 = trunc i128 %lshr_ln54_122

]]></Node>
<StgValue><ssdm name="trunc_ln54_144"/></StgValue>
</operation>

<operation id="2578" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2305 %bitcast_ln54_163 = bitcast i64 %trunc_ln54_144

]]></Node>
<StgValue><ssdm name="bitcast_ln54_163"/></StgValue>
</operation>

<operation id="2579" st_id="67" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2306 %tmp_496 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_162, i64 %bitcast_ln54_163, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="2580" st_id="67" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2329 %llike_load_87 = load i12 %llike_addr_119

]]></Node>
<StgValue><ssdm name="llike_load_87"/></StgValue>
</operation>

<operation id="2581" st_id="67" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2334 %llike_1_load_88 = load i12 %llike_1_addr_119

]]></Node>
<StgValue><ssdm name="llike_1_load_88"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="2582" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:186 %or_ln54_55 = or i12 %tmp_s, i12 56

]]></Node>
<StgValue><ssdm name="or_ln54_55"/></StgValue>
</operation>

<operation id="2583" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:187 %zext_ln54_64 = zext i12 %or_ln54_55

]]></Node>
<StgValue><ssdm name="zext_ln54_64"/></StgValue>
</operation>

<operation id="2584" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:188 %llike_addr_120 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="llike_addr_120"/></StgValue>
</operation>

<operation id="2585" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:266 %llike_1_addr_120 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="llike_1_addr_120"/></StgValue>
</operation>

<operation id="2586" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2069 %bitcast_ln55_92 = bitcast i64 %p_108

]]></Node>
<StgValue><ssdm name="bitcast_ln55_92"/></StgValue>
</operation>

<operation id="2587" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2070 %tmp_473 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_92, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="2588" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2071 %trunc_ln55_92 = trunc i64 %bitcast_ln55_92

]]></Node>
<StgValue><ssdm name="trunc_ln55_92"/></StgValue>
</operation>

<operation id="2589" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2072 %bitcast_ln55_93 = bitcast i64 %min_p_219

]]></Node>
<StgValue><ssdm name="bitcast_ln55_93"/></StgValue>
</operation>

<operation id="2590" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2073 %tmp_474 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_93, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="2591" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2074 %trunc_ln55_93 = trunc i64 %bitcast_ln55_93

]]></Node>
<StgValue><ssdm name="trunc_ln55_93"/></StgValue>
</operation>

<operation id="2592" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2075 %icmp_ln55_184 = icmp_ne  i11 %tmp_473, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_184"/></StgValue>
</operation>

<operation id="2593" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2076 %icmp_ln55_185 = icmp_eq  i52 %trunc_ln55_92, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_185"/></StgValue>
</operation>

<operation id="2594" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2077 %or_ln55_123 = or i1 %icmp_ln55_185, i1 %icmp_ln55_184

]]></Node>
<StgValue><ssdm name="or_ln55_123"/></StgValue>
</operation>

<operation id="2595" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2078 %icmp_ln55_186 = icmp_ne  i11 %tmp_474, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_186"/></StgValue>
</operation>

<operation id="2596" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2079 %icmp_ln55_187 = icmp_eq  i52 %trunc_ln55_93, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_187"/></StgValue>
</operation>

<operation id="2597" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2080 %or_ln55_124 = or i1 %icmp_ln55_187, i1 %icmp_ln55_186

]]></Node>
<StgValue><ssdm name="or_ln55_124"/></StgValue>
</operation>

<operation id="2598" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2081 %and_ln55_92 = and i1 %or_ln55_123, i1 %or_ln55_124

]]></Node>
<StgValue><ssdm name="and_ln55_92"/></StgValue>
</operation>

<operation id="2599" st_id="68" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2082 %tmp_475 = fcmp_olt  i64 %p_108, i64 %min_p_219

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="2600" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2083 %and_ln55_93 = and i1 %and_ln55_92, i1 %tmp_475

]]></Node>
<StgValue><ssdm name="and_ln55_93"/></StgValue>
</operation>

<operation id="2601" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2084 %min_p_221 = select i1 %and_ln55_93, i64 %p_108, i64 %min_p_219

]]></Node>
<StgValue><ssdm name="min_p_221"/></StgValue>
</operation>

<operation id="2602" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2085 %select_ln55_88 = select i1 %and_ln55_93, i6 47, i6 46

]]></Node>
<StgValue><ssdm name="select_ln55_88"/></StgValue>
</operation>

<operation id="2603" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2086 %or_ln55_22 = or i1 %and_ln55_93, i1 %and_ln55_91

]]></Node>
<StgValue><ssdm name="or_ln55_22"/></StgValue>
</operation>

<operation id="2604" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2087 %min_s_57 = select i1 %or_ln55_22, i6 %select_ln55_88, i6 %min_s_56

]]></Node>
<StgValue><ssdm name="min_s_57"/></StgValue>
</operation>

<operation id="2605" st_id="68" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2118 %tmp_481 = fcmp_olt  i64 %p_109, i64 %min_p_221

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="2606" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2171 %p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152

]]></Node>
<StgValue><ssdm name="p_111"/></StgValue>
</operation>

<operation id="2607" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2172 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_111, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2608" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2609" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2610" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2611" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2308 %bitcast_ln54_164 = bitcast i64 %tmp_509

]]></Node>
<StgValue><ssdm name="bitcast_ln54_164"/></StgValue>
</operation>

<operation id="2612" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2613" st_id="68" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2329 %llike_load_87 = load i12 %llike_addr_119

]]></Node>
<StgValue><ssdm name="llike_load_87"/></StgValue>
</operation>

<operation id="2614" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2330 %zext_ln54_198 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_198"/></StgValue>
</operation>

<operation id="2615" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2331 %lshr_ln54_123 = lshr i128 %llike_load_87, i128 %zext_ln54_198

]]></Node>
<StgValue><ssdm name="lshr_ln54_123"/></StgValue>
</operation>

<operation id="2616" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2332 %trunc_ln54_145 = trunc i128 %lshr_ln54_123

]]></Node>
<StgValue><ssdm name="trunc_ln54_145"/></StgValue>
</operation>

<operation id="2617" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2333 %bitcast_ln54_165 = bitcast i64 %trunc_ln54_145

]]></Node>
<StgValue><ssdm name="bitcast_ln54_165"/></StgValue>
</operation>

<operation id="2618" st_id="68" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2334 %llike_1_load_88 = load i12 %llike_1_addr_119

]]></Node>
<StgValue><ssdm name="llike_1_load_88"/></StgValue>
</operation>

<operation id="2619" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2335 %zext_ln54_199 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_199"/></StgValue>
</operation>

<operation id="2620" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2336 %lshr_ln54_124 = lshr i128 %llike_1_load_88, i128 %zext_ln54_199

]]></Node>
<StgValue><ssdm name="lshr_ln54_124"/></StgValue>
</operation>

<operation id="2621" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2337 %trunc_ln54_146 = trunc i128 %lshr_ln54_124

]]></Node>
<StgValue><ssdm name="trunc_ln54_146"/></StgValue>
</operation>

<operation id="2622" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2338 %bitcast_ln54_166 = bitcast i64 %trunc_ln54_146

]]></Node>
<StgValue><ssdm name="bitcast_ln54_166"/></StgValue>
</operation>

<operation id="2623" st_id="68" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2339 %tmp_500 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_165, i64 %bitcast_ln54_166, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="2624" st_id="68" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2365 %llike_load_88 = load i12 %llike_addr_120

]]></Node>
<StgValue><ssdm name="llike_load_88"/></StgValue>
</operation>

<operation id="2625" st_id="68" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2370 %llike_1_load_89 = load i12 %llike_1_addr_120

]]></Node>
<StgValue><ssdm name="llike_1_load_89"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="2626" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:189 %or_ln54_56 = or i12 %tmp_s, i12 57

]]></Node>
<StgValue><ssdm name="or_ln54_56"/></StgValue>
</operation>

<operation id="2627" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:190 %zext_ln54_65 = zext i12 %or_ln54_56

]]></Node>
<StgValue><ssdm name="zext_ln54_65"/></StgValue>
</operation>

<operation id="2628" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:191 %llike_addr_121 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="llike_addr_121"/></StgValue>
</operation>

<operation id="2629" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:267 %llike_1_addr_121 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="llike_1_addr_121"/></StgValue>
</operation>

<operation id="2630" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2105 %bitcast_ln55_94 = bitcast i64 %p_109

]]></Node>
<StgValue><ssdm name="bitcast_ln55_94"/></StgValue>
</operation>

<operation id="2631" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2106 %tmp_478 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_94, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="2632" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2107 %trunc_ln55_94 = trunc i64 %bitcast_ln55_94

]]></Node>
<StgValue><ssdm name="trunc_ln55_94"/></StgValue>
</operation>

<operation id="2633" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2108 %bitcast_ln55_95 = bitcast i64 %min_p_221

]]></Node>
<StgValue><ssdm name="bitcast_ln55_95"/></StgValue>
</operation>

<operation id="2634" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2109 %tmp_479 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_95, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="2635" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2110 %trunc_ln55_95 = trunc i64 %bitcast_ln55_95

]]></Node>
<StgValue><ssdm name="trunc_ln55_95"/></StgValue>
</operation>

<operation id="2636" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2111 %icmp_ln55_188 = icmp_ne  i11 %tmp_478, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_188"/></StgValue>
</operation>

<operation id="2637" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2112 %icmp_ln55_189 = icmp_eq  i52 %trunc_ln55_94, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_189"/></StgValue>
</operation>

<operation id="2638" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2113 %or_ln55_125 = or i1 %icmp_ln55_189, i1 %icmp_ln55_188

]]></Node>
<StgValue><ssdm name="or_ln55_125"/></StgValue>
</operation>

<operation id="2639" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2114 %icmp_ln55_190 = icmp_ne  i11 %tmp_479, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_190"/></StgValue>
</operation>

<operation id="2640" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2115 %icmp_ln55_191 = icmp_eq  i52 %trunc_ln55_95, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_191"/></StgValue>
</operation>

<operation id="2641" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2116 %or_ln55_126 = or i1 %icmp_ln55_191, i1 %icmp_ln55_190

]]></Node>
<StgValue><ssdm name="or_ln55_126"/></StgValue>
</operation>

<operation id="2642" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2117 %and_ln55_94 = and i1 %or_ln55_125, i1 %or_ln55_126

]]></Node>
<StgValue><ssdm name="and_ln55_94"/></StgValue>
</operation>

<operation id="2643" st_id="69" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2118 %tmp_481 = fcmp_olt  i64 %p_109, i64 %min_p_221

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="2644" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2119 %and_ln55_95 = and i1 %and_ln55_94, i1 %tmp_481

]]></Node>
<StgValue><ssdm name="and_ln55_95"/></StgValue>
</operation>

<operation id="2645" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2120 %min_p_223 = select i1 %and_ln55_95, i64 %p_109, i64 %min_p_221

]]></Node>
<StgValue><ssdm name="min_p_223"/></StgValue>
</operation>

<operation id="2646" st_id="69" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2151 %tmp_486 = fcmp_olt  i64 %p_110, i64 %min_p_223

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2647" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2204 %p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155

]]></Node>
<StgValue><ssdm name="p_112"/></StgValue>
</operation>

<operation id="2648" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2205 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_112, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2649" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2650" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2651" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2652" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2341 %bitcast_ln54_167 = bitcast i64 %tmp_514

]]></Node>
<StgValue><ssdm name="bitcast_ln54_167"/></StgValue>
</operation>

<operation id="2653" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2654" st_id="69" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2365 %llike_load_88 = load i12 %llike_addr_120

]]></Node>
<StgValue><ssdm name="llike_load_88"/></StgValue>
</operation>

<operation id="2655" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2366 %zext_ln54_200 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_200"/></StgValue>
</operation>

<operation id="2656" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2367 %lshr_ln54_125 = lshr i128 %llike_load_88, i128 %zext_ln54_200

]]></Node>
<StgValue><ssdm name="lshr_ln54_125"/></StgValue>
</operation>

<operation id="2657" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2368 %trunc_ln54_147 = trunc i128 %lshr_ln54_125

]]></Node>
<StgValue><ssdm name="trunc_ln54_147"/></StgValue>
</operation>

<operation id="2658" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2369 %bitcast_ln54_168 = bitcast i64 %trunc_ln54_147

]]></Node>
<StgValue><ssdm name="bitcast_ln54_168"/></StgValue>
</operation>

<operation id="2659" st_id="69" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2370 %llike_1_load_89 = load i12 %llike_1_addr_120

]]></Node>
<StgValue><ssdm name="llike_1_load_89"/></StgValue>
</operation>

<operation id="2660" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2371 %zext_ln54_201 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_201"/></StgValue>
</operation>

<operation id="2661" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2372 %lshr_ln54_126 = lshr i128 %llike_1_load_89, i128 %zext_ln54_201

]]></Node>
<StgValue><ssdm name="lshr_ln54_126"/></StgValue>
</operation>

<operation id="2662" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2373 %trunc_ln54_148 = trunc i128 %lshr_ln54_126

]]></Node>
<StgValue><ssdm name="trunc_ln54_148"/></StgValue>
</operation>

<operation id="2663" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2374 %bitcast_ln54_169 = bitcast i64 %trunc_ln54_148

]]></Node>
<StgValue><ssdm name="bitcast_ln54_169"/></StgValue>
</operation>

<operation id="2664" st_id="69" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2375 %tmp_504 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_168, i64 %bitcast_ln54_169, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="2665" st_id="69" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2398 %llike_load_89 = load i12 %llike_addr_121

]]></Node>
<StgValue><ssdm name="llike_load_89"/></StgValue>
</operation>

<operation id="2666" st_id="69" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2403 %llike_1_load_90 = load i12 %llike_1_addr_121

]]></Node>
<StgValue><ssdm name="llike_1_load_90"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="2667" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:192 %or_ln54_57 = or i12 %tmp_s, i12 58

]]></Node>
<StgValue><ssdm name="or_ln54_57"/></StgValue>
</operation>

<operation id="2668" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:193 %zext_ln54_66 = zext i12 %or_ln54_57

]]></Node>
<StgValue><ssdm name="zext_ln54_66"/></StgValue>
</operation>

<operation id="2669" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:194 %llike_addr_122 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_66

]]></Node>
<StgValue><ssdm name="llike_addr_122"/></StgValue>
</operation>

<operation id="2670" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:268 %llike_1_addr_122 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_66

]]></Node>
<StgValue><ssdm name="llike_1_addr_122"/></StgValue>
</operation>

<operation id="2671" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2138 %bitcast_ln55_96 = bitcast i64 %p_110

]]></Node>
<StgValue><ssdm name="bitcast_ln55_96"/></StgValue>
</operation>

<operation id="2672" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2139 %tmp_483 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_96, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="2673" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2140 %trunc_ln55_96 = trunc i64 %bitcast_ln55_96

]]></Node>
<StgValue><ssdm name="trunc_ln55_96"/></StgValue>
</operation>

<operation id="2674" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2141 %bitcast_ln55_97 = bitcast i64 %min_p_223

]]></Node>
<StgValue><ssdm name="bitcast_ln55_97"/></StgValue>
</operation>

<operation id="2675" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2142 %tmp_485 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_97, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="2676" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2143 %trunc_ln55_97 = trunc i64 %bitcast_ln55_97

]]></Node>
<StgValue><ssdm name="trunc_ln55_97"/></StgValue>
</operation>

<operation id="2677" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2144 %icmp_ln55_192 = icmp_ne  i11 %tmp_483, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_192"/></StgValue>
</operation>

<operation id="2678" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2145 %icmp_ln55_193 = icmp_eq  i52 %trunc_ln55_96, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_193"/></StgValue>
</operation>

<operation id="2679" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2146 %or_ln55_127 = or i1 %icmp_ln55_193, i1 %icmp_ln55_192

]]></Node>
<StgValue><ssdm name="or_ln55_127"/></StgValue>
</operation>

<operation id="2680" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2147 %icmp_ln55_194 = icmp_ne  i11 %tmp_485, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_194"/></StgValue>
</operation>

<operation id="2681" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2148 %icmp_ln55_195 = icmp_eq  i52 %trunc_ln55_97, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_195"/></StgValue>
</operation>

<operation id="2682" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2149 %or_ln55_128 = or i1 %icmp_ln55_195, i1 %icmp_ln55_194

]]></Node>
<StgValue><ssdm name="or_ln55_128"/></StgValue>
</operation>

<operation id="2683" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2150 %and_ln55_96 = and i1 %or_ln55_127, i1 %or_ln55_128

]]></Node>
<StgValue><ssdm name="and_ln55_96"/></StgValue>
</operation>

<operation id="2684" st_id="70" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2151 %tmp_486 = fcmp_olt  i64 %p_110, i64 %min_p_223

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2685" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2152 %and_ln55_97 = and i1 %and_ln55_96, i1 %tmp_486

]]></Node>
<StgValue><ssdm name="and_ln55_97"/></StgValue>
</operation>

<operation id="2686" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2153 %min_p_225 = select i1 %and_ln55_97, i64 %p_110, i64 %min_p_223

]]></Node>
<StgValue><ssdm name="min_p_225"/></StgValue>
</operation>

<operation id="2687" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2154 %select_ln55_95 = select i1 %and_ln55_97, i6 49, i6 48

]]></Node>
<StgValue><ssdm name="select_ln55_95"/></StgValue>
</operation>

<operation id="2688" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2155 %or_ln55_23 = or i1 %and_ln55_97, i1 %and_ln55_95

]]></Node>
<StgValue><ssdm name="or_ln55_23"/></StgValue>
</operation>

<operation id="2689" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2156 %min_s_58 = select i1 %or_ln55_23, i6 %select_ln55_95, i6 %min_s_57

]]></Node>
<StgValue><ssdm name="min_s_58"/></StgValue>
</operation>

<operation id="2690" st_id="70" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2187 %tmp_491 = fcmp_olt  i64 %p_111, i64 %min_p_225

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="2691" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2240 %p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158

]]></Node>
<StgValue><ssdm name="p_113"/></StgValue>
</operation>

<operation id="2692" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2241 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_113, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2693" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2694" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2695" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2696" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2377 %bitcast_ln54_170 = bitcast i64 %tmp_519

]]></Node>
<StgValue><ssdm name="bitcast_ln54_170"/></StgValue>
</operation>

<operation id="2697" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2698" st_id="70" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2398 %llike_load_89 = load i12 %llike_addr_121

]]></Node>
<StgValue><ssdm name="llike_load_89"/></StgValue>
</operation>

<operation id="2699" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2399 %zext_ln54_202 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_202"/></StgValue>
</operation>

<operation id="2700" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2400 %lshr_ln54_127 = lshr i128 %llike_load_89, i128 %zext_ln54_202

]]></Node>
<StgValue><ssdm name="lshr_ln54_127"/></StgValue>
</operation>

<operation id="2701" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2401 %trunc_ln54_149 = trunc i128 %lshr_ln54_127

]]></Node>
<StgValue><ssdm name="trunc_ln54_149"/></StgValue>
</operation>

<operation id="2702" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2402 %bitcast_ln54_171 = bitcast i64 %trunc_ln54_149

]]></Node>
<StgValue><ssdm name="bitcast_ln54_171"/></StgValue>
</operation>

<operation id="2703" st_id="70" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2403 %llike_1_load_90 = load i12 %llike_1_addr_121

]]></Node>
<StgValue><ssdm name="llike_1_load_90"/></StgValue>
</operation>

<operation id="2704" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2404 %zext_ln54_203 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_203"/></StgValue>
</operation>

<operation id="2705" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2405 %lshr_ln54_128 = lshr i128 %llike_1_load_90, i128 %zext_ln54_203

]]></Node>
<StgValue><ssdm name="lshr_ln54_128"/></StgValue>
</operation>

<operation id="2706" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2406 %trunc_ln54_150 = trunc i128 %lshr_ln54_128

]]></Node>
<StgValue><ssdm name="trunc_ln54_150"/></StgValue>
</operation>

<operation id="2707" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2407 %bitcast_ln54_172 = bitcast i64 %trunc_ln54_150

]]></Node>
<StgValue><ssdm name="bitcast_ln54_172"/></StgValue>
</operation>

<operation id="2708" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2408 %tmp_508 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_171, i64 %bitcast_ln54_172, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="2709" st_id="70" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2434 %llike_load_90 = load i12 %llike_addr_122

]]></Node>
<StgValue><ssdm name="llike_load_90"/></StgValue>
</operation>

<operation id="2710" st_id="70" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2439 %llike_1_load_91 = load i12 %llike_1_addr_122

]]></Node>
<StgValue><ssdm name="llike_1_load_91"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="2711" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:195 %or_ln54_58 = or i12 %tmp_s, i12 59

]]></Node>
<StgValue><ssdm name="or_ln54_58"/></StgValue>
</operation>

<operation id="2712" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:196 %zext_ln54_67 = zext i12 %or_ln54_58

]]></Node>
<StgValue><ssdm name="zext_ln54_67"/></StgValue>
</operation>

<operation id="2713" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:197 %llike_addr_123 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="llike_addr_123"/></StgValue>
</operation>

<operation id="2714" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:269 %llike_1_addr_123 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="llike_1_addr_123"/></StgValue>
</operation>

<operation id="2715" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2174 %bitcast_ln55_98 = bitcast i64 %p_111

]]></Node>
<StgValue><ssdm name="bitcast_ln55_98"/></StgValue>
</operation>

<operation id="2716" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2175 %tmp_489 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_98, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="2717" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2176 %trunc_ln55_98 = trunc i64 %bitcast_ln55_98

]]></Node>
<StgValue><ssdm name="trunc_ln55_98"/></StgValue>
</operation>

<operation id="2718" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2177 %bitcast_ln55_99 = bitcast i64 %min_p_225

]]></Node>
<StgValue><ssdm name="bitcast_ln55_99"/></StgValue>
</operation>

<operation id="2719" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2178 %tmp_490 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_99, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="2720" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2179 %trunc_ln55_99 = trunc i64 %bitcast_ln55_99

]]></Node>
<StgValue><ssdm name="trunc_ln55_99"/></StgValue>
</operation>

<operation id="2721" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2180 %icmp_ln55_196 = icmp_ne  i11 %tmp_489, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_196"/></StgValue>
</operation>

<operation id="2722" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2181 %icmp_ln55_197 = icmp_eq  i52 %trunc_ln55_98, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_197"/></StgValue>
</operation>

<operation id="2723" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2182 %or_ln55_129 = or i1 %icmp_ln55_197, i1 %icmp_ln55_196

]]></Node>
<StgValue><ssdm name="or_ln55_129"/></StgValue>
</operation>

<operation id="2724" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2183 %icmp_ln55_198 = icmp_ne  i11 %tmp_490, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_198"/></StgValue>
</operation>

<operation id="2725" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2184 %icmp_ln55_199 = icmp_eq  i52 %trunc_ln55_99, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_199"/></StgValue>
</operation>

<operation id="2726" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2185 %or_ln55_130 = or i1 %icmp_ln55_199, i1 %icmp_ln55_198

]]></Node>
<StgValue><ssdm name="or_ln55_130"/></StgValue>
</operation>

<operation id="2727" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2186 %and_ln55_98 = and i1 %or_ln55_129, i1 %or_ln55_130

]]></Node>
<StgValue><ssdm name="and_ln55_98"/></StgValue>
</operation>

<operation id="2728" st_id="71" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2187 %tmp_491 = fcmp_olt  i64 %p_111, i64 %min_p_225

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="2729" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2188 %and_ln55_99 = and i1 %and_ln55_98, i1 %tmp_491

]]></Node>
<StgValue><ssdm name="and_ln55_99"/></StgValue>
</operation>

<operation id="2730" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2189 %min_p_227 = select i1 %and_ln55_99, i64 %p_111, i64 %min_p_225

]]></Node>
<StgValue><ssdm name="min_p_227"/></StgValue>
</operation>

<operation id="2731" st_id="71" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2220 %tmp_497 = fcmp_olt  i64 %p_112, i64 %min_p_227

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="2732" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2273 %p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161

]]></Node>
<StgValue><ssdm name="p_114"/></StgValue>
</operation>

<operation id="2733" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2274 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_114, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2734" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2735" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2736" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2737" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2410 %bitcast_ln54_173 = bitcast i64 %tmp_27

]]></Node>
<StgValue><ssdm name="bitcast_ln54_173"/></StgValue>
</operation>

<operation id="2738" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2739" st_id="71" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2434 %llike_load_90 = load i12 %llike_addr_122

]]></Node>
<StgValue><ssdm name="llike_load_90"/></StgValue>
</operation>

<operation id="2740" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2435 %zext_ln54_204 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_204"/></StgValue>
</operation>

<operation id="2741" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2436 %lshr_ln54_129 = lshr i128 %llike_load_90, i128 %zext_ln54_204

]]></Node>
<StgValue><ssdm name="lshr_ln54_129"/></StgValue>
</operation>

<operation id="2742" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2437 %trunc_ln54_151 = trunc i128 %lshr_ln54_129

]]></Node>
<StgValue><ssdm name="trunc_ln54_151"/></StgValue>
</operation>

<operation id="2743" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2438 %bitcast_ln54_174 = bitcast i64 %trunc_ln54_151

]]></Node>
<StgValue><ssdm name="bitcast_ln54_174"/></StgValue>
</operation>

<operation id="2744" st_id="71" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2439 %llike_1_load_91 = load i12 %llike_1_addr_122

]]></Node>
<StgValue><ssdm name="llike_1_load_91"/></StgValue>
</operation>

<operation id="2745" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2440 %zext_ln54_205 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_205"/></StgValue>
</operation>

<operation id="2746" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2441 %lshr_ln54_130 = lshr i128 %llike_1_load_91, i128 %zext_ln54_205

]]></Node>
<StgValue><ssdm name="lshr_ln54_130"/></StgValue>
</operation>

<operation id="2747" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2442 %trunc_ln54_152 = trunc i128 %lshr_ln54_130

]]></Node>
<StgValue><ssdm name="trunc_ln54_152"/></StgValue>
</operation>

<operation id="2748" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2443 %bitcast_ln54_175 = bitcast i64 %trunc_ln54_152

]]></Node>
<StgValue><ssdm name="bitcast_ln54_175"/></StgValue>
</operation>

<operation id="2749" st_id="71" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2444 %tmp_512 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_174, i64 %bitcast_ln54_175, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="2750" st_id="71" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2467 %llike_load_91 = load i12 %llike_addr_123

]]></Node>
<StgValue><ssdm name="llike_load_91"/></StgValue>
</operation>

<operation id="2751" st_id="71" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2472 %llike_1_load_92 = load i12 %llike_1_addr_123

]]></Node>
<StgValue><ssdm name="llike_1_load_92"/></StgValue>
</operation>

<operation id="2752" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body113.249:2656 %add_ln50 = add i9 %t_1, i9 511

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="2753" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2657 %store_ln50 = store i9 %add_ln50, i9 %t

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="2754" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:198 %or_ln54_59 = or i12 %tmp_s, i12 60

]]></Node>
<StgValue><ssdm name="or_ln54_59"/></StgValue>
</operation>

<operation id="2755" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:199 %zext_ln54_68 = zext i12 %or_ln54_59

]]></Node>
<StgValue><ssdm name="zext_ln54_68"/></StgValue>
</operation>

<operation id="2756" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:200 %llike_addr_124 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="llike_addr_124"/></StgValue>
</operation>

<operation id="2757" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:270 %llike_1_addr_124 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="llike_1_addr_124"/></StgValue>
</operation>

<operation id="2758" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2207 %bitcast_ln55_100 = bitcast i64 %p_112

]]></Node>
<StgValue><ssdm name="bitcast_ln55_100"/></StgValue>
</operation>

<operation id="2759" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2208 %tmp_494 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_100, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="2760" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2209 %trunc_ln55_100 = trunc i64 %bitcast_ln55_100

]]></Node>
<StgValue><ssdm name="trunc_ln55_100"/></StgValue>
</operation>

<operation id="2761" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2210 %bitcast_ln55_101 = bitcast i64 %min_p_227

]]></Node>
<StgValue><ssdm name="bitcast_ln55_101"/></StgValue>
</operation>

<operation id="2762" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2211 %tmp_495 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_101, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="2763" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2212 %trunc_ln55_101 = trunc i64 %bitcast_ln55_101

]]></Node>
<StgValue><ssdm name="trunc_ln55_101"/></StgValue>
</operation>

<operation id="2764" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2213 %icmp_ln55_200 = icmp_ne  i11 %tmp_494, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_200"/></StgValue>
</operation>

<operation id="2765" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2214 %icmp_ln55_201 = icmp_eq  i52 %trunc_ln55_100, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_201"/></StgValue>
</operation>

<operation id="2766" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2215 %or_ln55_131 = or i1 %icmp_ln55_201, i1 %icmp_ln55_200

]]></Node>
<StgValue><ssdm name="or_ln55_131"/></StgValue>
</operation>

<operation id="2767" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2216 %icmp_ln55_202 = icmp_ne  i11 %tmp_495, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_202"/></StgValue>
</operation>

<operation id="2768" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2217 %icmp_ln55_203 = icmp_eq  i52 %trunc_ln55_101, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_203"/></StgValue>
</operation>

<operation id="2769" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2218 %or_ln55_132 = or i1 %icmp_ln55_203, i1 %icmp_ln55_202

]]></Node>
<StgValue><ssdm name="or_ln55_132"/></StgValue>
</operation>

<operation id="2770" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2219 %and_ln55_100 = and i1 %or_ln55_131, i1 %or_ln55_132

]]></Node>
<StgValue><ssdm name="and_ln55_100"/></StgValue>
</operation>

<operation id="2771" st_id="72" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2220 %tmp_497 = fcmp_olt  i64 %p_112, i64 %min_p_227

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="2772" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2221 %and_ln55_101 = and i1 %and_ln55_100, i1 %tmp_497

]]></Node>
<StgValue><ssdm name="and_ln55_101"/></StgValue>
</operation>

<operation id="2773" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2222 %min_p_229 = select i1 %and_ln55_101, i64 %p_112, i64 %min_p_227

]]></Node>
<StgValue><ssdm name="min_p_229"/></StgValue>
</operation>

<operation id="2774" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2223 %select_ln55_99 = select i1 %and_ln55_101, i6 51, i6 50

]]></Node>
<StgValue><ssdm name="select_ln55_99"/></StgValue>
</operation>

<operation id="2775" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2224 %or_ln55_24 = or i1 %and_ln55_101, i1 %and_ln55_99

]]></Node>
<StgValue><ssdm name="or_ln55_24"/></StgValue>
</operation>

<operation id="2776" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2225 %min_s_59 = select i1 %or_ln55_24, i6 %select_ln55_99, i6 %min_s_58

]]></Node>
<StgValue><ssdm name="min_s_59"/></StgValue>
</operation>

<operation id="2777" st_id="72" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2256 %tmp_502 = fcmp_olt  i64 %p_113, i64 %min_p_229

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="2778" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2309 %p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164

]]></Node>
<StgValue><ssdm name="p_115"/></StgValue>
</operation>

<operation id="2779" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2310 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_115, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2780" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2781" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2782" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2783" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2446 %bitcast_ln54_176 = bitcast i64 %tmp_28

]]></Node>
<StgValue><ssdm name="bitcast_ln54_176"/></StgValue>
</operation>

<operation id="2784" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2785" st_id="72" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2467 %llike_load_91 = load i12 %llike_addr_123

]]></Node>
<StgValue><ssdm name="llike_load_91"/></StgValue>
</operation>

<operation id="2786" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2468 %zext_ln54_206 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_206"/></StgValue>
</operation>

<operation id="2787" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2469 %lshr_ln54_131 = lshr i128 %llike_load_91, i128 %zext_ln54_206

]]></Node>
<StgValue><ssdm name="lshr_ln54_131"/></StgValue>
</operation>

<operation id="2788" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2470 %trunc_ln54_153 = trunc i128 %lshr_ln54_131

]]></Node>
<StgValue><ssdm name="trunc_ln54_153"/></StgValue>
</operation>

<operation id="2789" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2471 %bitcast_ln54_177 = bitcast i64 %trunc_ln54_153

]]></Node>
<StgValue><ssdm name="bitcast_ln54_177"/></StgValue>
</operation>

<operation id="2790" st_id="72" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2472 %llike_1_load_92 = load i12 %llike_1_addr_123

]]></Node>
<StgValue><ssdm name="llike_1_load_92"/></StgValue>
</operation>

<operation id="2791" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2473 %zext_ln54_207 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_207"/></StgValue>
</operation>

<operation id="2792" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2474 %lshr_ln54_132 = lshr i128 %llike_1_load_92, i128 %zext_ln54_207

]]></Node>
<StgValue><ssdm name="lshr_ln54_132"/></StgValue>
</operation>

<operation id="2793" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2475 %trunc_ln54_154 = trunc i128 %lshr_ln54_132

]]></Node>
<StgValue><ssdm name="trunc_ln54_154"/></StgValue>
</operation>

<operation id="2794" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2476 %bitcast_ln54_178 = bitcast i64 %trunc_ln54_154

]]></Node>
<StgValue><ssdm name="bitcast_ln54_178"/></StgValue>
</operation>

<operation id="2795" st_id="72" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2477 %tmp_516 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_177, i64 %bitcast_ln54_178, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="2796" st_id="72" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2503 %llike_load_92 = load i12 %llike_addr_124

]]></Node>
<StgValue><ssdm name="llike_load_92"/></StgValue>
</operation>

<operation id="2797" st_id="72" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2508 %llike_1_load_93 = load i12 %llike_1_addr_124

]]></Node>
<StgValue><ssdm name="llike_1_load_93"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="2798" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:201 %or_ln54_60 = or i12 %tmp_s, i12 61

]]></Node>
<StgValue><ssdm name="or_ln54_60"/></StgValue>
</operation>

<operation id="2799" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:202 %zext_ln54_69 = zext i12 %or_ln54_60

]]></Node>
<StgValue><ssdm name="zext_ln54_69"/></StgValue>
</operation>

<operation id="2800" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:203 %llike_addr_125 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="llike_addr_125"/></StgValue>
</operation>

<operation id="2801" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:271 %llike_1_addr_125 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="llike_1_addr_125"/></StgValue>
</operation>

<operation id="2802" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2243 %bitcast_ln55_102 = bitcast i64 %p_113

]]></Node>
<StgValue><ssdm name="bitcast_ln55_102"/></StgValue>
</operation>

<operation id="2803" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2244 %tmp_499 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_102, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="2804" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2245 %trunc_ln55_102 = trunc i64 %bitcast_ln55_102

]]></Node>
<StgValue><ssdm name="trunc_ln55_102"/></StgValue>
</operation>

<operation id="2805" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2246 %bitcast_ln55_103 = bitcast i64 %min_p_229

]]></Node>
<StgValue><ssdm name="bitcast_ln55_103"/></StgValue>
</operation>

<operation id="2806" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2247 %tmp_501 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_103, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="2807" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2248 %trunc_ln55_103 = trunc i64 %bitcast_ln55_103

]]></Node>
<StgValue><ssdm name="trunc_ln55_103"/></StgValue>
</operation>

<operation id="2808" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2249 %icmp_ln55_204 = icmp_ne  i11 %tmp_499, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_204"/></StgValue>
</operation>

<operation id="2809" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2250 %icmp_ln55_205 = icmp_eq  i52 %trunc_ln55_102, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_205"/></StgValue>
</operation>

<operation id="2810" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2251 %or_ln55_133 = or i1 %icmp_ln55_205, i1 %icmp_ln55_204

]]></Node>
<StgValue><ssdm name="or_ln55_133"/></StgValue>
</operation>

<operation id="2811" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2252 %icmp_ln55_206 = icmp_ne  i11 %tmp_501, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_206"/></StgValue>
</operation>

<operation id="2812" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2253 %icmp_ln55_207 = icmp_eq  i52 %trunc_ln55_103, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_207"/></StgValue>
</operation>

<operation id="2813" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2254 %or_ln55_134 = or i1 %icmp_ln55_207, i1 %icmp_ln55_206

]]></Node>
<StgValue><ssdm name="or_ln55_134"/></StgValue>
</operation>

<operation id="2814" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2255 %and_ln55_102 = and i1 %or_ln55_133, i1 %or_ln55_134

]]></Node>
<StgValue><ssdm name="and_ln55_102"/></StgValue>
</operation>

<operation id="2815" st_id="73" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2256 %tmp_502 = fcmp_olt  i64 %p_113, i64 %min_p_229

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="2816" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2257 %and_ln55_103 = and i1 %and_ln55_102, i1 %tmp_502

]]></Node>
<StgValue><ssdm name="and_ln55_103"/></StgValue>
</operation>

<operation id="2817" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2258 %min_p_231 = select i1 %and_ln55_103, i64 %p_113, i64 %min_p_229

]]></Node>
<StgValue><ssdm name="min_p_231"/></StgValue>
</operation>

<operation id="2818" st_id="73" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2289 %tmp_507 = fcmp_olt  i64 %p_114, i64 %min_p_231

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="2819" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2342 %p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167

]]></Node>
<StgValue><ssdm name="p_116"/></StgValue>
</operation>

<operation id="2820" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2343 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_116, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2821" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2822" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2823" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2824" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2479 %bitcast_ln54_179 = bitcast i64 %tmp_29

]]></Node>
<StgValue><ssdm name="bitcast_ln54_179"/></StgValue>
</operation>

<operation id="2825" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2826" st_id="73" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2503 %llike_load_92 = load i12 %llike_addr_124

]]></Node>
<StgValue><ssdm name="llike_load_92"/></StgValue>
</operation>

<operation id="2827" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2504 %zext_ln54_208 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_208"/></StgValue>
</operation>

<operation id="2828" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2505 %lshr_ln54_133 = lshr i128 %llike_load_92, i128 %zext_ln54_208

]]></Node>
<StgValue><ssdm name="lshr_ln54_133"/></StgValue>
</operation>

<operation id="2829" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2506 %trunc_ln54_155 = trunc i128 %lshr_ln54_133

]]></Node>
<StgValue><ssdm name="trunc_ln54_155"/></StgValue>
</operation>

<operation id="2830" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2507 %bitcast_ln54_180 = bitcast i64 %trunc_ln54_155

]]></Node>
<StgValue><ssdm name="bitcast_ln54_180"/></StgValue>
</operation>

<operation id="2831" st_id="73" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2508 %llike_1_load_93 = load i12 %llike_1_addr_124

]]></Node>
<StgValue><ssdm name="llike_1_load_93"/></StgValue>
</operation>

<operation id="2832" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2509 %zext_ln54_209 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_209"/></StgValue>
</operation>

<operation id="2833" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2510 %lshr_ln54_134 = lshr i128 %llike_1_load_93, i128 %zext_ln54_209

]]></Node>
<StgValue><ssdm name="lshr_ln54_134"/></StgValue>
</operation>

<operation id="2834" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2511 %trunc_ln54_156 = trunc i128 %lshr_ln54_134

]]></Node>
<StgValue><ssdm name="trunc_ln54_156"/></StgValue>
</operation>

<operation id="2835" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2512 %bitcast_ln54_181 = bitcast i64 %trunc_ln54_156

]]></Node>
<StgValue><ssdm name="bitcast_ln54_181"/></StgValue>
</operation>

<operation id="2836" st_id="73" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2513 %tmp_520 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_180, i64 %bitcast_ln54_181, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="2837" st_id="73" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2536 %llike_load_93 = load i12 %llike_addr_125

]]></Node>
<StgValue><ssdm name="llike_load_93"/></StgValue>
</operation>

<operation id="2838" st_id="73" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2541 %llike_1_load_94 = load i12 %llike_1_addr_125

]]></Node>
<StgValue><ssdm name="llike_1_load_94"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="2839" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:204 %or_ln54_61 = or i12 %tmp_s, i12 62

]]></Node>
<StgValue><ssdm name="or_ln54_61"/></StgValue>
</operation>

<operation id="2840" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:205 %zext_ln54_70 = zext i12 %or_ln54_61

]]></Node>
<StgValue><ssdm name="zext_ln54_70"/></StgValue>
</operation>

<operation id="2841" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:206 %llike_addr_126 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="llike_addr_126"/></StgValue>
</operation>

<operation id="2842" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:272 %llike_1_addr_126 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="llike_1_addr_126"/></StgValue>
</operation>

<operation id="2843" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2276 %bitcast_ln55_104 = bitcast i64 %p_114

]]></Node>
<StgValue><ssdm name="bitcast_ln55_104"/></StgValue>
</operation>

<operation id="2844" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2277 %tmp_505 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_104, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="2845" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2278 %trunc_ln55_104 = trunc i64 %bitcast_ln55_104

]]></Node>
<StgValue><ssdm name="trunc_ln55_104"/></StgValue>
</operation>

<operation id="2846" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2279 %bitcast_ln55_105 = bitcast i64 %min_p_231

]]></Node>
<StgValue><ssdm name="bitcast_ln55_105"/></StgValue>
</operation>

<operation id="2847" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2280 %tmp_506 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_105, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="2848" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2281 %trunc_ln55_105 = trunc i64 %bitcast_ln55_105

]]></Node>
<StgValue><ssdm name="trunc_ln55_105"/></StgValue>
</operation>

<operation id="2849" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2282 %icmp_ln55_208 = icmp_ne  i11 %tmp_505, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_208"/></StgValue>
</operation>

<operation id="2850" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2283 %icmp_ln55_209 = icmp_eq  i52 %trunc_ln55_104, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_209"/></StgValue>
</operation>

<operation id="2851" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2284 %or_ln55_135 = or i1 %icmp_ln55_209, i1 %icmp_ln55_208

]]></Node>
<StgValue><ssdm name="or_ln55_135"/></StgValue>
</operation>

<operation id="2852" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2285 %icmp_ln55_210 = icmp_ne  i11 %tmp_506, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_210"/></StgValue>
</operation>

<operation id="2853" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2286 %icmp_ln55_211 = icmp_eq  i52 %trunc_ln55_105, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_211"/></StgValue>
</operation>

<operation id="2854" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2287 %or_ln55_136 = or i1 %icmp_ln55_211, i1 %icmp_ln55_210

]]></Node>
<StgValue><ssdm name="or_ln55_136"/></StgValue>
</operation>

<operation id="2855" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2288 %and_ln55_104 = and i1 %or_ln55_135, i1 %or_ln55_136

]]></Node>
<StgValue><ssdm name="and_ln55_104"/></StgValue>
</operation>

<operation id="2856" st_id="74" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2289 %tmp_507 = fcmp_olt  i64 %p_114, i64 %min_p_231

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="2857" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2290 %and_ln55_105 = and i1 %and_ln55_104, i1 %tmp_507

]]></Node>
<StgValue><ssdm name="and_ln55_105"/></StgValue>
</operation>

<operation id="2858" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2291 %min_p_233 = select i1 %and_ln55_105, i64 %p_114, i64 %min_p_231

]]></Node>
<StgValue><ssdm name="min_p_233"/></StgValue>
</operation>

<operation id="2859" st_id="74" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2325 %tmp_513 = fcmp_olt  i64 %p_115, i64 %min_p_233

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="2860" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2378 %p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170

]]></Node>
<StgValue><ssdm name="p_117"/></StgValue>
</operation>

<operation id="2861" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2379 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_117, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2862" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2863" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2864" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2865" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2515 %bitcast_ln54_182 = bitcast i64 %tmp_539

]]></Node>
<StgValue><ssdm name="bitcast_ln54_182"/></StgValue>
</operation>

<operation id="2866" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2867" st_id="74" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2536 %llike_load_93 = load i12 %llike_addr_125

]]></Node>
<StgValue><ssdm name="llike_load_93"/></StgValue>
</operation>

<operation id="2868" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2537 %zext_ln54_210 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_210"/></StgValue>
</operation>

<operation id="2869" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2538 %lshr_ln54_135 = lshr i128 %llike_load_93, i128 %zext_ln54_210

]]></Node>
<StgValue><ssdm name="lshr_ln54_135"/></StgValue>
</operation>

<operation id="2870" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2539 %trunc_ln54_157 = trunc i128 %lshr_ln54_135

]]></Node>
<StgValue><ssdm name="trunc_ln54_157"/></StgValue>
</operation>

<operation id="2871" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2540 %bitcast_ln54_183 = bitcast i64 %trunc_ln54_157

]]></Node>
<StgValue><ssdm name="bitcast_ln54_183"/></StgValue>
</operation>

<operation id="2872" st_id="74" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2541 %llike_1_load_94 = load i12 %llike_1_addr_125

]]></Node>
<StgValue><ssdm name="llike_1_load_94"/></StgValue>
</operation>

<operation id="2873" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2542 %zext_ln54_211 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_211"/></StgValue>
</operation>

<operation id="2874" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2543 %lshr_ln54_136 = lshr i128 %llike_1_load_94, i128 %zext_ln54_211

]]></Node>
<StgValue><ssdm name="lshr_ln54_136"/></StgValue>
</operation>

<operation id="2875" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2544 %trunc_ln54_158 = trunc i128 %lshr_ln54_136

]]></Node>
<StgValue><ssdm name="trunc_ln54_158"/></StgValue>
</operation>

<operation id="2876" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2545 %bitcast_ln54_184 = bitcast i64 %trunc_ln54_158

]]></Node>
<StgValue><ssdm name="bitcast_ln54_184"/></StgValue>
</operation>

<operation id="2877" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2546 %tmp_524 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_183, i64 %bitcast_ln54_184, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="2878" st_id="74" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2573 %llike_load_94 = load i12 %llike_addr_126

]]></Node>
<StgValue><ssdm name="llike_load_94"/></StgValue>
</operation>

<operation id="2879" st_id="74" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2578 %llike_1_load_95 = load i12 %llike_1_addr_126

]]></Node>
<StgValue><ssdm name="llike_1_load_95"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="2880" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:207 %or_ln54_62 = or i12 %tmp_s, i12 63

]]></Node>
<StgValue><ssdm name="or_ln54_62"/></StgValue>
</operation>

<operation id="2881" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:208 %zext_ln54_71 = zext i12 %or_ln54_62

]]></Node>
<StgValue><ssdm name="zext_ln54_71"/></StgValue>
</operation>

<operation id="2882" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:209 %llike_addr_127 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="llike_addr_127"/></StgValue>
</operation>

<operation id="2883" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:273 %llike_1_addr_127 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="llike_1_addr_127"/></StgValue>
</operation>

<operation id="2884" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2312 %bitcast_ln55_106 = bitcast i64 %p_115

]]></Node>
<StgValue><ssdm name="bitcast_ln55_106"/></StgValue>
</operation>

<operation id="2885" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2313 %tmp_510 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_106, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="2886" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2314 %trunc_ln55_106 = trunc i64 %bitcast_ln55_106

]]></Node>
<StgValue><ssdm name="trunc_ln55_106"/></StgValue>
</operation>

<operation id="2887" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2315 %bitcast_ln55_107 = bitcast i64 %min_p_233

]]></Node>
<StgValue><ssdm name="bitcast_ln55_107"/></StgValue>
</operation>

<operation id="2888" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2316 %tmp_511 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_107, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="2889" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2317 %trunc_ln55_107 = trunc i64 %bitcast_ln55_107

]]></Node>
<StgValue><ssdm name="trunc_ln55_107"/></StgValue>
</operation>

<operation id="2890" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2318 %icmp_ln55_212 = icmp_ne  i11 %tmp_510, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_212"/></StgValue>
</operation>

<operation id="2891" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2319 %icmp_ln55_213 = icmp_eq  i52 %trunc_ln55_106, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_213"/></StgValue>
</operation>

<operation id="2892" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2320 %or_ln55_137 = or i1 %icmp_ln55_213, i1 %icmp_ln55_212

]]></Node>
<StgValue><ssdm name="or_ln55_137"/></StgValue>
</operation>

<operation id="2893" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2321 %icmp_ln55_214 = icmp_ne  i11 %tmp_511, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_214"/></StgValue>
</operation>

<operation id="2894" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2322 %icmp_ln55_215 = icmp_eq  i52 %trunc_ln55_107, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_215"/></StgValue>
</operation>

<operation id="2895" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2323 %or_ln55_138 = or i1 %icmp_ln55_215, i1 %icmp_ln55_214

]]></Node>
<StgValue><ssdm name="or_ln55_138"/></StgValue>
</operation>

<operation id="2896" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2324 %and_ln55_106 = and i1 %or_ln55_137, i1 %or_ln55_138

]]></Node>
<StgValue><ssdm name="and_ln55_106"/></StgValue>
</operation>

<operation id="2897" st_id="75" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2325 %tmp_513 = fcmp_olt  i64 %p_115, i64 %min_p_233

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="2898" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2326 %and_ln55_107 = and i1 %and_ln55_106, i1 %tmp_513

]]></Node>
<StgValue><ssdm name="and_ln55_107"/></StgValue>
</operation>

<operation id="2899" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2327 %min_p_235 = select i1 %and_ln55_107, i64 %p_115, i64 %min_p_233

]]></Node>
<StgValue><ssdm name="min_p_235"/></StgValue>
</operation>

<operation id="2900" st_id="75" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2358 %tmp_518 = fcmp_olt  i64 %p_116, i64 %min_p_235

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="2901" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2411 %p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173

]]></Node>
<StgValue><ssdm name="p_118"/></StgValue>
</operation>

<operation id="2902" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2412 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_118, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2903" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2904" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2905" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2906" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="2907" st_id="75" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2573 %llike_load_94 = load i12 %llike_addr_126

]]></Node>
<StgValue><ssdm name="llike_load_94"/></StgValue>
</operation>

<operation id="2908" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2574 %zext_ln54_212 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_212"/></StgValue>
</operation>

<operation id="2909" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2575 %lshr_ln54_137 = lshr i128 %llike_load_94, i128 %zext_ln54_212

]]></Node>
<StgValue><ssdm name="lshr_ln54_137"/></StgValue>
</operation>

<operation id="2910" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2576 %trunc_ln54_159 = trunc i128 %lshr_ln54_137

]]></Node>
<StgValue><ssdm name="trunc_ln54_159"/></StgValue>
</operation>

<operation id="2911" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2577 %bitcast_ln54_185 = bitcast i64 %trunc_ln54_159

]]></Node>
<StgValue><ssdm name="bitcast_ln54_185"/></StgValue>
</operation>

<operation id="2912" st_id="75" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2578 %llike_1_load_95 = load i12 %llike_1_addr_126

]]></Node>
<StgValue><ssdm name="llike_1_load_95"/></StgValue>
</operation>

<operation id="2913" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2579 %zext_ln54_213 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_213"/></StgValue>
</operation>

<operation id="2914" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2580 %lshr_ln54_138 = lshr i128 %llike_1_load_95, i128 %zext_ln54_213

]]></Node>
<StgValue><ssdm name="lshr_ln54_138"/></StgValue>
</operation>

<operation id="2915" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2581 %trunc_ln54_160 = trunc i128 %lshr_ln54_138

]]></Node>
<StgValue><ssdm name="trunc_ln54_160"/></StgValue>
</operation>

<operation id="2916" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2582 %bitcast_ln54_186 = bitcast i64 %trunc_ln54_160

]]></Node>
<StgValue><ssdm name="bitcast_ln54_186"/></StgValue>
</operation>

<operation id="2917" st_id="75" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2583 %tmp_529 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_185, i64 %bitcast_ln54_186, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="2918" st_id="75" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2607 %llike_load_95 = load i12 %llike_addr_127

]]></Node>
<StgValue><ssdm name="llike_load_95"/></StgValue>
</operation>

<operation id="2919" st_id="75" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2612 %llike_1_load_96 = load i12 %llike_1_addr_127

]]></Node>
<StgValue><ssdm name="llike_1_load_96"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="2920" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2345 %bitcast_ln55_108 = bitcast i64 %p_116

]]></Node>
<StgValue><ssdm name="bitcast_ln55_108"/></StgValue>
</operation>

<operation id="2921" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2346 %tmp_515 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_108, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="2922" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2347 %trunc_ln55_108 = trunc i64 %bitcast_ln55_108

]]></Node>
<StgValue><ssdm name="trunc_ln55_108"/></StgValue>
</operation>

<operation id="2923" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2348 %bitcast_ln55_109 = bitcast i64 %min_p_235

]]></Node>
<StgValue><ssdm name="bitcast_ln55_109"/></StgValue>
</operation>

<operation id="2924" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2349 %tmp_517 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_109, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="2925" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2350 %trunc_ln55_109 = trunc i64 %bitcast_ln55_109

]]></Node>
<StgValue><ssdm name="trunc_ln55_109"/></StgValue>
</operation>

<operation id="2926" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2351 %icmp_ln55_216 = icmp_ne  i11 %tmp_515, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_216"/></StgValue>
</operation>

<operation id="2927" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2352 %icmp_ln55_217 = icmp_eq  i52 %trunc_ln55_108, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_217"/></StgValue>
</operation>

<operation id="2928" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2353 %or_ln55_139 = or i1 %icmp_ln55_217, i1 %icmp_ln55_216

]]></Node>
<StgValue><ssdm name="or_ln55_139"/></StgValue>
</operation>

<operation id="2929" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2354 %icmp_ln55_218 = icmp_ne  i11 %tmp_517, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_218"/></StgValue>
</operation>

<operation id="2930" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2355 %icmp_ln55_219 = icmp_eq  i52 %trunc_ln55_109, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_219"/></StgValue>
</operation>

<operation id="2931" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2356 %or_ln55_140 = or i1 %icmp_ln55_219, i1 %icmp_ln55_218

]]></Node>
<StgValue><ssdm name="or_ln55_140"/></StgValue>
</operation>

<operation id="2932" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2357 %and_ln55_108 = and i1 %or_ln55_139, i1 %or_ln55_140

]]></Node>
<StgValue><ssdm name="and_ln55_108"/></StgValue>
</operation>

<operation id="2933" st_id="76" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2358 %tmp_518 = fcmp_olt  i64 %p_116, i64 %min_p_235

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="2934" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2359 %and_ln55_109 = and i1 %and_ln55_108, i1 %tmp_518

]]></Node>
<StgValue><ssdm name="and_ln55_109"/></StgValue>
</operation>

<operation id="2935" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2360 %min_p_237 = select i1 %and_ln55_109, i64 %p_116, i64 %min_p_235

]]></Node>
<StgValue><ssdm name="min_p_237"/></StgValue>
</operation>

<operation id="2936" st_id="76" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2394 %tmp_523 = fcmp_olt  i64 %p_117, i64 %min_p_237

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="2937" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2447 %p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176

]]></Node>
<StgValue><ssdm name="p_119"/></StgValue>
</operation>

<operation id="2938" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2448 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_119, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2939" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2940" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2941" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="2942" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="2943" st_id="76" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2607 %llike_load_95 = load i12 %llike_addr_127

]]></Node>
<StgValue><ssdm name="llike_load_95"/></StgValue>
</operation>

<operation id="2944" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2608 %zext_ln54_214 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_214"/></StgValue>
</operation>

<operation id="2945" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2609 %lshr_ln54_139 = lshr i128 %llike_load_95, i128 %zext_ln54_214

]]></Node>
<StgValue><ssdm name="lshr_ln54_139"/></StgValue>
</operation>

<operation id="2946" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2610 %trunc_ln54_161 = trunc i128 %lshr_ln54_139

]]></Node>
<StgValue><ssdm name="trunc_ln54_161"/></StgValue>
</operation>

<operation id="2947" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2611 %bitcast_ln54_187 = bitcast i64 %trunc_ln54_161

]]></Node>
<StgValue><ssdm name="bitcast_ln54_187"/></StgValue>
</operation>

<operation id="2948" st_id="76" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body113.249:2612 %llike_1_load_96 = load i12 %llike_1_addr_127

]]></Node>
<StgValue><ssdm name="llike_1_load_96"/></StgValue>
</operation>

<operation id="2949" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body113.249:2613 %zext_ln54_215 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54_215"/></StgValue>
</operation>

<operation id="2950" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2614 %lshr_ln54_140 = lshr i128 %llike_1_load_96, i128 %zext_ln54_215

]]></Node>
<StgValue><ssdm name="lshr_ln54_140"/></StgValue>
</operation>

<operation id="2951" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body113.249:2615 %trunc_ln54_162 = trunc i128 %lshr_ln54_140

]]></Node>
<StgValue><ssdm name="trunc_ln54_162"/></StgValue>
</operation>

<operation id="2952" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2616 %bitcast_ln54_188 = bitcast i64 %trunc_ln54_162

]]></Node>
<StgValue><ssdm name="bitcast_ln54_188"/></StgValue>
</operation>

<operation id="2953" st_id="76" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body113.249:2617 %tmp_534 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_187, i64 %bitcast_ln54_188, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="2954" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2381 %bitcast_ln55_110 = bitcast i64 %p_117

]]></Node>
<StgValue><ssdm name="bitcast_ln55_110"/></StgValue>
</operation>

<operation id="2955" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2382 %tmp_521 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_110, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="2956" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2383 %trunc_ln55_110 = trunc i64 %bitcast_ln55_110

]]></Node>
<StgValue><ssdm name="trunc_ln55_110"/></StgValue>
</operation>

<operation id="2957" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2384 %bitcast_ln55_111 = bitcast i64 %min_p_237

]]></Node>
<StgValue><ssdm name="bitcast_ln55_111"/></StgValue>
</operation>

<operation id="2958" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2385 %tmp_522 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_111, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="2959" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2386 %trunc_ln55_111 = trunc i64 %bitcast_ln55_111

]]></Node>
<StgValue><ssdm name="trunc_ln55_111"/></StgValue>
</operation>

<operation id="2960" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2387 %icmp_ln55_220 = icmp_ne  i11 %tmp_521, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_220"/></StgValue>
</operation>

<operation id="2961" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2388 %icmp_ln55_221 = icmp_eq  i52 %trunc_ln55_110, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_221"/></StgValue>
</operation>

<operation id="2962" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2389 %or_ln55_141 = or i1 %icmp_ln55_221, i1 %icmp_ln55_220

]]></Node>
<StgValue><ssdm name="or_ln55_141"/></StgValue>
</operation>

<operation id="2963" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2390 %icmp_ln55_222 = icmp_ne  i11 %tmp_522, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_222"/></StgValue>
</operation>

<operation id="2964" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2391 %icmp_ln55_223 = icmp_eq  i52 %trunc_ln55_111, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_223"/></StgValue>
</operation>

<operation id="2965" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2392 %or_ln55_142 = or i1 %icmp_ln55_223, i1 %icmp_ln55_222

]]></Node>
<StgValue><ssdm name="or_ln55_142"/></StgValue>
</operation>

<operation id="2966" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2393 %and_ln55_110 = and i1 %or_ln55_141, i1 %or_ln55_142

]]></Node>
<StgValue><ssdm name="and_ln55_110"/></StgValue>
</operation>

<operation id="2967" st_id="77" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2394 %tmp_523 = fcmp_olt  i64 %p_117, i64 %min_p_237

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="2968" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2395 %and_ln55_111 = and i1 %and_ln55_110, i1 %tmp_523

]]></Node>
<StgValue><ssdm name="and_ln55_111"/></StgValue>
</operation>

<operation id="2969" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2396 %min_p_239 = select i1 %and_ln55_111, i64 %p_117, i64 %min_p_237

]]></Node>
<StgValue><ssdm name="min_p_239"/></StgValue>
</operation>

<operation id="2970" st_id="77" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2427 %tmp_528 = fcmp_olt  i64 %p_118, i64 %min_p_239

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="2971" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2480 %p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179

]]></Node>
<StgValue><ssdm name="p_120"/></StgValue>
</operation>

<operation id="2972" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2481 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_120, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2973" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2974" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="2975" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="2976" st_id="77" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="2977" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2414 %bitcast_ln55_112 = bitcast i64 %p_118

]]></Node>
<StgValue><ssdm name="bitcast_ln55_112"/></StgValue>
</operation>

<operation id="2978" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2415 %tmp_525 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_112, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="2979" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2416 %trunc_ln55_112 = trunc i64 %bitcast_ln55_112

]]></Node>
<StgValue><ssdm name="trunc_ln55_112"/></StgValue>
</operation>

<operation id="2980" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2417 %bitcast_ln55_113 = bitcast i64 %min_p_239

]]></Node>
<StgValue><ssdm name="bitcast_ln55_113"/></StgValue>
</operation>

<operation id="2981" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2418 %tmp_527 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_113, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="2982" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2419 %trunc_ln55_113 = trunc i64 %bitcast_ln55_113

]]></Node>
<StgValue><ssdm name="trunc_ln55_113"/></StgValue>
</operation>

<operation id="2983" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2420 %icmp_ln55_224 = icmp_ne  i11 %tmp_525, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_224"/></StgValue>
</operation>

<operation id="2984" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2421 %icmp_ln55_225 = icmp_eq  i52 %trunc_ln55_112, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_225"/></StgValue>
</operation>

<operation id="2985" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2422 %or_ln55_143 = or i1 %icmp_ln55_225, i1 %icmp_ln55_224

]]></Node>
<StgValue><ssdm name="or_ln55_143"/></StgValue>
</operation>

<operation id="2986" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2423 %icmp_ln55_226 = icmp_ne  i11 %tmp_527, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_226"/></StgValue>
</operation>

<operation id="2987" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2424 %icmp_ln55_227 = icmp_eq  i52 %trunc_ln55_113, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_227"/></StgValue>
</operation>

<operation id="2988" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2425 %or_ln55_144 = or i1 %icmp_ln55_227, i1 %icmp_ln55_226

]]></Node>
<StgValue><ssdm name="or_ln55_144"/></StgValue>
</operation>

<operation id="2989" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2426 %and_ln55_112 = and i1 %or_ln55_143, i1 %or_ln55_144

]]></Node>
<StgValue><ssdm name="and_ln55_112"/></StgValue>
</operation>

<operation id="2990" st_id="78" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2427 %tmp_528 = fcmp_olt  i64 %p_118, i64 %min_p_239

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="2991" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2428 %and_ln55_113 = and i1 %and_ln55_112, i1 %tmp_528

]]></Node>
<StgValue><ssdm name="and_ln55_113"/></StgValue>
</operation>

<operation id="2992" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2429 %min_p_241 = select i1 %and_ln55_113, i64 %p_118, i64 %min_p_239

]]></Node>
<StgValue><ssdm name="min_p_241"/></StgValue>
</operation>

<operation id="2993" st_id="78" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2463 %tmp_533 = fcmp_olt  i64 %p_119, i64 %min_p_241

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="2994" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2516 %p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182

]]></Node>
<StgValue><ssdm name="p_121"/></StgValue>
</operation>

<operation id="2995" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2517 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_121, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2996" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="2997" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="2998" st_id="78" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="2999" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2450 %bitcast_ln55_114 = bitcast i64 %p_119

]]></Node>
<StgValue><ssdm name="bitcast_ln55_114"/></StgValue>
</operation>

<operation id="3000" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2451 %tmp_530 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_114, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="3001" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2452 %trunc_ln55_114 = trunc i64 %bitcast_ln55_114

]]></Node>
<StgValue><ssdm name="trunc_ln55_114"/></StgValue>
</operation>

<operation id="3002" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2453 %bitcast_ln55_115 = bitcast i64 %min_p_241

]]></Node>
<StgValue><ssdm name="bitcast_ln55_115"/></StgValue>
</operation>

<operation id="3003" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2454 %tmp_532 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_115, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="3004" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2455 %trunc_ln55_115 = trunc i64 %bitcast_ln55_115

]]></Node>
<StgValue><ssdm name="trunc_ln55_115"/></StgValue>
</operation>

<operation id="3005" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2456 %icmp_ln55_228 = icmp_ne  i11 %tmp_530, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_228"/></StgValue>
</operation>

<operation id="3006" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2457 %icmp_ln55_229 = icmp_eq  i52 %trunc_ln55_114, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_229"/></StgValue>
</operation>

<operation id="3007" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2458 %or_ln55_145 = or i1 %icmp_ln55_229, i1 %icmp_ln55_228

]]></Node>
<StgValue><ssdm name="or_ln55_145"/></StgValue>
</operation>

<operation id="3008" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2459 %icmp_ln55_230 = icmp_ne  i11 %tmp_532, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_230"/></StgValue>
</operation>

<operation id="3009" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2460 %icmp_ln55_231 = icmp_eq  i52 %trunc_ln55_115, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_231"/></StgValue>
</operation>

<operation id="3010" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2461 %or_ln55_146 = or i1 %icmp_ln55_231, i1 %icmp_ln55_230

]]></Node>
<StgValue><ssdm name="or_ln55_146"/></StgValue>
</operation>

<operation id="3011" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2462 %and_ln55_114 = and i1 %or_ln55_145, i1 %or_ln55_146

]]></Node>
<StgValue><ssdm name="and_ln55_114"/></StgValue>
</operation>

<operation id="3012" st_id="79" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2463 %tmp_533 = fcmp_olt  i64 %p_119, i64 %min_p_241

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="3013" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2464 %and_ln55_115 = and i1 %and_ln55_114, i1 %tmp_533

]]></Node>
<StgValue><ssdm name="and_ln55_115"/></StgValue>
</operation>

<operation id="3014" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2465 %min_p_243 = select i1 %and_ln55_115, i64 %p_119, i64 %min_p_241

]]></Node>
<StgValue><ssdm name="min_p_243"/></StgValue>
</operation>

<operation id="3015" st_id="79" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2496 %tmp_538 = fcmp_olt  i64 %p_120, i64 %min_p_243

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="3016" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2550 %p_122 = dadd i64 %tmp_524, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="p_122"/></StgValue>
</operation>

<operation id="3017" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2551 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_122, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3018" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="3019" st_id="79" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="3020" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2483 %bitcast_ln55_116 = bitcast i64 %p_120

]]></Node>
<StgValue><ssdm name="bitcast_ln55_116"/></StgValue>
</operation>

<operation id="3021" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2484 %tmp_535 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_116, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="3022" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2485 %trunc_ln55_116 = trunc i64 %bitcast_ln55_116

]]></Node>
<StgValue><ssdm name="trunc_ln55_116"/></StgValue>
</operation>

<operation id="3023" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2486 %bitcast_ln55_117 = bitcast i64 %min_p_243

]]></Node>
<StgValue><ssdm name="bitcast_ln55_117"/></StgValue>
</operation>

<operation id="3024" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2487 %tmp_537 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_117, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="3025" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2488 %trunc_ln55_117 = trunc i64 %bitcast_ln55_117

]]></Node>
<StgValue><ssdm name="trunc_ln55_117"/></StgValue>
</operation>

<operation id="3026" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2489 %icmp_ln55_232 = icmp_ne  i11 %tmp_535, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_232"/></StgValue>
</operation>

<operation id="3027" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2490 %icmp_ln55_233 = icmp_eq  i52 %trunc_ln55_116, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_233"/></StgValue>
</operation>

<operation id="3028" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2491 %or_ln55_147 = or i1 %icmp_ln55_233, i1 %icmp_ln55_232

]]></Node>
<StgValue><ssdm name="or_ln55_147"/></StgValue>
</operation>

<operation id="3029" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2492 %icmp_ln55_234 = icmp_ne  i11 %tmp_537, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_234"/></StgValue>
</operation>

<operation id="3030" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2493 %icmp_ln55_235 = icmp_eq  i52 %trunc_ln55_117, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_235"/></StgValue>
</operation>

<operation id="3031" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2494 %or_ln55_148 = or i1 %icmp_ln55_235, i1 %icmp_ln55_234

]]></Node>
<StgValue><ssdm name="or_ln55_148"/></StgValue>
</operation>

<operation id="3032" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2495 %and_ln55_116 = and i1 %or_ln55_147, i1 %or_ln55_148

]]></Node>
<StgValue><ssdm name="and_ln55_116"/></StgValue>
</operation>

<operation id="3033" st_id="80" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2496 %tmp_538 = fcmp_olt  i64 %p_120, i64 %min_p_243

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="3034" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2497 %and_ln55_117 = and i1 %and_ln55_116, i1 %tmp_538

]]></Node>
<StgValue><ssdm name="and_ln55_117"/></StgValue>
</operation>

<operation id="3035" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2498 %min_p_245 = select i1 %and_ln55_117, i64 %p_120, i64 %min_p_243

]]></Node>
<StgValue><ssdm name="min_p_245"/></StgValue>
</operation>

<operation id="3036" st_id="80" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2532 %tmp_542 = fcmp_olt  i64 %p_121, i64 %min_p_245

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="3037" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2587 %p_123 = dadd i64 %tmp_529, i64 %tmp_531

]]></Node>
<StgValue><ssdm name="p_123"/></StgValue>
</operation>

<operation id="3038" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2588 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_123, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3039" st_id="80" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="3040" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2519 %bitcast_ln55_118 = bitcast i64 %p_121

]]></Node>
<StgValue><ssdm name="bitcast_ln55_118"/></StgValue>
</operation>

<operation id="3041" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2520 %tmp_540 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_118, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="3042" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2521 %trunc_ln55_118 = trunc i64 %bitcast_ln55_118

]]></Node>
<StgValue><ssdm name="trunc_ln55_118"/></StgValue>
</operation>

<operation id="3043" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2522 %bitcast_ln55_119 = bitcast i64 %min_p_245

]]></Node>
<StgValue><ssdm name="bitcast_ln55_119"/></StgValue>
</operation>

<operation id="3044" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2523 %tmp_541 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_119, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="3045" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2524 %trunc_ln55_119 = trunc i64 %bitcast_ln55_119

]]></Node>
<StgValue><ssdm name="trunc_ln55_119"/></StgValue>
</operation>

<operation id="3046" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2525 %icmp_ln55_236 = icmp_ne  i11 %tmp_540, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_236"/></StgValue>
</operation>

<operation id="3047" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2526 %icmp_ln55_237 = icmp_eq  i52 %trunc_ln55_118, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_237"/></StgValue>
</operation>

<operation id="3048" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2527 %or_ln55_149 = or i1 %icmp_ln55_237, i1 %icmp_ln55_236

]]></Node>
<StgValue><ssdm name="or_ln55_149"/></StgValue>
</operation>

<operation id="3049" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2528 %icmp_ln55_238 = icmp_ne  i11 %tmp_541, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_238"/></StgValue>
</operation>

<operation id="3050" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2529 %icmp_ln55_239 = icmp_eq  i52 %trunc_ln55_119, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_239"/></StgValue>
</operation>

<operation id="3051" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2530 %or_ln55_150 = or i1 %icmp_ln55_239, i1 %icmp_ln55_238

]]></Node>
<StgValue><ssdm name="or_ln55_150"/></StgValue>
</operation>

<operation id="3052" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2531 %and_ln55_118 = and i1 %or_ln55_149, i1 %or_ln55_150

]]></Node>
<StgValue><ssdm name="and_ln55_118"/></StgValue>
</operation>

<operation id="3053" st_id="81" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2532 %tmp_542 = fcmp_olt  i64 %p_121, i64 %min_p_245

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="3054" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2533 %and_ln55_119 = and i1 %and_ln55_118, i1 %tmp_542

]]></Node>
<StgValue><ssdm name="and_ln55_119"/></StgValue>
</operation>

<operation id="3055" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2534 %min_p_247 = select i1 %and_ln55_119, i64 %p_121, i64 %min_p_245

]]></Node>
<StgValue><ssdm name="min_p_247"/></StgValue>
</operation>

<operation id="3056" st_id="81" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2566 %tmp_545 = fcmp_olt  i64 %p_122, i64 %min_p_247

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="3057" st_id="81" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2621 %p_124 = dadd i64 %tmp_534, i64 %tmp_536

]]></Node>
<StgValue><ssdm name="p_124"/></StgValue>
</operation>

<operation id="3058" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2622 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_124, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="3059" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2553 %bitcast_ln55_120 = bitcast i64 %p_122

]]></Node>
<StgValue><ssdm name="bitcast_ln55_120"/></StgValue>
</operation>

<operation id="3060" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2554 %tmp_543 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_120, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="3061" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2555 %trunc_ln55_120 = trunc i64 %bitcast_ln55_120

]]></Node>
<StgValue><ssdm name="trunc_ln55_120"/></StgValue>
</operation>

<operation id="3062" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2556 %bitcast_ln55_121 = bitcast i64 %min_p_247

]]></Node>
<StgValue><ssdm name="bitcast_ln55_121"/></StgValue>
</operation>

<operation id="3063" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2557 %tmp_544 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_121, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="3064" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2558 %trunc_ln55_121 = trunc i64 %bitcast_ln55_121

]]></Node>
<StgValue><ssdm name="trunc_ln55_121"/></StgValue>
</operation>

<operation id="3065" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2559 %icmp_ln55_240 = icmp_ne  i11 %tmp_543, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_240"/></StgValue>
</operation>

<operation id="3066" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2560 %icmp_ln55_241 = icmp_eq  i52 %trunc_ln55_120, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_241"/></StgValue>
</operation>

<operation id="3067" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2561 %or_ln55_151 = or i1 %icmp_ln55_241, i1 %icmp_ln55_240

]]></Node>
<StgValue><ssdm name="or_ln55_151"/></StgValue>
</operation>

<operation id="3068" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2562 %icmp_ln55_242 = icmp_ne  i11 %tmp_544, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_242"/></StgValue>
</operation>

<operation id="3069" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2563 %icmp_ln55_243 = icmp_eq  i52 %trunc_ln55_121, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_243"/></StgValue>
</operation>

<operation id="3070" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2564 %or_ln55_152 = or i1 %icmp_ln55_243, i1 %icmp_ln55_242

]]></Node>
<StgValue><ssdm name="or_ln55_152"/></StgValue>
</operation>

<operation id="3071" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2565 %and_ln55_120 = and i1 %or_ln55_151, i1 %or_ln55_152

]]></Node>
<StgValue><ssdm name="and_ln55_120"/></StgValue>
</operation>

<operation id="3072" st_id="82" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2566 %tmp_545 = fcmp_olt  i64 %p_122, i64 %min_p_247

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="3073" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2567 %and_ln55_121 = and i1 %and_ln55_120, i1 %tmp_545

]]></Node>
<StgValue><ssdm name="and_ln55_121"/></StgValue>
</operation>

<operation id="3074" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2568 %min_p_249 = select i1 %and_ln55_121, i64 %p_122, i64 %min_p_247

]]></Node>
<StgValue><ssdm name="min_p_249"/></StgValue>
</operation>

<operation id="3075" st_id="82" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2603 %tmp_548 = fcmp_olt  i64 %p_123, i64 %min_p_249

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="3076" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2590 %bitcast_ln55_122 = bitcast i64 %p_123

]]></Node>
<StgValue><ssdm name="bitcast_ln55_122"/></StgValue>
</operation>

<operation id="3077" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2591 %tmp_546 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_122, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="3078" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2592 %trunc_ln55_122 = trunc i64 %bitcast_ln55_122

]]></Node>
<StgValue><ssdm name="trunc_ln55_122"/></StgValue>
</operation>

<operation id="3079" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2593 %bitcast_ln55_123 = bitcast i64 %min_p_249

]]></Node>
<StgValue><ssdm name="bitcast_ln55_123"/></StgValue>
</operation>

<operation id="3080" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2594 %tmp_547 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_123, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="3081" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2595 %trunc_ln55_123 = trunc i64 %bitcast_ln55_123

]]></Node>
<StgValue><ssdm name="trunc_ln55_123"/></StgValue>
</operation>

<operation id="3082" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2596 %icmp_ln55_244 = icmp_ne  i11 %tmp_546, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_244"/></StgValue>
</operation>

<operation id="3083" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2597 %icmp_ln55_245 = icmp_eq  i52 %trunc_ln55_122, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_245"/></StgValue>
</operation>

<operation id="3084" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2598 %or_ln55_153 = or i1 %icmp_ln55_245, i1 %icmp_ln55_244

]]></Node>
<StgValue><ssdm name="or_ln55_153"/></StgValue>
</operation>

<operation id="3085" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2599 %icmp_ln55_246 = icmp_ne  i11 %tmp_547, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_246"/></StgValue>
</operation>

<operation id="3086" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2600 %icmp_ln55_247 = icmp_eq  i52 %trunc_ln55_123, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_247"/></StgValue>
</operation>

<operation id="3087" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2601 %or_ln55_154 = or i1 %icmp_ln55_247, i1 %icmp_ln55_246

]]></Node>
<StgValue><ssdm name="or_ln55_154"/></StgValue>
</operation>

<operation id="3088" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2602 %and_ln55_122 = and i1 %or_ln55_153, i1 %or_ln55_154

]]></Node>
<StgValue><ssdm name="and_ln55_122"/></StgValue>
</operation>

<operation id="3089" st_id="83" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2603 %tmp_548 = fcmp_olt  i64 %p_123, i64 %min_p_249

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="3090" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2604 %and_ln55_123 = and i1 %and_ln55_122, i1 %tmp_548

]]></Node>
<StgValue><ssdm name="and_ln55_123"/></StgValue>
</operation>

<operation id="3091" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2605 %min_p_251 = select i1 %and_ln55_123, i64 %p_123, i64 %min_p_249

]]></Node>
<StgValue><ssdm name="min_p_251"/></StgValue>
</operation>

<operation id="3092" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2624 %bitcast_ln55_124 = bitcast i64 %p_124

]]></Node>
<StgValue><ssdm name="bitcast_ln55_124"/></StgValue>
</operation>

<operation id="3093" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2625 %tmp_549 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_124, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="3094" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2626 %trunc_ln55_124 = trunc i64 %bitcast_ln55_124

]]></Node>
<StgValue><ssdm name="trunc_ln55_124"/></StgValue>
</operation>

<operation id="3095" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2627 %bitcast_ln55_125 = bitcast i64 %min_p_251

]]></Node>
<StgValue><ssdm name="bitcast_ln55_125"/></StgValue>
</operation>

<operation id="3096" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2628 %tmp_550 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_125, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="3097" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2629 %trunc_ln55_125 = trunc i64 %bitcast_ln55_125

]]></Node>
<StgValue><ssdm name="trunc_ln55_125"/></StgValue>
</operation>

<operation id="3098" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2630 %icmp_ln55_248 = icmp_ne  i11 %tmp_549, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_248"/></StgValue>
</operation>

<operation id="3099" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2631 %icmp_ln55_249 = icmp_eq  i52 %trunc_ln55_124, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_249"/></StgValue>
</operation>

<operation id="3100" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body113.249:2633 %icmp_ln55_250 = icmp_ne  i11 %tmp_550, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_250"/></StgValue>
</operation>

<operation id="3101" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body113.249:2634 %icmp_ln55_251 = icmp_eq  i52 %trunc_ln55_125, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_251"/></StgValue>
</operation>

<operation id="3102" st_id="83" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2637 %tmp_551 = fcmp_olt  i64 %p_124, i64 %min_p_251

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="3103" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2292 %select_ln55_103 = select i1 %and_ln55_105, i6 53, i6 52

]]></Node>
<StgValue><ssdm name="select_ln55_103"/></StgValue>
</operation>

<operation id="3104" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2293 %or_ln55_25 = or i1 %and_ln55_105, i1 %and_ln55_103

]]></Node>
<StgValue><ssdm name="or_ln55_25"/></StgValue>
</operation>

<operation id="3105" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2294 %min_s_60 = select i1 %or_ln55_25, i6 %select_ln55_103, i6 %min_s_59

]]></Node>
<StgValue><ssdm name="min_s_60"/></StgValue>
</operation>

<operation id="3106" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2361 %select_ln55_107 = select i1 %and_ln55_109, i6 55, i6 54

]]></Node>
<StgValue><ssdm name="select_ln55_107"/></StgValue>
</operation>

<operation id="3107" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2362 %or_ln55_26 = or i1 %and_ln55_109, i1 %and_ln55_107

]]></Node>
<StgValue><ssdm name="or_ln55_26"/></StgValue>
</operation>

<operation id="3108" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2363 %min_s_61 = select i1 %or_ln55_26, i6 %select_ln55_107, i6 %min_s_60

]]></Node>
<StgValue><ssdm name="min_s_61"/></StgValue>
</operation>

<operation id="3109" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2430 %select_ln55_111 = select i1 %and_ln55_113, i6 57, i6 56

]]></Node>
<StgValue><ssdm name="select_ln55_111"/></StgValue>
</operation>

<operation id="3110" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2431 %or_ln55_27 = or i1 %and_ln55_113, i1 %and_ln55_111

]]></Node>
<StgValue><ssdm name="or_ln55_27"/></StgValue>
</operation>

<operation id="3111" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2432 %min_s_62 = select i1 %or_ln55_27, i6 %select_ln55_111, i6 %min_s_61

]]></Node>
<StgValue><ssdm name="min_s_62"/></StgValue>
</operation>

<operation id="3112" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2499 %select_ln55_115 = select i1 %and_ln55_117, i6 59, i6 58

]]></Node>
<StgValue><ssdm name="select_ln55_115"/></StgValue>
</operation>

<operation id="3113" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2500 %or_ln55_28 = or i1 %and_ln55_117, i1 %and_ln55_115

]]></Node>
<StgValue><ssdm name="or_ln55_28"/></StgValue>
</operation>

<operation id="3114" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2501 %min_s_63 = select i1 %or_ln55_28, i6 %select_ln55_115, i6 %min_s_62

]]></Node>
<StgValue><ssdm name="min_s_63"/></StgValue>
</operation>

<operation id="3115" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2569 %select_ln55_119 = select i1 %and_ln55_121, i6 61, i6 60

]]></Node>
<StgValue><ssdm name="select_ln55_119"/></StgValue>
</operation>

<operation id="3116" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2570 %or_ln55_29 = or i1 %and_ln55_121, i1 %and_ln55_119

]]></Node>
<StgValue><ssdm name="or_ln55_29"/></StgValue>
</operation>

<operation id="3117" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2571 %min_s_64 = select i1 %or_ln55_29, i6 %select_ln55_119, i6 %min_s_63

]]></Node>
<StgValue><ssdm name="min_s_64"/></StgValue>
</operation>

<operation id="3118" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2632 %or_ln55_155 = or i1 %icmp_ln55_249, i1 %icmp_ln55_248

]]></Node>
<StgValue><ssdm name="or_ln55_155"/></StgValue>
</operation>

<operation id="3119" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2635 %or_ln55_156 = or i1 %icmp_ln55_251, i1 %icmp_ln55_250

]]></Node>
<StgValue><ssdm name="or_ln55_156"/></StgValue>
</operation>

<operation id="3120" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2636 %and_ln55_124 = and i1 %or_ln55_155, i1 %or_ln55_156

]]></Node>
<StgValue><ssdm name="and_ln55_124"/></StgValue>
</operation>

<operation id="3121" st_id="84" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body113.249:2637 %tmp_551 = fcmp_olt  i64 %p_124, i64 %min_p_251

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="3122" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2638 %and_ln55_125 = and i1 %and_ln55_124, i1 %tmp_551

]]></Node>
<StgValue><ssdm name="and_ln55_125"/></StgValue>
</operation>

<operation id="3123" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2639 %select_ln55_122 = select i1 %and_ln55_125, i6 63, i6 62

]]></Node>
<StgValue><ssdm name="select_ln55_122"/></StgValue>
</operation>

<operation id="3124" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body113.249:2640 %or_ln55_30 = or i1 %and_ln55_125, i1 %and_ln55_123

]]></Node>
<StgValue><ssdm name="or_ln55_30"/></StgValue>
</operation>

<operation id="3125" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2641 %min_s_65 = select i1 %or_ln55_30, i6 %select_ln55_122, i6 %min_s_64

]]></Node>
<StgValue><ssdm name="min_s_65"/></StgValue>
</operation>

<operation id="3126" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body113.249:2643 %shl_ln3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_30, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="3127" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body113.249:2646 %zext_ln60 = zext i4 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="3128" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2647 %shl_ln60 = shl i16 255, i16 %zext_ln60

]]></Node>
<StgValue><ssdm name="shl_ln60"/></StgValue>
</operation>

<operation id="3129" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2648 %xor_ln60 = xor i16 %shl_ln60, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln60"/></StgValue>
</operation>

<operation id="3130" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2649 %and_ln60 = and i16 %path_load_1, i16 %xor_ln60

]]></Node>
<StgValue><ssdm name="and_ln60"/></StgValue>
</operation>

<operation id="3131" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body113.249:2650 %zext_ln60_1 = zext i6 %min_s_65

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="3132" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2651 %shl_ln60_1 = shl i16 %zext_ln60_1, i16 %zext_ln60

]]></Node>
<StgValue><ssdm name="shl_ln60_1"/></StgValue>
</operation>

<operation id="3133" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body113.249:2652 %or_ln60 = or i16 %and_ln60, i16 %shl_ln60_1

]]></Node>
<StgValue><ssdm name="or_ln60"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="3134" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2 %specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_117

]]></Node>
<StgValue><ssdm name="specpipeline_ln3"/></StgValue>
</operation>

<operation id="3135" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:3 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_128

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="3136" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:4 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="3137" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:313 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="3138" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:314 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="3139" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:334 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="3140" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:352 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="3141" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:372 %rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend66"/></StgValue>
</operation>

<operation id="3142" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:389 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="3143" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:409 %rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend32"/></StgValue>
</operation>

<operation id="3144" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:430 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="3145" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:450 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="3146" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:467 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="3147" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:487 %rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend78"/></StgValue>
</operation>

<operation id="3148" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:507 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="3149" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:527 %rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend100"/></StgValue>
</operation>

<operation id="3150" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:544 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="3151" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:564 %rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend122"/></StgValue>
</operation>

<operation id="3152" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:585 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="3153" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:605 %rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend144"/></StgValue>
</operation>

<operation id="3154" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:622 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="3155" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:642 %rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend150"/></StgValue>
</operation>

<operation id="3156" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:662 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="3157" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:682 %rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend152"/></StgValue>
</operation>

<operation id="3158" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:699 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="3159" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:719 %rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend154"/></StgValue>
</operation>

<operation id="3160" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:739 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="3161" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:759 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="3162" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:776 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="3163" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:802 %rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend36"/></StgValue>
</operation>

<operation id="3164" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:822 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="3165" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:848 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="3166" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:865 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="3167" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:891 %rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="3168" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:912 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="3169" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:928 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="3170" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:945 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="3171" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:961 %rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend44"/></StgValue>
</operation>

<operation id="3172" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:981 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="3173" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:997 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="3174" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1014 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="3175" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1030 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="3176" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1050 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="3177" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1066 %rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend50"/></StgValue>
</operation>

<operation id="3178" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1083 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="3179" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1099 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="3180" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1119 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="3181" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1135 %rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend56"/></StgValue>
</operation>

<operation id="3182" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1152 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="3183" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1168 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="3184" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1188 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="3185" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1204 %rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend60"/></StgValue>
</operation>

<operation id="3186" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1221 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="3187" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1237 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="3188" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1257 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="3189" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1273 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="3190" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1290 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="3191" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1306 %rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend68"/></StgValue>
</operation>

<operation id="3192" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1326 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="3193" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1342 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="3194" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1359 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="3195" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1388 %rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend72"/></StgValue>
</operation>

<operation id="3196" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1408 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="3197" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1437 %rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend74"/></StgValue>
</operation>

<operation id="3198" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1454 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="3199" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1483 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="3200" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1504 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="3201" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1522 %rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend80"/></StgValue>
</operation>

<operation id="3202" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1539 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="3203" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1557 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="3204" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1577 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="3205" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1595 %rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="3206" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1612 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="3207" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1630 %rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend86"/></StgValue>
</operation>

<operation id="3208" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1650 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="3209" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1668 %rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend88"/></StgValue>
</operation>

<operation id="3210" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1685 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="3211" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1703 %rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend90"/></StgValue>
</operation>

<operation id="3212" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1723 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="3213" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1741 %rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend92"/></StgValue>
</operation>

<operation id="3214" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1758 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="3215" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1776 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="3216" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1796 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="3217" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1814 %rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend96"/></StgValue>
</operation>

<operation id="3218" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1831 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="3219" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1849 %rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend98"/></StgValue>
</operation>

<operation id="3220" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1869 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="3221" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1887 %rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend102"/></StgValue>
</operation>

<operation id="3222" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1904 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="3223" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1922 %rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="3224" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1942 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="3225" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1960 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="3226" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:1977 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="3227" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:1995 %rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend108"/></StgValue>
</operation>

<operation id="3228" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2015 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="3229" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2033 %rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend110"/></StgValue>
</operation>

<operation id="3230" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2050 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="3231" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2068 %rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend112"/></StgValue>
</operation>

<operation id="3232" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2088 %rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin85"/></StgValue>
</operation>

<operation id="3233" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2104 %rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin85

]]></Node>
<StgValue><ssdm name="rend114"/></StgValue>
</operation>

<operation id="3234" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2121 %rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin86"/></StgValue>
</operation>

<operation id="3235" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2137 %rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin86

]]></Node>
<StgValue><ssdm name="rend116"/></StgValue>
</operation>

<operation id="3236" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2157 %rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin87"/></StgValue>
</operation>

<operation id="3237" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2173 %rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin87

]]></Node>
<StgValue><ssdm name="rend118"/></StgValue>
</operation>

<operation id="3238" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2190 %rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin88"/></StgValue>
</operation>

<operation id="3239" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2206 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin88

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="3240" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2226 %rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin89"/></StgValue>
</operation>

<operation id="3241" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2242 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin89

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="3242" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2259 %rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin90"/></StgValue>
</operation>

<operation id="3243" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2275 %rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin90

]]></Node>
<StgValue><ssdm name="rend126"/></StgValue>
</operation>

<operation id="3244" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2295 %rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin91"/></StgValue>
</operation>

<operation id="3245" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2311 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin91

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="3246" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2328 %rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin92"/></StgValue>
</operation>

<operation id="3247" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2344 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin92

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="3248" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2364 %rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin93"/></StgValue>
</operation>

<operation id="3249" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2380 %rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin93

]]></Node>
<StgValue><ssdm name="rend132"/></StgValue>
</operation>

<operation id="3250" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2397 %rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133

]]></Node>
<StgValue><ssdm name="rbegin94"/></StgValue>
</operation>

<operation id="3251" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2413 %rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin94

]]></Node>
<StgValue><ssdm name="rend134"/></StgValue>
</operation>

<operation id="3252" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2433 %rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin95"/></StgValue>
</operation>

<operation id="3253" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2449 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin95

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="3254" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2466 %rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin96"/></StgValue>
</operation>

<operation id="3255" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2482 %rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin96

]]></Node>
<StgValue><ssdm name="rend138"/></StgValue>
</operation>

<operation id="3256" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2502 %rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin97"/></StgValue>
</operation>

<operation id="3257" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2518 %rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin97

]]></Node>
<StgValue><ssdm name="rend140"/></StgValue>
</operation>

<operation id="3258" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2535 %rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin98"/></StgValue>
</operation>

<operation id="3259" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2552 %rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin98

]]></Node>
<StgValue><ssdm name="rend142"/></StgValue>
</operation>

<operation id="3260" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2572 %rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin99"/></StgValue>
</operation>

<operation id="3261" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2589 %rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin99

]]></Node>
<StgValue><ssdm name="rend146"/></StgValue>
</operation>

<operation id="3262" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2606 %rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin100"/></StgValue>
</operation>

<operation id="3263" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body113.249:2623 %rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin100

]]></Node>
<StgValue><ssdm name="rend148"/></StgValue>
</operation>

<operation id="3264" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2653 %store_ln60 = store i16 %or_ln60, i7 %path_addr_1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="3265" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2654 %store_ln60 = store i16 %or_ln60, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="3266" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.body113.249:2658 %br_ln50 = br void %for.body113

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
