##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 22
Clock: ADC_intClock           | N/A                   | Target: 2.00 MHz   | 
Clock: ADC_intClock(FFB)      | N/A                   | Target: 2.00 MHz   | 
Clock: Clk_Counter            | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_Counter(FFB)       | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_I2S/q              | Frequency: 52.62 MHz  | Target: 6.14 MHz   | 
Clock: CodecI2CM_SCBCLK       | N/A                   | Target: 8.00 MHz   | 
Clock: CodecI2CM_SCBCLK(FFB)  | N/A                   | Target: 8.00 MHz   | 
Clock: CyECO                  | N/A                   | Target: 17.20 MHz  | 
Clock: CyHFCLK                | Frequency: 55.72 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK                | N/A                   | Target: 0.03 MHz   | 
Clock: CyPLL0                 | N/A                   | Target: 24.58 MHz  | 
Clock: CyPLL1                 | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted1              | N/A                   | Target: 48.00 MHz  | 
Clock: CyRouted2              | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted3              | N/A                   | Target: 24.58 MHz  | 
Clock: CySYSCLK               | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                  | N/A                   | Target: 0.03 MHz   | 
Clock: Net_3641/q             | N/A                   | Target: 12.29 MHz  | 
Clock: UART_SCBCLK            | N/A                   | Target: 1.37 MHz   | 
Clock: UART_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           143755      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2887        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -3494         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_BCLK(0)_PAD    42286         Clk_I2S/q:R       
Codec_DACDAT(0)_PAD  41902         Clk_I2S/q:R       
Codec_LRC(0)_PAD     41641         Clk_I2S/q:R       
Codec_MCLK(0)_PAD    32138         Net_3641/q:R      
Codec_MCLK(0)_PAD    32138         Net_3641/q:F      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 52.62 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 143755p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     183753

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                       20766
-------------------------------------   ----- 
End-of-path arrival time (ps)           39998
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  19232  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  28512  143755  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      2294  30807  143755  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  34157  143755  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5842  39998  143755  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         4084  20993  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.72 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 143755p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     183753

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                       20766
-------------------------------------   ----- 
End-of-path arrival time (ps)           39998
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  19232  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  28512  143755  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      2294  30807  143755  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  34157  143755  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5842  39998  143755  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         4084  20993  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4123p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4123  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2610   5190   4123  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 7181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell4      2582   6432   7181  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell4      3350   9782   7181  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2300  12082   7181  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 13992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  13992  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   3261   4741  13992  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 14010p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  13992  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   3243   4723  14010  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 14335p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  14335  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   2919   4399  14335  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 143755p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     183753

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                       20766
-------------------------------------   ----- 
End-of-path arrival time (ps)           39998
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  19232  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  28512  143755  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      2294  30807  143755  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  34157  143755  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5842  39998  143755  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         4084  20993  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 144445p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185172

Launch Clock Arrival Time                       0
+ Clock path delay                      22412
+ Data path delay                       18316
-------------------------------------   ----- 
End-of-path arrival time (ps)           40728
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5503  22412  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  31692  144445  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2823  34515  144445  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  37865  144445  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2863  40728  144445  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         5503  22412  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 146273p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21537
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180788

Launch Clock Arrival Time                       0
+ Clock path delay                      22412
+ Data path delay                       12103
-------------------------------------   ----- 
End-of-path arrival time (ps)           34515
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5503  22412  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  31692  144445  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell24     2823  34515  146273  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4628  21537  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 147676p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                       11574
-------------------------------------   ----- 
End-of-path arrival time (ps)           30807
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  19232  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  28512  143755  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell11     2294  30807  147676  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2323  19232  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 148808p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     175023

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        6056
-------------------------------------   ----- 
End-of-path arrival time (ps)           26215
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14     1250  21410  147795  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   4806  26215  148808  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  19232  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 149012p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     175023

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5851
-------------------------------------   ----- 
End-of-path arrival time (ps)           26011
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15     1250  21410  147998  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   4601  26011  149012  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  19232  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 149347p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     175023

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5516
-------------------------------------   ----- 
End-of-path arrival time (ps)           25676
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16     1250  21410  148878  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   4266  25676  149347  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  19232  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 149402p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                       11608
-------------------------------------   ----- 
End-of-path arrival time (ps)           30841
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  19232  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  27922  149402  RISE       1
Net_4031_0/main_6                    macrocell18     2918  30841  149402  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4084  20993  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 151140p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                       10338
-------------------------------------   ----- 
End-of-path arrival time (ps)           29570
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  21342  151140  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell26   8228  29570  151140  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4550  21459  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 151294p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7956
-------------------------------------   ----- 
End-of-path arrival time (ps)           27189
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  21342  151140  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell12   5846  27189  151294  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 151476p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5547
-------------------------------------   ----- 
End-of-path arrival time (ps)           27007
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4550  21459  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  22939  151476  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell12   4067  27007  151476  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 151610p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     178653

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5583
-------------------------------------   ----- 
End-of-path arrival time (ps)           27043
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4550  21459  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  22939  151476  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    4103  27043  151610  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 151669p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        9808
-------------------------------------   ----- 
End-of-path arrival time (ps)           29041
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  21342  151140  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell20   7698  29041  151669  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 151669p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        9808
-------------------------------------   ----- 
End-of-path arrival time (ps)           29041
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  21342  151140  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell21   7698  29041  151669  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 151675p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5349
-------------------------------------   ----- 
End-of-path arrival time (ps)           26808
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4550  21459  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  22939  151675  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell11   3869  26808  151675  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2323  19232  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 151693p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5330
-------------------------------------   ----- 
End-of-path arrival time (ps)           26790
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4550  21459  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  22939  151675  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell12   3850  26790  151693  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 151717p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        6607
-------------------------------------   ----- 
End-of-path arrival time (ps)           26766
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14   1250  21410  147795  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell11   5357  26766  151717  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2323  19232  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 151717p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        6607
-------------------------------------   ----- 
End-of-path arrival time (ps)           26766
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell14   1250  21410  147795  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell13   5357  26766  151717  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 151919p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        6404
-------------------------------------   ----- 
End-of-path arrival time (ps)           26564
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15   1250  21410  147998  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell11   5154  26564  151919  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2323  19232  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 151919p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        6404
-------------------------------------   ----- 
End-of-path arrival time (ps)           26564
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell15   1250  21410  147998  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell13   5154  26564  151919  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152015p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        8996
-------------------------------------   ----- 
End-of-path arrival time (ps)           28228
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  21342  151140  RISE       1
Net_4031_0/main_0              macrocell18   6886  28228  152015  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4084  20993  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 152572p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        8439
-------------------------------------   ----- 
End-of-path arrival time (ps)           27671
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  21342  151140  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell25   6329  27671  152572  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152738p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7440
-------------------------------------   ----- 
End-of-path arrival time (ps)           26672
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  21342  151140  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell14   5330  26672  152738  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152738p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7440
-------------------------------------   ----- 
End-of-path arrival time (ps)           26672
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  21342  151140  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell16   5330  26672  152738  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 152799p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5524
-------------------------------------   ----- 
End-of-path arrival time (ps)           25684
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16   1250  21410  148878  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell11   4274  25684  152799  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2323  19232  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 152799p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5524
-------------------------------------   ----- 
End-of-path arrival time (ps)           25684
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell16   1250  21410  148878  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell13   4274  25684  152799  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153059p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7118
-------------------------------------   ----- 
End-of-path arrival time (ps)           26351
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  21342  153059  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell14   5008  26351  153059  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153059p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7118
-------------------------------------   ----- 
End-of-path arrival time (ps)           26351
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  21342  153059  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell16   5008  26351  153059  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153158p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        8319
-------------------------------------   ----- 
End-of-path arrival time (ps)           27552
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  21342  153059  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell20   6209  27552  153158  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153158p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        8319
-------------------------------------   ----- 
End-of-path arrival time (ps)           27552
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  21342  153059  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell21   6209  27552  153158  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153158p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        8319
-------------------------------------   ----- 
End-of-path arrival time (ps)           27552
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  21342  153059  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell22   6209  27552  153158  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153201p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6976
-------------------------------------   ----- 
End-of-path arrival time (ps)           26209
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  21342  153201  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell14   4866  26209  153201  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153201p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6976
-------------------------------------   ----- 
End-of-path arrival time (ps)           26209
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  21342  153201  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell16   4866  26209  153201  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153291p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      21537
+ Data path delay                        5415
-------------------------------------   ----- 
End-of-path arrival time (ps)           26952
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4628  21537  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell24   1250  22787  153291  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell25   4165  26952  153291  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153455p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        8023
-------------------------------------   ----- 
End-of-path arrival time (ps)           27255
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  21342  153201  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell26   5913  27255  153455  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4550  21459  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153514p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5737
-------------------------------------   ----- 
End-of-path arrival time (ps)           25896
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21410  147795  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell14   4487  25896  153514  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153514p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5737
-------------------------------------   ----- 
End-of-path arrival time (ps)           25896
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21410  147795  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell16   4487  25896  153514  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153633p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6544
-------------------------------------   ----- 
End-of-path arrival time (ps)           25777
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  21342  153059  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell15   4434  25777  153633  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153684p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6494
-------------------------------------   ----- 
End-of-path arrival time (ps)           25726
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  21342  151140  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell15   4384  25726  153684  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153696p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7781
-------------------------------------   ----- 
End-of-path arrival time (ps)           27014
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  21342  153059  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell26   5671  27014  153696  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4550  21459  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153753p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6424
-------------------------------------   ----- 
End-of-path arrival time (ps)           25657
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  21342  153201  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell15   4314  25657  153753  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153783p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6394
-------------------------------------   ----- 
End-of-path arrival time (ps)           25627
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  20482  153783  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell15   5144  25627  153783  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 153824p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21537
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180788

Launch Clock Arrival Time                       0
+ Clock path delay                      22412
+ Data path delay                        4552
-------------------------------------   ----- 
End-of-path arrival time (ps)           26964
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5503  22412  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell19   1250  23662  151996  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell24   3302  26964  153824  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4628  21537  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153833p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5417
-------------------------------------   ----- 
End-of-path arrival time (ps)           25576
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21410  148878  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell14   4167  25576  153833  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153833p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5417
-------------------------------------   ----- 
End-of-path arrival time (ps)           25576
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21410  148878  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell16   4167  25576  153833  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153984p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7493
-------------------------------------   ----- 
End-of-path arrival time (ps)           26726
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  21342  153201  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell20   5383  26726  153984  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153984p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7493
-------------------------------------   ----- 
End-of-path arrival time (ps)           26726
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  21342  153201  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell22   5383  26726  153984  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153992p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5259
-------------------------------------   ----- 
End-of-path arrival time (ps)           26718
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4550  21459  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell26   1250  22709  153992  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell26   4009  26718  153992  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4550  21459  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154005p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7005
-------------------------------------   ----- 
End-of-path arrival time (ps)           26238
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  21342  153059  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell25   4895  26238  154005  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154036p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5215
-------------------------------------   ----- 
End-of-path arrival time (ps)           26674
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  22709  154036  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell20   3965  26674  154036  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154036p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5215
-------------------------------------   ----- 
End-of-path arrival time (ps)           26674
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  22709  154036  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell21   3965  26674  154036  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154036p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5215
-------------------------------------   ----- 
End-of-path arrival time (ps)           26674
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  22709  154036  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell22   3965  26674  154036  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154079p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5172
-------------------------------------   ----- 
End-of-path arrival time (ps)           25331
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21410  147795  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell15   3922  25331  154079  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 154079p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        5172
-------------------------------------   ----- 
End-of-path arrival time (ps)           25331
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell14   1250  21410  147795  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell17   3922  25331  154079  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3250  20160  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154181p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5069
-------------------------------------   ----- 
End-of-path arrival time (ps)           24302
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  21342  154181  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell12   2959  24302  154181  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154192p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5058
-------------------------------------   ----- 
End-of-path arrival time (ps)           24290
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  21342  154181  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell13   2948  24290  154192  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154221p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5029
-------------------------------------   ----- 
End-of-path arrival time (ps)           26488
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  22709  154221  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell20   3779  26488  154221  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154221p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5029
-------------------------------------   ----- 
End-of-path arrival time (ps)           26488
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  22709  154221  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell21   3779  26488  154221  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154221p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5029
-------------------------------------   ----- 
End-of-path arrival time (ps)           26488
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  22709  154221  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell22   3779  26488  154221  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 154240p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      20993
+ Data path delay                        5477
-------------------------------------   ----- 
End-of-path arrival time (ps)           26470
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         4084  20993  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  23573  154240  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell7     2897  26470  154240  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell7           4550  21459  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154265p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5913
-------------------------------------   ----- 
End-of-path arrival time (ps)           25145
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  21342  154181  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell14   3803  25145  154265  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154265p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5913
-------------------------------------   ----- 
End-of-path arrival time (ps)           25145
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  21342  154181  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell16   3803  25145  154265  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154312p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4472
-------------------------------------   ----- 
End-of-path arrival time (ps)           25932
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4550  21459  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  22939  151476  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell25   2992  25932  154312  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154345p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5833
-------------------------------------   ----- 
End-of-path arrival time (ps)           25065
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  20482  153783  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell14   4583  25065  154345  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154345p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5833
-------------------------------------   ----- 
End-of-path arrival time (ps)           25065
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  20482  153783  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell16   4583  25065  154345  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 154346p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      20993
+ Data path delay                        4904
-------------------------------------   ----- 
End-of-path arrival time (ps)           25897
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         4084  20993  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  23573  154346  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell6     2324  25897  154346  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell6           4084  20993  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154383p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        4867
-------------------------------------   ----- 
End-of-path arrival time (ps)           25027
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21410  148878  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell15   3617  25027  154383  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 154383p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        4867
-------------------------------------   ----- 
End-of-path arrival time (ps)           25027
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell16   1250  21410  148878  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell17   3617  25027  154383  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3250  20160  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 154384p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21537
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180788

Launch Clock Arrival Time                       0
+ Clock path delay                      21537
+ Data path delay                        4867
-------------------------------------   ----- 
End-of-path arrival time (ps)           26404
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4628  21537  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell24   1250  22787  153291  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell24   3617  26404  154384  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4628  21537  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154405p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      21537
+ Data path delay                        4301
-------------------------------------   ----- 
End-of-path arrival time (ps)           25839
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             4628  21537  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  23017  154405  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell25   2821  25839  154405  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154430p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        7048
-------------------------------------   ----- 
End-of-path arrival time (ps)           26280
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  21342  154430  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell26   4938  26280  154430  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4550  21459  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154475p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4775
-------------------------------------   ----- 
End-of-path arrival time (ps)           24008
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  21342  153201  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell12   2665  24008  154475  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154494p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4756
-------------------------------------   ----- 
End-of-path arrival time (ps)           23989
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  21342  154494  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell12   2646  23989  154494  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154496p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4754
-------------------------------------   ----- 
End-of-path arrival time (ps)           23987
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  21342  154496  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell12   2644  23987  154496  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154499p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4752
-------------------------------------   ----- 
End-of-path arrival time (ps)           23984
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  21342  153059  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell12   2642  23984  154499  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154504p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5674
-------------------------------------   ----- 
End-of-path arrival time (ps)           24906
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  21342  154494  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell15   3564  24906  154504  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154507p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5670
-------------------------------------   ----- 
End-of-path arrival time (ps)           24903
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  21342  154181  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell15   3560  24903  154507  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154524p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5654
-------------------------------------   ----- 
End-of-path arrival time (ps)           24886
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  21342  154494  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell14   3544  24886  154524  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154524p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5654
-------------------------------------   ----- 
End-of-path arrival time (ps)           24886
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  21342  154494  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell16   3544  24886  154524  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154559p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5618
-------------------------------------   ----- 
End-of-path arrival time (ps)           24851
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  21342  154496  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell14   3508  24851  154559  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154559p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5618
-------------------------------------   ----- 
End-of-path arrival time (ps)           24851
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  21342  154496  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell16   3508  24851  154559  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154563p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6914
-------------------------------------   ----- 
End-of-path arrival time (ps)           26147
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  21342  154494  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell20   4804  26147  154563  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154563p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6914
-------------------------------------   ----- 
End-of-path arrival time (ps)           26147
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  21342  154494  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell21   4804  26147  154563  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154563p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6914
-------------------------------------   ----- 
End-of-path arrival time (ps)           26147
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  21342  154494  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell22   4804  26147  154563  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154569p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6442
-------------------------------------   ----- 
End-of-path arrival time (ps)           25674
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  21342  153059  RISE       1
Net_4031_0/main_2              macrocell18   4332  25674  154569  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4084  20993  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154573p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6905
-------------------------------------   ----- 
End-of-path arrival time (ps)           26137
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  21342  154494  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell26   4795  26137  154573  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4550  21459  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154639p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4612
-------------------------------------   ----- 
End-of-path arrival time (ps)           26071
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  22709  154639  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell20   3362  26071  154639  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154639p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4612
-------------------------------------   ----- 
End-of-path arrival time (ps)           26071
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  22709  154639  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell21   3362  26071  154639  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154639p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4612
-------------------------------------   ----- 
End-of-path arrival time (ps)           26071
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  22709  154639  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell22   3362  26071  154639  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154666p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5512
-------------------------------------   ----- 
End-of-path arrival time (ps)           24744
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  21342  154496  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell15   3402  24744  154666  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154691p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6787
-------------------------------------   ----- 
End-of-path arrival time (ps)           26019
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  21342  154496  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell20   4677  26019  154691  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154691p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6787
-------------------------------------   ----- 
End-of-path arrival time (ps)           26019
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  21342  154496  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell21   4677  26019  154691  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154691p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6787
-------------------------------------   ----- 
End-of-path arrival time (ps)           26019
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  21342  154496  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell22   4677  26019  154691  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154701p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6776
-------------------------------------   ----- 
End-of-path arrival time (ps)           26008
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  21342  154496  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell26   4666  26008  154701  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4550  21459  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154785p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     182002

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5758
-------------------------------------   ----- 
End-of-path arrival time (ps)           27217
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell21     1250  22709  154036  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   4508  27217  154785  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5503  22412  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154819p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4431
-------------------------------------   ----- 
End-of-path arrival time (ps)           23664
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  21342  154430  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell12   2321  23664  154819  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 154837p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21537
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180788

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4491
-------------------------------------   ----- 
End-of-path arrival time (ps)           25950
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4550  21459  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  22939  151476  RISE       1
\I2S:bI2S:reset\/main_0            macrocell9    3011  25950  154837  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4628  21537  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154842p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6169
-------------------------------------   ----- 
End-of-path arrival time (ps)           25401
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  21342  154181  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell25   4059  25401  154842  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 154853p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        6158
-------------------------------------   ----- 
End-of-path arrival time (ps)           25390
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  21342  154181  RISE       1
I2S_LRCLK/main_1               macrocell10   4048  25390  154853  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          4084  20993  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 154890p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21537
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180788

Launch Clock Arrival Time                       0
+ Clock path delay                      20993
+ Data path delay                        4905
-------------------------------------   ----- 
End-of-path arrival time (ps)           25898
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         4084  20993  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  23573  154890  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell8     2325  25898  154890  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell8           4628  21537  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154968p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     182002

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5575
-------------------------------------   ----- 
End-of-path arrival time (ps)           27035
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell22     1250  22709  154221  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   4325  27035  154968  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5503  22412  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 154973p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21537
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180788

Launch Clock Arrival Time                       0
+ Clock path delay                      21537
+ Data path delay                        4278
-------------------------------------   ----- 
End-of-path arrival time (ps)           25815
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             4628  21537  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  23017  154405  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell24   2798  25815  154973  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4628  21537  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154979p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     182002

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5564
-------------------------------------   ----- 
End-of-path arrival time (ps)           27023
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell20     1250  22709  154639  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   4314  27023  154979  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5503  22412  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155093p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      20993
+ Data path delay                        4624
-------------------------------------   ----- 
End-of-path arrival time (ps)           25616
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  22243  155093  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell20   3374  25616  155093  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155093p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      20993
+ Data path delay                        4624
-------------------------------------   ----- 
End-of-path arrival time (ps)           25616
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  22243  155093  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell21   3374  25616  155093  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155093p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21459
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180710

Launch Clock Arrival Time                       0
+ Clock path delay                      20993
+ Data path delay                        4624
-------------------------------------   ----- 
End-of-path arrival time (ps)           25616
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  22243  155093  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell22   3374  25616  155093  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 155154p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      21537
+ Data path delay                        3552
-------------------------------------   ----- 
End-of-path arrival time (ps)           25089
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4628  21537  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell9    1250  22787  155154  RISE       1
I2S_LRCLK/main_0    macrocell10   2302  25089  155154  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          4084  20993  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155157p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5853
-------------------------------------   ----- 
End-of-path arrival time (ps)           25086
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  21342  154494  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell25   3743  25086  155157  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155168p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5843
-------------------------------------   ----- 
End-of-path arrival time (ps)           25075
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  21342  154494  RISE       1
Net_4031_0/main_4              macrocell18   3733  25075  155168  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4084  20993  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 155181p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181662

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5021
-------------------------------------   ----- 
End-of-path arrival time (ps)           26481
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  22709  154639  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell19   3771  26481  155181  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5503  22412  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 155181p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181662

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        5021
-------------------------------------   ----- 
End-of-path arrival time (ps)           26481
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  22709  154639  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell23   3771  26481  155181  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5503  22412  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155190p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4060
-------------------------------------   ----- 
End-of-path arrival time (ps)           23293
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell12   1250  20482  153783  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell13   2810  23293  155190  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155210p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4041
-------------------------------------   ----- 
End-of-path arrival time (ps)           23273
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell12   1250  20482  153783  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell12   2791  23273  155210  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           23272
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2323  19232  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell11   1250  20482  155211  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell11   2789  23272  155211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2323  19232  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155214p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4037
-------------------------------------   ----- 
End-of-path arrival time (ps)           23269
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2323  19232  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell11   1250  20482  155211  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell12   2787  23269  155214  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2323  19232  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155217p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        4034
-------------------------------------   ----- 
End-of-path arrival time (ps)           24193
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21410  147998  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell14   2784  24193  155217  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155217p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        4034
-------------------------------------   ----- 
End-of-path arrival time (ps)           24193
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21410  147998  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell16   2784  24193  155217  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155227p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        4023
-------------------------------------   ----- 
End-of-path arrival time (ps)           24183
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21410  147998  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell15   2773  24183  155227  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155227p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        4023
-------------------------------------   ----- 
End-of-path arrival time (ps)           24183
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell15   1250  21410  147998  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell17   2773  24183  155227  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3250  20160  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155289p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5722
-------------------------------------   ----- 
End-of-path arrival time (ps)           24955
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  21342  154496  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell25   3612  24955  155289  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155301p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5710
-------------------------------------   ----- 
End-of-path arrival time (ps)           24942
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  21342  154496  RISE       1
Net_4031_0/main_3              macrocell18   3600  24942  155301  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4084  20993  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155309p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5701
-------------------------------------   ----- 
End-of-path arrival time (ps)           24934
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  21342  153201  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell25   3591  24934  155309  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155329p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     181522

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4733
-------------------------------------   ----- 
End-of-path arrival time (ps)           26193
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          4550  21459  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell26     1250  22709  153992  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   3483  26193  155329  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5503  22412  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155391p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      20993
+ Data path delay                        3859
-------------------------------------   ----- 
End-of-path arrival time (ps)           24852
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell25   1250  22243  155093  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell25   2609  24852  155391  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155478p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5532
-------------------------------------   ----- 
End-of-path arrival time (ps)           24765
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  21342  153201  RISE       1
Net_4031_0/main_1              macrocell18   3422  24765  155478  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4084  20993  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155479p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5532
-------------------------------------   ----- 
End-of-path arrival time (ps)           24765
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  21342  154430  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell25   3422  24765  155479  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4084  20993  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155492p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        5519
-------------------------------------   ----- 
End-of-path arrival time (ps)           24751
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  21342  154430  RISE       1
Net_4031_0/main_5              macrocell18   3409  24751  155492  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4084  20993  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155546p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4632
-------------------------------------   ----- 
End-of-path arrival time (ps)           23864
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  20482  155546  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell15   3382  23864  155546  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3250  20160  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 155557p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181662

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4645
-------------------------------------   ----- 
End-of-path arrival time (ps)           26105
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  22709  154221  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell19   3395  26105  155557  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5503  22412  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 155557p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181662

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4645
-------------------------------------   ----- 
End-of-path arrival time (ps)           26105
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  22709  154221  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell23   3395  26105  155557  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5503  22412  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155562p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4615
-------------------------------------   ----- 
End-of-path arrival time (ps)           23848
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  20482  155546  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell14   3365  23848  155562  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3250  20160  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155562p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20160
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179410

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        4615
-------------------------------------   ----- 
End-of-path arrival time (ps)           23848
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  20482  155546  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell16   3365  23848  155562  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3250  20160  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155697p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178483

Launch Clock Arrival Time                       0
+ Clock path delay                      19232
+ Data path delay                        3553
-------------------------------------   ----- 
End-of-path arrival time (ps)           22786
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell13   1250  20482  155546  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell13   2303  22786  155697  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2323  19232  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155701p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20993
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180243

Launch Clock Arrival Time                       0
+ Clock path delay                      20993
+ Data path delay                        3549
-------------------------------------   ----- 
End-of-path arrival time (ps)           24542
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4084  20993  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell18   1250  22243  155701  RISE       1
Net_4031_0/main_7  macrocell18   2299  24542  155701  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          4084  20993  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 155774p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181662

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4429
-------------------------------------   ----- 
End-of-path arrival time (ps)           25888
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  22709  154036  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell19   3179  25888  155774  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5503  22412  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 155774p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181662

Launch Clock Arrival Time                       0
+ Clock path delay                      21459
+ Data path delay                        4429
-------------------------------------   ----- 
End-of-path arrival time (ps)           25888
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          4550  21459  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  22709  154036  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell23   3179  25888  155774  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5503  22412  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 157677p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19232
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     181993

Launch Clock Arrival Time                       0
+ Clock path delay                      20160
+ Data path delay                        4157
-------------------------------------   ----- 
End-of-path arrival time (ps)           24316
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3250  20160  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell17     1250  21410  157677  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2907  24316  157677  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  19232  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158961p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185172

Launch Clock Arrival Time                       0
+ Clock path delay                      22412
+ Data path delay                        3799
-------------------------------------   ----- 
End-of-path arrival time (ps)           26211
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          5503  22412  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell19     1250  23662  151996  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   2549  26211  158961  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5503  22412  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159251p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22412
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185172

Launch Clock Arrival Time                       0
+ Clock path delay                      22412
+ Data path delay                        3510
-------------------------------------   ----- 
End-of-path arrival time (ps)           25922
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          5503  22412  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell23     1250  23662  159251  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   2260  25922  159251  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4690   4690  RISE       1
Net_3651/q                                               macrocell5           3350   8040  RISE       1
Net_3641/clock_0                                         macrocell28          2311  10352  RISE       1
Net_3641/q                                               macrocell28          1250  11602  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11602  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4057  15659  RISE       1
Clk_I2S/q                                                macrocell27          1250  16909  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16909  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        5503  22412  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

