AR clk1hz behavioral /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/clk1hz.vhd sub00/vhpl09 1562772368
AR clkdivider behavioral /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/clkDivider.vhd sub00/vhpl03 1562772362
AR bcdcounter behavioral /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/BCDcounter.vhd sub00/vhpl01 1562772370
AR muxconcontsel_16a4 behavioral /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/MuxConContSel_16a4.vhd sub00/vhpl07 1562772366
AR ftc_mxilinx_top behavioral /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/top.vhf sub00/vhpl17 1562339851
EN clkdivider NULL /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/clkDivider.vhd sub00/vhpl02 1562772361
EN sevensegdisp NULL /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/sevenSegDisp.vhd sub00/vhpl04 1562772363
EN bcdcounter NULL /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/BCDcounter.vhd sub00/vhpl00 1562772369
AR visdyn behavioral /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.vhf sub00/vhpl15 1562772376
EN top NULL /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/top.vhf sub00/vhpl12 1562772373
EN visdyn_muser_top NULL /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/top.vhf sub00/vhpl10 1562772371
EN muxconcontsel_16a4 NULL /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/MuxConContSel_16a4.vhd sub00/vhpl06 1562772365
EN ftc_mxilinx_top NULL /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/top.vhf sub00/vhpl16 1562339850
EN clk1hz NULL /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/clk1hz.vhd sub00/vhpl08 1562772367
EN visdyn NULL /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/VisDyn.vhf sub00/vhpl14 1562772375
AR visdyn_muser_top behavioral /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/top.vhf sub00/vhpl11 1562772372
AR sevensegdisp behavioral /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/sevenSegDisp.vhd sub00/vhpl05 1562772364
AR top behavioral /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/top.vhf sub00/vhpl13 1562772374
