Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/Register_File.vhd" into library work
Parsing entity <Register_File>.
Parsing architecture <Behavioral> of entity <register_file>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/Cond_Logic.vhd" into library work
Parsing entity <Cond_Logic>.
Parsing architecture <Behavioral> of entity <cond_logic>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/Datapath.vhd" into library work
Parsing entity <datapath>.
Parsing architecture <Behavioral> of entity <datapath>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/Controller.vhd" into library work
Parsing entity <controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/Instruction_Memory.vhd" into library work
Parsing entity <Instruction_Memory>.
Parsing architecture <Behavioral> of entity <instruction_memory>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/HEXon7segDisp.vhd" into library work
Parsing entity <HEXon7segDisp>.
Parsing architecture <Behavioral> of entity <hexon7segdisp>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/Data_Memory.vhd" into library work
Parsing entity <Data_Memory>.
Parsing architecture <Behavioral> of entity <data_memory>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/ARM.vhd" into library work
Parsing entity <ARM>.
Parsing architecture <Behavioral> of entity <arm>.
Parsing VHDL file "/home/ise/Xilinx/DSD_Project/SingleCycle/TopLevel_Single_Cycle.vhd" into library work
Parsing entity <TopLevel>.
Parsing architecture <Behavioral> of entity <toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TopLevel> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/ise/Xilinx/DSD_Project/SingleCycle/TopLevel_Single_Cycle.vhd" Line 109: Using initial value "0000000000000000" for hexdisp since it is never assigned
WARNING:HDLCompiler:1127 - "/home/ise/Xilinx/DSD_Project/SingleCycle/TopLevel_Single_Cycle.vhd" Line 128: Assignment to run ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Xilinx/DSD_Project/SingleCycle/TopLevel_Single_Cycle.vhd" Line 129: Assignment to stop ignored, since the identifier is never used

Elaborating entity <debounce> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/Xilinx/DSD_Project/SingleCycle/TopLevel_Single_Cycle.vhd" Line 156: Assignment to run_arm ignored, since the identifier is never used

Elaborating entity <HEXon7segDisp> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Xilinx/DSD_Project/SingleCycle/HEXon7segDisp.vhd" Line 52. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/Xilinx/DSD_Project/SingleCycle/HEXon7segDisp.vhd" Line 68. Case statement is complete. others clause is never selected

Elaborating entity <ARM> (architecture <Behavioral>) from library <work>.

Elaborating entity <controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Cond_Logic> (architecture <Behavioral>) from library <work>.

Elaborating entity <datapath> (architecture <Behavioral>) from library <work>.

Elaborating entity <Register_File> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Instruction_Memory> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Data_Memory> (architecture <Behavioral>) with generics from library <work>.
WARNING:Xst:2972 - "/home/ise/Xilinx/DSD_Project/SingleCycle/TopLevel_Single_Cycle.vhd" line 144. All outputs of instance <Inst_debounce> of block <debounce> are unconnected in block <TopLevel>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopLevel>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/TopLevel_Single_Cycle.vhd".
        DELAY = 640000
WARNING:Xst:647 - Input <DIR_DOWN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DIR_UP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Xilinx/DSD_Project/SingleCycle/TopLevel_Single_Cycle.vhd" line 144: Output port <sig_out> of the instance <Inst_debounce> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TopLevel> synthesized.

Synthesizing Unit <HEXon7segDisp>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/HEXon7segDisp.vhd".
    Found 11-bit register for signal <Counter>.
    Found 11-bit adder for signal <Counter[10]_GND_6_o_add_0_OUT> created at line 1241.
    Found 16x4-bit Read Only RAM for signal <an_out>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <HEXon7segDisp> synthesized.

Synthesizing Unit <ARM>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/ARM.vhd".
    Summary:
	no macro.
Unit <ARM> synthesized.

Synthesizing Unit <controller>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/Controller.vhd".
WARNING:Xst:647 - Input <Instr<19:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <controller> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/Decoder.vhd".
    Found 16x10-bit Read Only RAM for signal <Controls>
    Found 64x4-bit Read Only RAM for signal <_n0093>
    Summary:
	inferred   2 RAM(s).
Unit <Decoder> synthesized.

Synthesizing Unit <Cond_Logic>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/Cond_Logic.vhd".
    Found 1-bit register for signal <Flags<2>>.
    Found 1-bit register for signal <Flags<1>>.
    Found 1-bit register for signal <Flags<0>>.
    Found 1-bit register for signal <Flags<3>>.
    Found 1-bit 16-to-1 multiplexer for signal <CondEx> created at line 78.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Cond_Logic> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/Datapath.vhd".
WARNING:Xst:647 - Input <Instr<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PCsig>.
    Found 32-bit adder for signal <PCplus4> created at line 1241.
    Found 32-bit adder for signal <PCplus8> created at line 1241.
    Found 32-bit 3-to-1 multiplexer for signal <ExtImm> created at line 148.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <datapath> synthesized.

Synthesizing Unit <Register_File>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/Register_File.vhd".
        addr_size = 4
        data_size = 32
    Found 16x32-bit dual-port RAM <Mram_RegFile> for signal <RegFile>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <Register_File> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/ALU.vhd".
        data_size = 32
    Found 33-bit adder for signal <GND_32_o_GND_32_o_add_0_OUT> created at line 62.
    Found 33-bit subtractor for signal <GND_32_o_GND_32_o_sub_2_OUT<32:0>> created at line 63.
    Found 33-bit 4-to-1 multiplexer for signal <result_9> created at line 61.
WARNING:Xst:737 - Found 1-bit latch for signal <result_9<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Instruction_Memory>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/Instruction_Memory.vhd".
        data_width = 32
        addr_width = 9
    Summary:
	no macro.
Unit <Instruction_Memory> synthesized.

Synthesizing Unit <Data_Memory>.
    Related source file is "/home/ise/Xilinx/DSD_Project/SingleCycle/Data_Memory.vhd".
        data_width = 32
        addr_width = 9
    Found 512x32-bit single-port RAM <Mram_Data_Mem> for signal <Data_Mem>.
    Summary:
	inferred   1 RAM(s).
Unit <Data_Memory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x10-bit single-port Read Only RAM                   : 1
 16x32-bit dual-port RAM                               : 2
 16x4-bit single-port Read Only RAM                    : 1
 512x32-bit single-port RAM                            : 1
 64x4-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 5
 11-bit adder                                          : 1
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 6
 1-bit register                                        : 4
 11-bit register                                       : 1
 32-bit register                                       : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 11
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 3-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <i_arm> is unconnected in block <TopLevel>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <i_dmem> is unconnected in block <TopLevel>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Data_Memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Data_Mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <WD>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Data_Memory> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Controls> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(Op,Funct<5>,Funct<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Controls>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0093> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(Controls<0>,Funct<4:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <HEXon7segDisp>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an_out>        |          |
    -----------------------------------------------------------------------
Unit <HEXon7segDisp> synthesized (advanced).

Synthesizing (advanced) Unit <Register_File>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RegFile> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE3>           | high     |
    |     addrA          | connected to signal <A3>            |          |
    |     diA            | connected to signal <WD3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <A1>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RegFile1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE3>           | high     |
    |     addrA          | connected to signal <A3>            |          |
    |     diA            | connected to signal <WD3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <A2>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Register_File> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x10-bit single-port distributed Read Only RAM       : 1
 16x32-bit dual-port distributed RAM                   : 2
 16x4-bit single-port distributed Read Only RAM        : 1
 512x32-bit single-port distributed RAM                : 1
 64x4-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 36
 Flip-Flops                                            : 36
# Multiplexers                                         : 11
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 3-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <i_arm/Inst_datapath> of block <datapath> are unconnected in block <TopLevel>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <i_arm/Inst_controller/Inst_Cond_Logic> of block <Cond_Logic> are unconnected in block <TopLevel>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <Flags_0> of sequential type is unconnected in block <Cond_Logic>.
WARNING:Xst:2677 - Node <Flags_1> of sequential type is unconnected in block <Cond_Logic>.
WARNING:Xst:2677 - Node <Flags_3> of sequential type is unconnected in block <Cond_Logic>.

Optimizing unit <TopLevel> ...

Optimizing unit <datapath> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLevel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopLevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 38
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 10
#      LUT4                        : 4
#      MUXCY                       : 10
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 11
#      FD                          : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  11440     0%  
 Number of Slice LUTs:                   15  out of   5720     0%  
    Number used as Logic:                15  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     15
   Number with an unused Flip Flop:       4  out of     15    26%  
   Number with an unused LUT:             0  out of     15     0%  
   Number of fully used LUT-FF pairs:    11  out of     15    73%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.165ns (Maximum Frequency: 461.840MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.489ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 2.165ns (frequency: 461.840MHz)
  Total number of paths / destination ports: 66 / 11
-------------------------------------------------------------------------
Delay:               2.165ns (Levels of Logic = 12)
  Source:            HEXon7segDisp1/Counter_0 (FF)
  Destination:       HEXon7segDisp1/Counter_10 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: HEXon7segDisp1/Counter_0 to HEXon7segDisp1/Counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  HEXon7segDisp1/Counter_0 (HEXon7segDisp1/Counter_0)
     INV:I->O              1   0.255   0.000  HEXon7segDisp1/Mcount_Counter_lut<0>_INV_0 (HEXon7segDisp1/Mcount_Counter_lut<0>)
     MUXCY:S->O            1   0.215   0.000  HEXon7segDisp1/Mcount_Counter_cy<0> (HEXon7segDisp1/Mcount_Counter_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  HEXon7segDisp1/Mcount_Counter_cy<1> (HEXon7segDisp1/Mcount_Counter_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  HEXon7segDisp1/Mcount_Counter_cy<2> (HEXon7segDisp1/Mcount_Counter_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  HEXon7segDisp1/Mcount_Counter_cy<3> (HEXon7segDisp1/Mcount_Counter_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  HEXon7segDisp1/Mcount_Counter_cy<4> (HEXon7segDisp1/Mcount_Counter_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  HEXon7segDisp1/Mcount_Counter_cy<5> (HEXon7segDisp1/Mcount_Counter_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  HEXon7segDisp1/Mcount_Counter_cy<6> (HEXon7segDisp1/Mcount_Counter_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  HEXon7segDisp1/Mcount_Counter_cy<7> (HEXon7segDisp1/Mcount_Counter_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  HEXon7segDisp1/Mcount_Counter_cy<8> (HEXon7segDisp1/Mcount_Counter_cy<8>)
     MUXCY:CI->O           0   0.023   0.000  HEXon7segDisp1/Mcount_Counter_cy<9> (HEXon7segDisp1/Mcount_Counter_cy<9>)
     XORCY:CI->O           1   0.206   0.000  HEXon7segDisp1/Mcount_Counter_xor<10> (Result<10>)
     FD:D                      0.074          HEXon7segDisp1/Counter_10
    ----------------------------------------
    Total                      2.165ns (1.484ns logic, 0.681ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              5.489ns (Levels of Logic = 2)
  Source:            HEXon7segDisp1/Counter_8 (FF)
  Destination:       Seg7_AN<3> (PAD)
  Source Clock:      Clk rising

  Data Path: HEXon7segDisp1/Counter_8 to Seg7_AN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.117  HEXon7segDisp1/Counter_8 (HEXon7segDisp1/Counter_8)
     LUT4:I0->O            1   0.254   0.681  HEXon7segDisp1/Mram_an_out31 (Seg7_AN_3_OBUF)
     OBUF:I->O                 2.912          Seg7_AN_3_OBUF (Seg7_AN<3>)
    ----------------------------------------
    Total                      5.489ns (3.691ns logic, 1.798ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 29.34 secs
 
--> 


Total memory usage is 488728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    7 (   0 filtered)

