<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenASIP: XilinxBlockRamGenerator.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">OpenASIP<span id="projectnumber">&#160;2.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_3ef31a108aaf9c43d96a6fbfdea96102.html">applibs</a></li><li class="navelem"><a class="el" href="dir_6aa1886eb8f62296519286a558a3590e.html">PlatformIntegrator</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">XilinxBlockRamGenerator.cc</div></div>
</div><!--header-->
<div class="contents">
<a href="XilinxBlockRamGenerator_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">    Copyright (c) 2016 Tampere University.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"></span> </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">    This file is part of TTA-Based Codesign Environment (TCE).</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"></span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">    Permission is hereby granted, free of charge, to any person obtaining a</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">    copy of this software and associated documentation files (the &quot;Software&quot;),</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">    to deal in the Software without restriction, including without limitation</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">    the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">    and/or sell copies of the Software, and to permit persons to whom the</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">    Software is furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">    The above copyright notice and this permission notice shall be included in</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">    all copies or substantial portions of the Software.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"></span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">    THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">    IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">    FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">    THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">    LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">    FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">    DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span><span class="comment"></span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/**</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * @file XilinxBlockRamGenerator.cc</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * Implementation of XilinxBlockRamGenerator class.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &lt;iostream&gt;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="XilinxBlockRamGenerator_8hh.html">XilinxBlockRamGenerator.hh</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="Netlist_8hh.html">Netlist.hh</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="NetlistBlock_8hh.html">NetlistBlock.hh</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="VirtualNetlistBlock_8hh.html">VirtualNetlistBlock.hh</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="PlatformIntegrator_2HDLPort_8hh.html">HDLPort.hh</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="PlatformIntegrator_8hh.html">PlatformIntegrator.hh</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="FileSystem_8hh.html">FileSystem.hh</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="FunctionUnit_8hh.html">FunctionUnit.hh</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="Conversion_8hh.html">Conversion.hh</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor"> #include &quot;<a class="code" href="Parameter_8hh.html">Parameter.hh</a>&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">using </span>std::endl;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">const</span> <a class="code hl_class" href="classTCEString.html">TCEString</a> <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a772f0ec2ac98c62acbc7bcd2fdf9e887">XilinxBlockRamGenerator::SP_FILE</a> = <span class="stringliteral">&quot;xilinx_blockram.vhdl&quot;</span>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">const</span> <a class="code hl_class" href="classTCEString.html">TCEString</a> <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a761bda2e2b282964a5fad02bb0ded284">XilinxBlockRamGenerator::DP_FILE</a> = <span class="stringliteral">&quot;xilinx_dp_blockram.vhdl&quot;</span>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="foldopen" id="foldopen00047" data-start="{" data-end="}">
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#ac35c2bbbd7fea8628a32e52fd64cb24f">   47</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#ac35c2bbbd7fea8628a32e52fd64cb24f">XilinxBlockRamGenerator::XilinxBlockRamGenerator</a>(</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="keywordtype">int</span> memMauWidth, <span class="keywordtype">int</span> widthInMaus, <span class="keywordtype">int</span> addrWidth, <span class="keywordtype">int</span> portBDataWidth,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="keywordtype">int</span> portBAddrWidth, <span class="keyword">const</span> <a class="code hl_class" href="classPlatformIntegrator.html">PlatformIntegrator</a>* integrator,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    std::ostream&amp; warningStream, std::ostream&amp; errorStream,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="keywordtype">bool</span> connectToArbiter, <a class="code hl_class" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a>* almaifBlock,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> signalPrefix, <span class="keywordtype">bool</span> overrideAddrWidth, <span class="keywordtype">bool</span> singleMemoryBlock)</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    : <a class="code hl_class" href="classMemoryGenerator.html">MemoryGenerator</a>(</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>          memMauWidth, widthInMaus, addrWidth, <span class="stringliteral">&quot;&quot;</span>, integrator, warningStream,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>          errorStream),</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>      connectToArbiter_(connectToArbiter),</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>      almaifBlock_(almaifBlock),</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>      signalPrefix_(signalPrefix),</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>      overrideAddrWidth_(overrideAddrWidth),</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>      singleMemoryBlock_(singleMemoryBlock) {</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a> (!connectToArbiter || almaifBlock != <span class="keyword">nullptr</span>);</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <a class="code hl_class" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> dataw = {<span class="stringliteral">&quot;dataw_g&quot;</span>, <span class="stringliteral">&quot;integer&quot;</span>,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(<a class="code hl_function" href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828">memoryTotalWidth</a>())};</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <a class="code hl_class" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> addrw = {<span class="stringliteral">&quot;addrw_g&quot;</span>, <span class="stringliteral">&quot;integer&quot;</span>,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(<a class="code hl_function" href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d">memoryAddrWidth</a>())};</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <a class="code hl_class" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> second_dataw = {<span class="stringliteral">&quot;dataw_b_g&quot;</span>, <span class="stringliteral">&quot;integer&quot;</span>,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(portBDataWidth)};</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <a class="code hl_class" href="classProGe_1_1Parameter.html">ProGe::Parameter</a> second_addrw = {<span class="stringliteral">&quot;addrw_b_g&quot;</span>, <span class="stringliteral">&quot;integer&quot;</span>,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(portBAddrWidth)};</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="keywordflow">if</span> (overrideAddrWidth) {</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>        addrw.<a class="code hl_function" href="classProGe_1_1Parameter.html#aa9ce9e8d829d441f2c2137cb766c2e65">setValue</a>(<span class="stringliteral">&quot;local_mem_addrw_g&quot;</span>);</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>        second_addrw.<a class="code hl_function" href="classProGe_1_1Parameter.html#aa9ce9e8d829d441f2c2137cb766c2e65">setValue</a>(<span class="stringliteral">&quot;local_mem_addrw_g&quot;</span>);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    }</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">addParameter</a>(dataw);</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">addParameter</a>(addrw);</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>) {</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>        <a class="code hl_function" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">addParameter</a>(second_dataw);</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>        <a class="code hl_function" href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">addParameter</a>(second_addrw);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    }</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(<span class="stringliteral">&quot;clk&quot;</span>, <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(<span class="stringliteral">&quot;clk&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a>, <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a>, <span class="keyword">false</span>, 1));</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(<span class="stringliteral">&quot;rstx&quot;</span>, <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(<span class="stringliteral">&quot;rstx&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a>, <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a>, <span class="keyword">false</span>, 1));</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <span class="keywordflow">if</span> (connectToArbiter) {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>        <a class="code hl_function" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">addPorts</a>(<span class="stringliteral">&quot;a_&quot;</span>, <a class="code hl_function" href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d">memoryAddrWidth</a>(), <a class="code hl_function" href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828">memoryTotalWidth</a>());</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>        <a class="code hl_function" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">addPorts</a>(<span class="stringliteral">&quot;b_&quot;</span>, portBAddrWidth, portBDataWidth);</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>        <a class="code hl_function" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">addPorts</a>(<span class="stringliteral">&quot;&quot;</span>, <a class="code hl_function" href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d">memoryAddrWidth</a>(), <a class="code hl_function" href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828">memoryTotalWidth</a>());</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    }</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>}</div>
</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="foldopen" id="foldopen00097" data-start="{" data-end="}">
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#aca39dafc3d456c4e2015f8e1df420950">   97</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#aca39dafc3d456c4e2015f8e1df420950">XilinxBlockRamGenerator::~XilinxBlockRamGenerator</a>() {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>}</div>
</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="keywordtype">bool</span></div>
<div class="foldopen" id="foldopen00101" data-start="{" data-end="}">
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#aaa6bf82b37219a2f5845cb3af26980e6">  101</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#aaa6bf82b37219a2f5845cb3af26980e6">XilinxBlockRamGenerator::generatesComponentHdlFile</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>}</div>
</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="keywordtype">void</span></div>
<div class="foldopen" id="foldopen00106" data-start="{" data-end="}">
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">  106</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">XilinxBlockRamGenerator::addPorts</a>(std::string pfx, <span class="keywordtype">int</span> addrWidth,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                                  <span class="keywordtype">int</span> dataWidth) {</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    std::string datawGeneric = <span class="stringliteral">&quot;dataw_g&quot;</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    std::string addrwGeneric = <span class="stringliteral">&quot;addrw_g&quot;</span>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordflow">if</span> (pfx == <span class="stringliteral">&quot;b_&quot;</span>) {</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>        datawGeneric = <span class="stringliteral">&quot;dataw_b_g&quot;</span>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>        addrwGeneric = <span class="stringliteral">&quot;addrw_b_g&quot;</span>;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    }</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93">ProGe::DataType</a> BIT = <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93">ProGe::DataType</a> VEC = <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">ProGe::BIT_VECTOR</a>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">ProGe::Direction</a> IN  = <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="keyword">const</span> <a class="code hl_enumeration" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">ProGe::Direction</a> OUT = <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">ProGe::OUT</a>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> noInvert = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;avalid_out&quot;</span>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;avalid_in&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, IN, noInvert, 1));</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;aready_in&quot;</span>,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;aready_out&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, OUT, noInvert, 1));</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#ab64a524c2dcb825cc7aa07fcddb373c6">overrideAddrWidth_</a>) {</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>        <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;aaddr_out&quot;</span>,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>                <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;aaddr_in&quot;</span>, addrwGeneric, VEC, IN, noInvert,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>                            addrWidth));</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;aaddr_out&quot;</span>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;aaddr_in&quot;</span>, addrwGeneric, VEC, IN, noInvert));</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    }</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;awren_out&quot;</span>,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;awren_in&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, IN, noInvert, 1));</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;astrb_out&quot;</span>,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;astrb_in&quot;</span>, <span class="stringliteral">&quot;(&quot;</span> + datawGeneric + <span class="stringliteral">&quot;+7)/8&quot;</span>, VEC, IN,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                        noInvert, (dataWidth+7)/8));</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;adata_out&quot;</span>,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;adata_in&quot;</span>, datawGeneric, VEC, IN, noInvert,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>                        dataWidth));</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;rvalid_in&quot;</span>,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;rvalid_out&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">ProGe::OUT</a>, noInvert, 1));</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;rready_out&quot;</span>,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;rready_in&quot;</span>, <span class="stringliteral">&quot;1&quot;</span>, BIT, IN, noInvert, 1));</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <a class="code hl_function" href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">addPort</a>(pfx + <span class="stringliteral">&quot;rdata_in&quot;</span>,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>            <span class="keyword">new</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>(pfx + <span class="stringliteral">&quot;rdata_out&quot;</span>, datawGeneric, VEC, OUT, noInvert,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                        dataWidth));</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>}</div>
</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="keywordtype">void</span></div>
<div class="foldopen" id="foldopen00149" data-start="{" data-end="}">
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#a64d6f484b7668f27296c3dba0b81763e">  149</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#a64d6f484b7668f27296c3dba0b81763e">XilinxBlockRamGenerator::addMemory</a>(</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a>&amp; ttaCore,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <a class="code hl_class" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a>&amp; integratorBlock,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordtype">int</span> memIndex, <span class="keywordtype">int</span> coreId) {</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <span class="comment">// Do not instantiate multiple physical memories for shared AS when shared</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="keywordflow">if</span> (coreId &gt; 0 &amp;&amp; <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a> &amp;&amp; <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#ac0f4f797ad1b5930b0cab24d9f620934">singleMemoryBlock_</a>) {</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    }</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    <a class="code hl_typedef" href="classMemoryGenerator.html#a6e374e809a83e6907b83a4e911da9bcf">BlockPair</a> blocks =</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>        <a class="code hl_function" href="classMemoryGenerator.html#afda4052f13e368d95dbf71fe83205e79">createMemoryNetlistBlock</a>(integratorBlock, memIndex, coreId);</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <a class="code hl_class" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a>* mem = blocks.first;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <a class="code hl_class" href="classProGe_1_1VirtualNetlistBlock.html">ProGe::VirtualNetlistBlock</a>* virt = blocks.second;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(mem != NULL);</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(virt != NULL);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <span class="keywordflow">if</span> (virt-&gt;<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8">portCount</a>() &gt; 0) {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        integratorBlock.<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a328d2756b575bc64a0d7b51e1c54bf03">addSubBlock</a>(virt);</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    }</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code hl_function" href="classMemoryGenerator.html#aea9ae06ba9820649a5017299bfad70a6">portCount</a>(); i++) {</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>        <span class="keyword">const</span> <a class="code hl_class" href="classHDLPort.html">HDLPort</a>* hdlPort = <a class="code hl_function" href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb">port</a>(i);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        <a class="code hl_class" href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a>* memPort = mem-&gt;<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">port</a>(hdlPort-&gt;<a class="code hl_function" href="classHDLPort.html#aa49053d128eeb2998333a260796fb942">name</a>());</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>        <span class="keywordflow">if</span> (memPort == NULL) {</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>            memPort = virt-&gt;<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">port</a>(hdlPort-&gt;<a class="code hl_function" href="classHDLPort.html#aa49053d128eeb2998333a260796fb942">name</a>());</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>            <span class="keywordflow">if</span> (memPort == NULL) {</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                <a class="code hl_class" href="classTCEString.html">TCEString</a> msg = <span class="stringliteral">&quot;Port &quot;</span>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                msg &lt;&lt; hdlPort-&gt;<a class="code hl_function" href="classHDLPort.html#aa49053d128eeb2998333a260796fb942">name</a>() &lt;&lt; <span class="stringliteral">&quot; not found from netlist block&quot;</span>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>                <span class="keywordflow">throw</span> <a class="code hl_class" href="classInvalidData.html">InvalidData</a>(__FILE__, __LINE__, <span class="stringliteral">&quot;MemoryGenerator&quot;</span>, msg);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>            }</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>        }</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>        <a class="code hl_class" href="classTCEString.html">TCEString</a> portName = <a class="code hl_function" href="classMemoryGenerator.html#ac7c8506721b65383c0ad0028b3698c6b">corePortName</a>(<a class="code hl_function" href="classMemoryGenerator.html#a2806809fe4c7a28597e737699cca510d">portKeyName</a>(hdlPort), coreId);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>        <span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a>* corePort = NULL;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>        <span class="comment">// clock and reset must be connected to new toplevel ports</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>        <span class="keywordflow">if</span> (portName == <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;clockPort()-&gt;name()) {</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>            corePort = <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;<a class="code hl_function" href="classPlatformIntegrator.html#a2adccee44e1cca17207dfd63c389bb17">clockPort</a>();</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (portName == <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;resetPort()-&gt;name()) {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>            corePort = <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;<a class="code hl_function" href="classPlatformIntegrator.html#a04585fd7015866b9c626fe174db119cc">resetPort</a>();</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>            <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>) {</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                portName = <a class="code hl_function" href="classXilinxBlockRamGenerator.html#a819473a5827f8b0152ce23093a34894b">almaifPortName</a>(<a class="code hl_function" href="classMemoryGenerator.html#a2806809fe4c7a28597e737699cca510d">portKeyName</a>(hdlPort));</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                corePort = <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a8e5cd2e2297af2016644d04501f0335d">almaifBlock_</a>-&gt;<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">port</a>(portName);</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                corePort = ttaCore.<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">port</a>(portName);</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>            }</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        }</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>        <span class="keywordflow">if</span> (corePort == NULL) {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>            <a class="code hl_class" href="classTCEString.html">TCEString</a> msg = <span class="stringliteral">&quot;Port &quot;</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>            msg &lt;&lt; portName &lt;&lt; <span class="stringliteral">&quot; not found from&quot;</span>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>            <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>) {</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                msg &lt;&lt; <span class="stringliteral">&quot; AlmaIF &quot;</span>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                msg &lt;&lt; <span class="stringliteral">&quot; TTA core &quot;</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>            }</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>            msg &lt;&lt; <span class="stringliteral">&quot;netlist block&quot;</span>;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>            <span class="keywordflow">throw</span> <a class="code hl_class" href="classInvalidData.html">InvalidData</a>(__FILE__, __LINE__, <span class="stringliteral">&quot;MemoryGenerator&quot;</span>, msg);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        }</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a> &amp;&amp; !<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#ab64a524c2dcb825cc7aa07fcddb373c6">overrideAddrWidth_</a> &amp;&amp;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>            corePort-&gt;<a class="code hl_function" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89">realWidth</a>() != memPort-&gt;<a class="code hl_function" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89">realWidth</a>()) {</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>            <span class="comment">// Assume a private memory, split wide integrator signals accross</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>            <span class="comment">// multiple cores</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>            <span class="keywordtype">int</span> portWidth = memPort-&gt;<a class="code hl_function" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89">realWidth</a>();</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>            <span class="comment">// This assumes no ports are inverted</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>            integratorBlock.<a class="code hl_function" href="classProGe_1_1NetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">netlist</a>().<a class="code hl_function" href="classProGe_1_1Netlist.html#a3f0dcadf167bfd6ba4195f9c005e5fea">connect</a>(*memPort, *corePort,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                                              0, portWidth*coreId,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                                              portWidth);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>            <a class="code hl_function" href="classMemoryGenerator.html#abea44ffb89db8d0a86bc1574c04ad000">connectPorts</a>(</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                integratorBlock, *corePort, *memPort,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>                hdlPort-&gt;<a class="code hl_function" href="classHDLPort.html#af729f2c54d6de38ce4c75cdc582f5e89">needsInversion</a>(), coreId);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        }</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    }</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>}</div>
</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>std::vector&lt;TCEString&gt;</div>
<div class="foldopen" id="foldopen00227" data-start="{" data-end="}">
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#a7e361c00654c88d0f5dab5c759f0c1be">  227</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#a7e361c00654c88d0f5dab5c759f0c1be">XilinxBlockRamGenerator::generateComponentFile</a>(<a class="code hl_class" href="classTCEString.html">TCEString</a> outputPath) {</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> inputFile =</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>        <a class="code hl_function" href="classMemoryGenerator.html#acc3933983d86f7d9722ef1395ad0df98">templatePath</a>() &lt;&lt; <a class="code hl_variable" href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>                       &lt;&lt; (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a> ? <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a761bda2e2b282964a5fad02bb0ded284">DP_FILE</a> : <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a772f0ec2ac98c62acbc7bcd2fdf9e887">SP_FILE</a>);</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> outputFile;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    outputFile &lt;&lt; outputPath &lt;&lt; <a class="code hl_variable" href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>               &lt;&lt; <a class="code hl_function" href="classXilinxBlockRamGenerator.html#a1713b5dfe61c3dc71ba1fec7d58d1297">moduleName</a>() &lt;&lt; <span class="stringliteral">&quot;.vhdl&quot;</span>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <a class="code hl_function" href="classFileSystem.html#aa15c3f647bd294c84b840a79d0d39b82">FileSystem::copy</a>(inputFile, outputPath);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    std::vector&lt;TCEString&gt; files;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    files.push_back(outputFile);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="keywordflow">return</span> files;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>}</div>
</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><a class="code hl_class" href="classTCEString.html">TCEString</a></div>
<div class="foldopen" id="foldopen00243" data-start="{" data-end="}">
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#a1713b5dfe61c3dc71ba1fec7d58d1297">  243</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#a1713b5dfe61c3dc71ba1fec7d58d1297">XilinxBlockRamGenerator::moduleName</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> name = <span class="stringliteral">&quot;xilinx_&quot;</span>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>)</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>        name += <span class="stringliteral">&quot;dp_&quot;</span>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    name += <span class="stringliteral">&quot;blockram&quot;</span>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <span class="keywordflow">return</span> name;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>}</div>
</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><a class="code hl_class" href="classTCEString.html">TCEString</a></div>
<div class="foldopen" id="foldopen00253" data-start="{" data-end="}">
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#ae417b64cecf225fad6a49d9c19bcebbc">  253</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#ae417b64cecf225fad6a49d9c19bcebbc">XilinxBlockRamGenerator::instanceName</a>(<span class="keywordtype">int</span> coreId, <span class="keywordtype">int</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> iname = <span class="stringliteral">&quot;onchip_mem_&quot;</span>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    <span class="keywordflow">if</span> (coreId != -1) {</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>        iname &lt;&lt; <span class="stringliteral">&quot;core&quot;</span> &lt;&lt; coreId &lt;&lt; <span class="stringliteral">&quot;_&quot;</span>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    }</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="keywordflow">return</span> iname &lt;&lt; <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a98549f3bf7903008b882507132d2540f">signalPrefix_</a>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>}</div>
</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><a class="code hl_class" href="classTCEString.html">TCEString</a></div>
<div class="foldopen" id="foldopen00263" data-start="{" data-end="}">
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#a819473a5827f8b0152ce23093a34894b">  263</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#a819473a5827f8b0152ce23093a34894b">XilinxBlockRamGenerator::almaifPortName</a>(<span class="keyword">const</span> <a class="code hl_class" href="classTCEString.html">TCEString</a>&amp; portBaseName) {</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    <span class="comment">// clock and reset port names are global</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="keywordflow">if</span> (portBaseName == <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;clockPort()-&gt;name() ||</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        portBaseName == <a class="code hl_function" href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">platformIntegrator</a>()-&gt;resetPort()-&gt;name()) {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>        <span class="keywordflow">return</span> portBaseName;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    }</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a98549f3bf7903008b882507132d2540f">signalPrefix_</a> + <span class="stringliteral">&quot;_&quot;</span> + portBaseName;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>}</div>
</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="keywordtype">bool</span></div>
<div class="foldopen" id="foldopen00274" data-start="{" data-end="}">
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="classXilinxBlockRamGenerator.html#a7eeb8eaab9af15b2b329972f84a3a948">  274</a></span><a class="code hl_function" href="classXilinxBlockRamGenerator.html#a7eeb8eaab9af15b2b329972f84a3a948">XilinxBlockRamGenerator::isCompatible</a>(<span class="keyword">const</span> <a class="code hl_class" href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a>&amp; ttaCore,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>        <span class="keywordtype">int</span> coreId, std::vector&lt;TCEString&gt;&amp; reasons)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">connectToArbiter_</a>) {</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>        <span class="comment">// TODO: Actually check almaifBlock_ ports?</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>        <span class="keywordflow">return</span> <a class="code hl_function" href="classMemoryGenerator.html#ab26e3c45486942ffc027db173e551b03">MemoryGenerator::isCompatible</a>(ttaCore, coreId, reasons);</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    }</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>}</div>
</div>
<div class="ttc" id="aApplication_8hh_html_acdcc5aaebf3f273c1762f24a6ece2e5e"><div class="ttname"><a href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a></div><div class="ttdeci">#define assert(condition)</div><div class="ttdef"><b>Definition</b> <a href="Application_8hh_source.html#l00086">Application.hh:86</a></div></div>
<div class="ttc" id="aConversion_8hh_html"><div class="ttname"><a href="Conversion_8hh.html">Conversion.hh</a></div></div>
<div class="ttc" id="aFileSystem_8hh_html"><div class="ttname"><a href="FileSystem_8hh.html">FileSystem.hh</a></div></div>
<div class="ttc" id="aFunctionUnit_8hh_html"><div class="ttname"><a href="FunctionUnit_8hh.html">FunctionUnit.hh</a></div></div>
<div class="ttc" id="aNetlistBlock_8hh_html"><div class="ttname"><a href="NetlistBlock_8hh.html">NetlistBlock.hh</a></div></div>
<div class="ttc" id="aNetlist_8hh_html"><div class="ttname"><a href="Netlist_8hh.html">Netlist.hh</a></div></div>
<div class="ttc" id="aParameter_8hh_html"><div class="ttname"><a href="Parameter_8hh.html">Parameter.hh</a></div></div>
<div class="ttc" id="aPlatformIntegrator_2HDLPort_8hh_html"><div class="ttname"><a href="PlatformIntegrator_2HDLPort_8hh.html">HDLPort.hh</a></div></div>
<div class="ttc" id="aPlatformIntegrator_8hh_html"><div class="ttname"><a href="PlatformIntegrator_8hh.html">PlatformIntegrator.hh</a></div></div>
<div class="ttc" id="aVirtualNetlistBlock_8hh_html"><div class="ttname"><a href="VirtualNetlistBlock_8hh.html">VirtualNetlistBlock.hh</a></div></div>
<div class="ttc" id="aXilinxBlockRamGenerator_8hh_html"><div class="ttname"><a href="XilinxBlockRamGenerator_8hh.html">XilinxBlockRamGenerator.hh</a></div></div>
<div class="ttc" id="aclassConversion_html_a92a58c79ba77b64a02df8d0755e86e1b"><div class="ttname"><a href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a></div><div class="ttdeci">static std::string toString(const T &amp;source)</div></div>
<div class="ttc" id="aclassFileSystem_html_a589e96706800e07569fe6f56cd7d4728"><div class="ttname"><a href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a></div><div class="ttdeci">static const std::string DIRECTORY_SEPARATOR</div><div class="ttdef"><b>Definition</b> <a href="FileSystem_8hh_source.html#l00189">FileSystem.hh:189</a></div></div>
<div class="ttc" id="aclassFileSystem_html_aa15c3f647bd294c84b840a79d0d39b82"><div class="ttname"><a href="classFileSystem.html#aa15c3f647bd294c84b840a79d0d39b82">FileSystem::copy</a></div><div class="ttdeci">static void copy(const std::string &amp;source, const std::string &amp;target)</div><div class="ttdef"><b>Definition</b> <a href="FileSystem_8cc_source.html#l00524">FileSystem.cc:524</a></div></div>
<div class="ttc" id="aclassHDLPort_html"><div class="ttname"><a href="classHDLPort.html">HDLPort</a></div><div class="ttdef"><b>Definition</b> <a href="PlatformIntegrator_2HDLPort_8hh_source.html#l00048">PlatformIntegrator/HDLPort.hh:48</a></div></div>
<div class="ttc" id="aclassHDLPort_html_aa49053d128eeb2998333a260796fb942"><div class="ttname"><a href="classHDLPort.html#aa49053d128eeb2998333a260796fb942">HDLPort::name</a></div><div class="ttdeci">TCEString name() const</div><div class="ttdef"><b>Definition</b> <a href="HDLPort_8cc_source.html#l00087">HDLPort.cc:87</a></div></div>
<div class="ttc" id="aclassHDLPort_html_af729f2c54d6de38ce4c75cdc582f5e89"><div class="ttname"><a href="classHDLPort.html#af729f2c54d6de38ce4c75cdc582f5e89">HDLPort::needsInversion</a></div><div class="ttdeci">bool needsInversion() const</div><div class="ttdef"><b>Definition</b> <a href="HDLPort_8cc_source.html#l00122">HDLPort.cc:122</a></div></div>
<div class="ttc" id="aclassInvalidData_html"><div class="ttname"><a href="classInvalidData.html">InvalidData</a></div><div class="ttdef"><b>Definition</b> <a href="Exception_8hh_source.html#l00149">Exception.hh:149</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html"><div class="ttname"><a href="classMemoryGenerator.html">MemoryGenerator</a></div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8hh_source.html#l00085">MemoryGenerator.hh:85</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a2806809fe4c7a28597e737699cca510d"><div class="ttname"><a href="classMemoryGenerator.html#a2806809fe4c7a28597e737699cca510d">MemoryGenerator::portKeyName</a></div><div class="ttdeci">TCEString portKeyName(const HDLPort *port) const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00275">MemoryGenerator.cc:275</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a61af8b59df94600d8731b0d4b48906d3"><div class="ttname"><a href="classMemoryGenerator.html#a61af8b59df94600d8731b0d4b48906d3">MemoryGenerator::platformIntegrator</a></div><div class="ttdeci">const PlatformIntegrator * platformIntegrator() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00225">MemoryGenerator.cc:225</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a64b406a0511dae57450c8e86049206bb"><div class="ttname"><a href="classMemoryGenerator.html#a64b406a0511dae57450c8e86049206bb">MemoryGenerator::port</a></div><div class="ttdeci">const HDLPort * port(int index) const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00249">MemoryGenerator.cc:249</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a6d4c0cb33349ce362d14590f6b2266a3"><div class="ttname"><a href="classMemoryGenerator.html#a6d4c0cb33349ce362d14590f6b2266a3">MemoryGenerator::addParameter</a></div><div class="ttdeci">void addParameter(const ProGe::Parameter &amp;add)</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00313">MemoryGenerator.cc:313</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a6e374e809a83e6907b83a4e911da9bcf"><div class="ttname"><a href="classMemoryGenerator.html#a6e374e809a83e6907b83a4e911da9bcf">MemoryGenerator::BlockPair</a></div><div class="ttdeci">std::pair&lt; ProGe::NetlistBlock *, ProGe::VirtualNetlistBlock * &gt; BlockPair</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8hh_source.html#l00148">MemoryGenerator.hh:148</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a6e447a2efe2d21a3a69dca8f915f2f61"><div class="ttname"><a href="classMemoryGenerator.html#a6e447a2efe2d21a3a69dca8f915f2f61">MemoryGenerator::addPort</a></div><div class="ttdeci">void addPort(const TCEString &amp;name, HDLPort *port)</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00294">MemoryGenerator.cc:294</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_a6fbc94ec8484186f33e55fa9b3318828"><div class="ttname"><a href="classMemoryGenerator.html#a6fbc94ec8484186f33e55fa9b3318828">MemoryGenerator::memoryTotalWidth</a></div><div class="ttdeci">int memoryTotalWidth() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00193">MemoryGenerator.cc:193</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_ab26e3c45486942ffc027db173e551b03"><div class="ttname"><a href="classMemoryGenerator.html#ab26e3c45486942ffc027db173e551b03">MemoryGenerator::isCompatible</a></div><div class="ttdeci">virtual bool isCompatible(const ProGe::NetlistBlock &amp;ttaCore, int coreId, std::vector&lt; TCEString &gt; &amp;reasons) const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00082">MemoryGenerator.cc:82</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_ab82ad0a10bbb3c307fb9f23b5e33c36d"><div class="ttname"><a href="classMemoryGenerator.html#ab82ad0a10bbb3c307fb9f23b5e33c36d">MemoryGenerator::memoryAddrWidth</a></div><div class="ttdeci">int memoryAddrWidth() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00212">MemoryGenerator.cc:212</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_abea44ffb89db8d0a86bc1574c04ad000"><div class="ttname"><a href="classMemoryGenerator.html#abea44ffb89db8d0a86bc1574c04ad000">MemoryGenerator::connectPorts</a></div><div class="ttdeci">virtual void connectPorts(ProGe::NetlistBlock &amp;netlistBlock, const ProGe::NetlistPort &amp;memPort, const ProGe::NetlistPort &amp;corePort, bool inverted, int coreId)</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00392">MemoryGenerator.cc:392</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_ac7c8506721b65383c0ad0028b3698c6b"><div class="ttname"><a href="classMemoryGenerator.html#ac7c8506721b65383c0ad0028b3698c6b">MemoryGenerator::corePortName</a></div><div class="ttdeci">TCEString corePortName(const TCEString &amp;portBaseName, int coreId) const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00356">MemoryGenerator.cc:356</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_acc3933983d86f7d9722ef1395ad0df98"><div class="ttname"><a href="classMemoryGenerator.html#acc3933983d86f7d9722ef1395ad0df98">MemoryGenerator::templatePath</a></div><div class="ttdeci">TCEString templatePath() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00325">MemoryGenerator.cc:325</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_aea9ae06ba9820649a5017299bfad70a6"><div class="ttname"><a href="classMemoryGenerator.html#aea9ae06ba9820649a5017299bfad70a6">MemoryGenerator::portCount</a></div><div class="ttdeci">int portCount() const</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00243">MemoryGenerator.cc:243</a></div></div>
<div class="ttc" id="aclassMemoryGenerator_html_afda4052f13e368d95dbf71fe83205e79"><div class="ttname"><a href="classMemoryGenerator.html#afda4052f13e368d95dbf71fe83205e79">MemoryGenerator::createMemoryNetlistBlock</a></div><div class="ttdeci">virtual MemoryGenerator::BlockPair createMemoryNetlistBlock(ProGe::NetlistBlock &amp;integratorBlock, int memIndex, int coreId)</div><div class="ttdef"><b>Definition</b> <a href="MemoryGenerator_8cc_source.html#l00163">MemoryGenerator.cc:163</a></div></div>
<div class="ttc" id="aclassPlatformIntegrator_html"><div class="ttname"><a href="classPlatformIntegrator.html">PlatformIntegrator</a></div><div class="ttdef"><b>Definition</b> <a href="PlatformIntegrator_8hh_source.html#l00065">PlatformIntegrator.hh:65</a></div></div>
<div class="ttc" id="aclassPlatformIntegrator_html_a04585fd7015866b9c626fe174db119cc"><div class="ttname"><a href="classPlatformIntegrator.html#a04585fd7015866b9c626fe174db119cc">PlatformIntegrator::resetPort</a></div><div class="ttdeci">ProGe::NetlistPort * resetPort() const</div><div class="ttdef"><b>Definition</b> <a href="PlatformIntegrator_8cc_source.html#l00715">PlatformIntegrator.cc:715</a></div></div>
<div class="ttc" id="aclassPlatformIntegrator_html_a2adccee44e1cca17207dfd63c389bb17"><div class="ttname"><a href="classPlatformIntegrator.html#a2adccee44e1cca17207dfd63c389bb17">PlatformIntegrator::clockPort</a></div><div class="ttdeci">ProGe::NetlistPort * clockPort() const</div><div class="ttdef"><b>Definition</b> <a href="PlatformIntegrator_8cc_source.html#l00703">PlatformIntegrator.cc:703</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html">ProGe::NetlistBlock</a></div><div class="ttdef"><b>Definition</b> <a href="NetlistBlock_8hh_source.html#l00061">NetlistBlock.hh:61</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html_a328d2756b575bc64a0d7b51e1c54bf03"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html#a328d2756b575bc64a0d7b51e1c54bf03">ProGe::NetlistBlock::addSubBlock</a></div><div class="ttdeci">void addSubBlock(BaseNetlistBlock *subBlock, const std::string &amp;instanceName=&quot;&quot;)</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00146">BaseNetlistBlock.cc:405</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html_a65d25e796b04ca69361bc067f86a0a54"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html#a65d25e796b04ca69361bc067f86a0a54">ProGe::NetlistBlock::port</a></div><div class="ttdeci">virtual NetlistPort * port(const std::string &amp;portName, bool partialMatch=true)</div><div class="ttdef"><b>Definition</b> <a href="NetlistBlock_8cc_source.html#l00097">NetlistBlock.cc:97</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html_a8bd36ebe0495cf3f7824df1b793b0da8"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8">ProGe::NetlistBlock::portCount</a></div><div class="ttdeci">virtual size_t portCount() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00093">BaseNetlistBlock.cc:248</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistBlock_html_ac7a5df4ee24f3295de7f43a8bd9f38ea"><div class="ttname"><a href="classProGe_1_1NetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">ProGe::NetlistBlock::netlist</a></div><div class="ttdeci">virtual const Netlist &amp; netlist() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00107">BaseNetlistBlock.cc:348</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPort_html"><div class="ttname"><a href="classProGe_1_1NetlistPort.html">ProGe::NetlistPort</a></div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8hh_source.html#l00070">NetlistPort.hh:70</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistPort_html_aed7ac29e1ebe6048937a62b034036b89"><div class="ttname"><a href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89">ProGe::NetlistPort::realWidth</a></div><div class="ttdeci">int realWidth() const</div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8cc_source.html#l00348">NetlistPort.cc:348</a></div></div>
<div class="ttc" id="aclassProGe_1_1Netlist_html_a3f0dcadf167bfd6ba4195f9c005e5fea"><div class="ttname"><a href="classProGe_1_1Netlist.html#a3f0dcadf167bfd6ba4195f9c005e5fea">ProGe::Netlist::connect</a></div><div class="ttdeci">bool connect(const NetlistPort &amp;port1, const NetlistPort &amp;port2, int port1FirstBit, int port2FirstBit, int width=1)</div><div class="ttdef"><b>Definition</b> <a href="Netlist_8cc_source.html#l00083">Netlist.cc:83</a></div></div>
<div class="ttc" id="aclassProGe_1_1Parameter_html"><div class="ttname"><a href="classProGe_1_1Parameter.html">ProGe::Parameter</a></div><div class="ttdef"><b>Definition</b> <a href="Parameter_8hh_source.html#l00062">Parameter.hh:62</a></div></div>
<div class="ttc" id="aclassProGe_1_1Parameter_html_aa9ce9e8d829d441f2c2137cb766c2e65"><div class="ttname"><a href="classProGe_1_1Parameter.html#aa9ce9e8d829d441f2c2137cb766c2e65">ProGe::Parameter::setValue</a></div><div class="ttdeci">void setValue(const TCEString &amp;value)</div><div class="ttdef"><b>Definition</b> <a href="Parameter_8cc_source.html#l00128">Parameter.cc:128</a></div></div>
<div class="ttc" id="aclassProGe_1_1VirtualNetlistBlock_html"><div class="ttname"><a href="classProGe_1_1VirtualNetlistBlock.html">ProGe::VirtualNetlistBlock</a></div><div class="ttdef"><b>Definition</b> <a href="VirtualNetlistBlock_8hh_source.html#l00052">VirtualNetlistBlock.hh:52</a></div></div>
<div class="ttc" id="aclassTCEString_html"><div class="ttname"><a href="classTCEString.html">TCEString</a></div><div class="ttdef"><b>Definition</b> <a href="TCEString_8hh_source.html#l00053">TCEString.hh:53</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a1713b5dfe61c3dc71ba1fec7d58d1297"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a1713b5dfe61c3dc71ba1fec7d58d1297">XilinxBlockRamGenerator::moduleName</a></div><div class="ttdeci">virtual TCEString moduleName() const</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00243">XilinxBlockRamGenerator.cc:243</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a3499de732707a4bbe420f983f5c810e6"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a3499de732707a4bbe420f983f5c810e6">XilinxBlockRamGenerator::connectToArbiter_</a></div><div class="ttdeci">const bool connectToArbiter_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00081">XilinxBlockRamGenerator.hh:81</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a64d6f484b7668f27296c3dba0b81763e"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a64d6f484b7668f27296c3dba0b81763e">XilinxBlockRamGenerator::addMemory</a></div><div class="ttdeci">virtual void addMemory(const ProGe::NetlistBlock &amp;ttaCore, ProGe::NetlistBlock &amp;integratorBlock, int memIndex, int coreId)</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00149">XilinxBlockRamGenerator.cc:149</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a761bda2e2b282964a5fad02bb0ded284"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a761bda2e2b282964a5fad02bb0ded284">XilinxBlockRamGenerator::DP_FILE</a></div><div class="ttdeci">static const TCEString DP_FILE</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00089">XilinxBlockRamGenerator.hh:89</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a772f0ec2ac98c62acbc7bcd2fdf9e887"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a772f0ec2ac98c62acbc7bcd2fdf9e887">XilinxBlockRamGenerator::SP_FILE</a></div><div class="ttdeci">static const TCEString SP_FILE</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00090">XilinxBlockRamGenerator.hh:90</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a7e361c00654c88d0f5dab5c759f0c1be"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a7e361c00654c88d0f5dab5c759f0c1be">XilinxBlockRamGenerator::generateComponentFile</a></div><div class="ttdeci">virtual std::vector&lt; TCEString &gt; generateComponentFile(TCEString outputPath)</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00227">XilinxBlockRamGenerator.cc:227</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a7eeb8eaab9af15b2b329972f84a3a948"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a7eeb8eaab9af15b2b329972f84a3a948">XilinxBlockRamGenerator::isCompatible</a></div><div class="ttdeci">virtual bool isCompatible(const ProGe::NetlistBlock &amp;ttaCore, int coreId, std::vector&lt; TCEString &gt; &amp;reasons) const</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00274">XilinxBlockRamGenerator.cc:274</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a819473a5827f8b0152ce23093a34894b"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a819473a5827f8b0152ce23093a34894b">XilinxBlockRamGenerator::almaifPortName</a></div><div class="ttdeci">TCEString almaifPortName(const TCEString &amp;portBaseName)</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00263">XilinxBlockRamGenerator.cc:263</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a8e5cd2e2297af2016644d04501f0335d"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a8e5cd2e2297af2016644d04501f0335d">XilinxBlockRamGenerator::almaifBlock_</a></div><div class="ttdeci">ProGe::NetlistBlock * almaifBlock_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00082">XilinxBlockRamGenerator.hh:82</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_a98549f3bf7903008b882507132d2540f"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#a98549f3bf7903008b882507132d2540f">XilinxBlockRamGenerator::signalPrefix_</a></div><div class="ttdeci">TCEString signalPrefix_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00083">XilinxBlockRamGenerator.hh:83</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_aaa6bf82b37219a2f5845cb3af26980e6"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#aaa6bf82b37219a2f5845cb3af26980e6">XilinxBlockRamGenerator::generatesComponentHdlFile</a></div><div class="ttdeci">virtual bool generatesComponentHdlFile() const</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00101">XilinxBlockRamGenerator.cc:101</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_ab64a524c2dcb825cc7aa07fcddb373c6"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#ab64a524c2dcb825cc7aa07fcddb373c6">XilinxBlockRamGenerator::overrideAddrWidth_</a></div><div class="ttdeci">const bool overrideAddrWidth_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00084">XilinxBlockRamGenerator.hh:84</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_ac0f4f797ad1b5930b0cab24d9f620934"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#ac0f4f797ad1b5930b0cab24d9f620934">XilinxBlockRamGenerator::singleMemoryBlock_</a></div><div class="ttdeci">const bool singleMemoryBlock_</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8hh_source.html#l00085">XilinxBlockRamGenerator.hh:85</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_ac35c2bbbd7fea8628a32e52fd64cb24f"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#ac35c2bbbd7fea8628a32e52fd64cb24f">XilinxBlockRamGenerator::XilinxBlockRamGenerator</a></div><div class="ttdeci">XilinxBlockRamGenerator(int memMauWidth, int widthInMaus, int addrWidth, int portBDataWidth, int portBAddrWidth, const PlatformIntegrator *integrator, std::ostream &amp;warningStream, std::ostream &amp;errorStream, bool connectToArbiter=false, ProGe::NetlistBlock *almaifBlocks=nullptr, TCEString signalPrefix=&quot;&quot;, bool overrideAddrWidth=false, bool singleMemoryBlock=false)</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00047">XilinxBlockRamGenerator.cc:47</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_aca39dafc3d456c4e2015f8e1df420950"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#aca39dafc3d456c4e2015f8e1df420950">XilinxBlockRamGenerator::~XilinxBlockRamGenerator</a></div><div class="ttdeci">virtual ~XilinxBlockRamGenerator()</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00097">XilinxBlockRamGenerator.cc:97</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_ae08322b1cfba59d48ce4289bb5f626a2"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#ae08322b1cfba59d48ce4289bb5f626a2">XilinxBlockRamGenerator::addPorts</a></div><div class="ttdeci">void addPorts(std::string prefix, int addrWidth, int dataWidth)</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00106">XilinxBlockRamGenerator.cc:106</a></div></div>
<div class="ttc" id="aclassXilinxBlockRamGenerator_html_ae417b64cecf225fad6a49d9c19bcebbc"><div class="ttname"><a href="classXilinxBlockRamGenerator.html#ae417b64cecf225fad6a49d9c19bcebbc">XilinxBlockRamGenerator::instanceName</a></div><div class="ttdeci">virtual TCEString instanceName(int coreId, int) const</div><div class="ttdef"><b>Definition</b> <a href="XilinxBlockRamGenerator_8cc_source.html#l00253">XilinxBlockRamGenerator.cc:253</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93">ProGe::DataType</a></div><div class="ttdeci">DataType</div><div class="ttdoc">Data types of hardware ports.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00046">ProGeTypes.hh:46</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a></div><div class="ttdeci">@ BIT</div><div class="ttdoc">One bit.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00047">ProGeTypes.hh:47</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">ProGe::BIT_VECTOR</a></div><div class="ttdeci">@ BIT_VECTOR</div><div class="ttdoc">Several bits.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00049">ProGeTypes.hh:48</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869f"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">ProGe::Direction</a></div><div class="ttdeci">Direction</div><div class="ttdoc">Direction of the port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00052">ProGeTypes.hh:52</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">ProGe::OUT</a></div><div class="ttdeci">@ OUT</div><div class="ttdoc">Output port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00054">ProGeTypes.hh:54</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a></div><div class="ttdeci">@ IN</div><div class="ttdoc">Input port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00053">ProGeTypes.hh:53</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
