PPA Report for sipo_register.v (Module: sipo_register)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 35
IO Count: 12
Cell Count: 58

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 903.34 MHz
Reg-to-Reg Critical Path Delay: 0.957 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
