Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Fri Mar 11 14:24:27 2016
| Host         : PC-J66JBZ1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lock_control_sets_placed.rpt
| Design       : lock
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+--------------------------------+---------------------------------+------------------+----------------+
| ~clock_IBUF_BUFG |                                |                                 |                1 |              1 |
|  clock_IBUF_BUFG |                                |                                 |                2 |              3 |
|  clock_IBUF_BUFG | comb_lock/n_0_state_out[7]_i_1 | reset_IBUF                      |                4 |              7 |
|  clock_IBUF_BUFG |                                | comb_lock/n_0_counter[0]_i_1__0 |                8 |             32 |
| ~clock_IBUF_BUFG |                                | seven_seg/n_0_counter[0]_i_1    |                8 |             32 |
+------------------+--------------------------------+---------------------------------+------------------+----------------+


