#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Sep 19 21:27:40 2024
# Process ID: 11640
# Current directory: C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/synth_1
# Command line: vivado.exe -log test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_top.tcl
# Log file: C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/synth_1/test_top.vds
# Journal file: C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/synth_1\vivado.jou
# Running On: YanX, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16885 MB
#-----------------------------------------------------------
source test_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 493.648 ; gain = 180.859
Command: read_checkpoint -auto_incremental -incremental {C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/utils_1/imports/synth_1/test_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/utils_1/imports/synth_1/test_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test_top -part xc7a200tifbg484-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Device 21-403] Loading part xc7a200tifbg484-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10144
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1382.668 ; gain = 440.254
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'rx_data_valid', assumed default net type 'wire' [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:84]
INFO: [Synth 8-6157] synthesizing module 'test_top' [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:23]
INFO: [Synth 8-3876] $readmem data file 'D://Xilinx/Vivado/file/ker1.txt' is read successfully [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:73]
INFO: [Synth 8-3876] $readmem data file 'D://Xilinx/Vivado/file/ker2.txt' is read successfully [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:74]
INFO: [Synth 8-3876] $readmem data file 'D://Xilinx/Vivado/file/bias.txt' is read successfully [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:75]
INFO: [Synth 8-6157] synthesizing module 'rx' [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/rx.v:212]
INFO: [Synth 8-6157] synthesizing module 'single_rx' [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/single_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_rx' (0#1) [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/single_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rx' (0#1) [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/rx.v:212]
INFO: [Synth 8-6157] synthesizing module 'tx' [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tx' (0#1) [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'simple_neuron_plus' [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/simple_neuron_plus.v:23]
INFO: [Synth 8-6155] done synthesizing module 'simple_neuron_plus' (0#1) [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/simple_neuron_plus.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac191' [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/imports/new/mac191.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder_192' [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/imports/new/adder192.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder_192' (0#1) [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/imports/new/adder192.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mac191' (0#1) [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/imports/new/mac191.v:3]
INFO: [Synth 8-6155] done synthesizing module 'test_top' (0#1) [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:23]
WARNING: [Synth 8-7137] Register rx_data_reg in module rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/rx.v:238]
WARNING: [Synth 8-7137] Register image_cnt_reg in module rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/rx.v:241]
WARNING: [Synth 8-7137] Register in_neuron_t_reg in module simple_neuron_plus has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/simple_neuron_plus.v:52]
WARNING: [Synth 8-7137] Register mul_reg in module mac191 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/imports/new/mac191.v:35]
WARNING: [Synth 8-7137] Register inp_adder_reg in module mac191 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/imports/new/mac191.v:42]
WARNING: [Synth 8-7137] Register out_reg in module mac191 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/imports/new/mac191.v:47]
WARNING: [Synth 8-7137] Register kernel_tmp_reg in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:101]
WARNING: [Synth 8-7137] Register bias_tmp_reg in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:102]
WARNING: [Synth 8-7137] Register mid_neuron_reg in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:170]
WARNING: [Synth 8-7137] Register gap_reg in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:187]
WARNING: [Synth 8-7137] Register inp_neuron_reg in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:111]
WARNING: [Synth 8-7137] Register kernel_tmp2_reg in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:112]
WARNING: [Synth 8-7137] Register out_neuron_reg[9] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register out_neuron_reg[8] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register out_neuron_reg[7] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register out_neuron_reg[6] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register out_neuron_reg[5] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register out_neuron_reg[4] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register out_neuron_reg[3] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register out_neuron_reg[2] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register out_neuron_reg[1] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register out_neuron_reg[0] in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:195]
WARNING: [Synth 8-7137] Register max_value_reg in module test_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/test_top.v:206]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1510.043 ; gain = 567.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.043 ; gain = 567.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.043 ; gain = 567.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1510.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc]
Finished Parsing XDC File [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/constrs_1/new/con_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1610.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1610.277 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1610.277 ; gain = 667.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tifbg484-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1610.277 ; gain = 667.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1610.277 ; gain = 667.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'level_reg' in module 'simple_neuron_plus'
WARNING: [Synth 8-327] inferring latch for variable 'r_next_state_reg' [C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.srcs/sources_1/new/tx.v:86]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE1 |                              010 |                              001
                 iSTATE0 |                              100 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'level_reg' using encoding 'one-hot' in module 'simple_neuron_plus'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 1610.277 ; gain = 667.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input    784 Bit         XORs := 1     
	   2 Input    192 Bit         XORs := 1     
+---Registers : 
	              784 Bit    Registers := 3     
	              192 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input  784 Bit        Muxes := 6     
	   3 Input  784 Bit        Muxes := 2     
	   2 Input  192 Bit        Muxes := 5     
	  11 Input  192 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	 193 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 117   
	   3 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:07 ; elapsed = 00:06:51 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|test_top    | ker1       | 256x784       | LUT            | 
|test_top    | p_0_out    | 256x784       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:21 ; elapsed = 00:07:12 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:23 ; elapsed = 00:07:16 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:27 ; elapsed = 00:07:22 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:34 ; elapsed = 00:07:37 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:34 ; elapsed = 00:07:37 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:35 ; elapsed = 00:07:38 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:35 ; elapsed = 00:07:38 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:37 ; elapsed = 00:07:42 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:37 ; elapsed = 00:07:42 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |    52|
|4     |LUT2   |   950|
|5     |LUT3   |   110|
|6     |LUT4   |   949|
|7     |LUT5   |   891|
|8     |LUT6   |  2973|
|9     |MUXF7  |   134|
|10    |MUXF8  |    62|
|11    |FDCE   |   941|
|12    |FDPE   |     3|
|13    |FDRE   |  2530|
|14    |FDSE   |    27|
|15    |LD     |     3|
|16    |IBUF   |     3|
|17    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:37 ; elapsed = 00:07:42 . Memory (MB): peak = 2145.336 ; gain = 1202.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:27 ; elapsed = 00:07:36 . Memory (MB): peak = 2145.336 ; gain = 1102.688
Synthesis Optimization Complete : Time (s): cpu = 00:05:37 ; elapsed = 00:07:42 . Memory (MB): peak = 2145.336 ; gain = 1202.922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2145.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2145.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete | Checksum: 3d0097a8
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:43 ; elapsed = 00:07:56 . Memory (MB): peak = 2145.336 ; gain = 1648.730
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2145.336 ; gain = 0.000
ERROR: [Common 17-37] Directory in which file test_top_rda.json is to be written does not exist [C:/Users/39551/Desktop/College Files/[3] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/synth_1/.Xil/Vivado-11640-YanX/dcp0]
WARNING: [Designutils 47-770]  
INFO: [Common 17-1381] The checkpoint 'C:/Users/39551/Desktop/College Files/[ 3 ] Research  _FDU_/neuron_network_FPGA/MNIST/verilog code/test_neuron.runs/synth_1/test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_top_utilization_synth.rpt -pb test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 19 21:35:52 2024...
