$date
	Mon Nov  6 17:12:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! F3 $end
$var wire 1 " F2 $end
$var wire 1 # F1 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$scope module teste $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 ( inva $end
$var wire 1 ) invb $end
$var wire 1 * invc $end
$var wire 1 + invd $end
$var wire 1 ! F3 $end
$var wire 1 " F2 $end
$var wire 1 # F1 $end
$scope module fistBit $end
$var wire 1 # F1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 , term1 $end
$var wire 1 - term2 $end
$var wire 1 . term3 $end
$upscope $end
$scope module secondBit $end
$var wire 1 " F2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 / term1 $end
$var wire 1 0 term2 $end
$var wire 1 1 term3 $end
$var wire 1 2 term4 $end
$upscope $end
$scope module thirdBit $end
$var wire 1 ! F3 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 3 term1 $end
$var wire 1 4 term2 $end
$var wire 1 5 term3 $end
$var wire 1 6 term4 $end
$var wire 1 7 term5 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
1+
1*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
0+
13
14
1'
#10
0!
10
12
1"
1+
03
04
0*
1/
0'
1&
#15
1!
00
02
0+
13
1'
#20
0!
1#
1-
1,
0"
1+
03
1*
0/
0)
0'
0&
1%
#25
1!
0-
0+
14
1'
#30
1"
0!
1-
10
0,
1+
04
0*
0'
1&
#35
0#
0"
0-
00
0+
1'
#40
1!
16
15
1+
1*
1)
0(
0'
0&
0%
1$
#45
0!
05
06
1"
0+
11
1'
#50
1!
12
15
1"
1+
01
0*
0'
1&
#55
0!
0"
02
05
1#
0+
1.
1'
#60
1!
1,
16
1#
1+
1*
0.
0)
0'
0&
1%
#65
0!
06
1"
0+
11
1'
#70
0#
0"
0,
1+
01
0*
0'
1&
#75
1!
0+
17
1'
#80
