timestamp=1575484746050

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v_SPI_cont.v_card_driver_tb.v=0*8882*11132
LastVerilogToplevel=card_driver_tb
ModifyID=18
Version=74
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v_SPI_cont.v_card_driver_tb.v=0*68214*70592

[$root]
A/$root=22|||1*142053
BinI32/$root=3*168746
SLP=3*168850
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216433553d361fa62359fd47c58cd8c6194

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|4|1*146074
BinI32/SPI_cont=3*174574
R=./../src/SPI_cont.v|4
SLP=3*175758
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a52524577790edac24e7bbaae914ca044d62ea6c2112

[card_driver]
A/card_driver=22|./../src/card_driver.v|4|1*142427
BinI32/card_driver=3*168918
R=./../src/card_driver.v|4
SLP=3*172233
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc678186a94a5a8ab0494f80e93f96fa42d5cc83

[card_driver_tb]
A/card_driver_tb=22|./../src/card_driver_tb.v|4|1*148463
BinI32/card_driver_tb=3*176732
R=./../src/card_driver_tb.v|4
SLP=3*178200
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|93f1360f38d040c0880042776ffd0ac37c8bd9114cc6d58f2a7523586a55f428422aeec0a9be28effb20e2c07d72b50f

[~MFT]
0=8|0card_driver.mgf|70592|46496
1=8|1card_driver.mgf|148463|142053
3=16|3card_driver.mgf|178200|168746

[~U]
$root=12|0*67120|
SPI_cont=12|0*67701|
card_driver=12|0*67318|
card_driver_tb=12|0*67985||0x10
