# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HDMI_rev3.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../HDMI_rev3.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../HDMI_rev3.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../HDMI_rev3.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../HDMI_rev3.srcs/sources_1/new/HDMI_TMDS_TEST.v" \
"../../../../HDMI_rev3.srcs/sources_1/new/HDMI_TX.v" \
"../../../../HDMI_rev3.srcs/sources_1/new/HDMI_Timing.v" \
"../../../../HDMI_rev3.srcs/sources_1/new/TMDS.v" \
"../../../../HDMI_rev3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../HDMI_rev3.srcs/sim_1/new/HDMI_TMDS_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
