|AudioFX
SW[0] => LEDR.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[0] => count.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => DAC_Data.OUTPUTSELECT
SW[1] => LEDR[1]~reg0.DATAIN
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => DAC_Data.OUTPUTSELECT
SW[9] => LEDR[9]~reg0.DATAIN
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> AudioCodec:u3.AUD_BCLK
AUD_ADCLRCK <> AudioCodec:u3.AUD_ADCLRCK
AUD_DACLRCK <> AudioCodec:u3.AUD_DACLRCK
FPGA_I2C_SDAT <> AVConfig:u2.I2C_SDAT
DRAM_DQ[0] <> sdram_controller:u4.data
DRAM_DQ[1] <> sdram_controller:u4.data
DRAM_DQ[2] <> sdram_controller:u4.data
DRAM_DQ[3] <> sdram_controller:u4.data
DRAM_DQ[4] <> sdram_controller:u4.data
DRAM_DQ[5] <> sdram_controller:u4.data
DRAM_DQ[6] <> sdram_controller:u4.data
DRAM_DQ[7] <> sdram_controller:u4.data
DRAM_DQ[8] <> sdram_controller:u4.data
DRAM_DQ[9] <> sdram_controller:u4.data
DRAM_DQ[10] <> sdram_controller:u4.data
DRAM_DQ[11] <> sdram_controller:u4.data
DRAM_DQ[12] <> sdram_controller:u4.data
DRAM_DQ[13] <> sdram_controller:u4.data
DRAM_DQ[14] <> sdram_controller:u4.data
DRAM_DQ[15] <> sdram_controller:u4.data
AUD_XCK <= AudioPLL:u0.audio_clk_clk
AUD_DACDAT <= AudioCodec:u3.AUD_DACDAT
LEDR[0] <= LEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= LEDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FPGA_I2C_SCLK <= AVConfig:u2.I2C_SCLK
GPIO_0[0] <= sdram_controller:u4.rd_data
GPIO_0[1] <= sdram_controller:u4.rd_data
GPIO_0[2] <= sdram_controller:u4.rd_data
GPIO_0[3] <= sdram_controller:u4.rd_data
GPIO_0[4] <= sdram_controller:u4.rd_data
GPIO_0[5] <= sdram_controller:u4.rd_data
GPIO_0[6] <= sdram_controller:u4.rd_data
GPIO_0[7] <= sdram_controller:u4.rd_data
GPIO_0[8] <= sdram_controller:u4.rd_data
GPIO_0[9] <= sdram_controller:u4.rd_data
GPIO_0[10] <= sdram_controller:u4.rd_data
GPIO_0[11] <= sdram_controller:u4.rd_data
GPIO_0[12] <= sdram_controller:u4.rd_data
GPIO_0[13] <= sdram_controller:u4.rd_data
GPIO_0[14] <= sdram_controller:u4.rd_data
GPIO_0[15] <= sdram_controller:u4.rd_data
GPIO_0[16] <= sdram_controller:u4.busy
GPIO_0[17] <= sdram_controller:u4.rd_ready
GPIO_0[18] <= ADC_Ready[0].DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[19] <= AudioCodec:u3.from_adc_left_channel_valid
GPIO_0[20] <= AudioCodec:u3.to_dac_left_channel_ready
GPIO_0[21] <= DAC_Valid[0].DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[22] <= ADC_Ready[1].DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[23] <= AudioCodec:u3.from_adc_right_channel_valid
GPIO_0[24] <= AudioCodec:u3.to_dac_right_channel_ready
GPIO_0[25] <= DAC_Valid[1].DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[26] <= we.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[27] <= re.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[28] <= SampleStorage:LChan.state[0]
GPIO_0[29] <= SampleStorage:LChan.state[1]
GPIO_0[30] <= SampleStorage:LChan.state[2]
GPIO_0[31] <= SampleStorage:LChan.state[3]
GPIO_0[32] <= SampleStorage:RChan.state[0]
GPIO_0[33] <= SampleStorage:RChan.state[1]
GPIO_0[34] <= SampleStorage:RChan.state[2]
GPIO_0[35] <= SampleStorage:RChan.state[3]
DRAM_ADDR[0] <= sdram_controller:u4.addr
DRAM_ADDR[1] <= sdram_controller:u4.addr
DRAM_ADDR[2] <= sdram_controller:u4.addr
DRAM_ADDR[3] <= sdram_controller:u4.addr
DRAM_ADDR[4] <= sdram_controller:u4.addr
DRAM_ADDR[5] <= sdram_controller:u4.addr
DRAM_ADDR[6] <= sdram_controller:u4.addr
DRAM_ADDR[7] <= sdram_controller:u4.addr
DRAM_ADDR[8] <= sdram_controller:u4.addr
DRAM_ADDR[9] <= sdram_controller:u4.addr
DRAM_ADDR[10] <= sdram_controller:u4.addr
DRAM_ADDR[11] <= sdram_controller:u4.addr
DRAM_ADDR[12] <= sdram_controller:u4.addr
DRAM_BA[0] <= sdram_controller:u4.bank_addr
DRAM_BA[1] <= sdram_controller:u4.bank_addr
DRAM_CAS_N <= sdram_controller:u4.cas_n
DRAM_RAS_N <= sdram_controller:u4.ras_n
DRAM_CLK <= SDRAMPLL:u1.sdram_clk_clk
DRAM_CKE <= sdram_controller:u4.clock_enable
DRAM_CS_N <= sdram_controller:u4.cs_n
DRAM_WE_N <= sdram_controller:u4.we_n
DRAM_UDQM <= sdram_controller:u4.data_mask_high
DRAM_LDQM <= sdram_controller:u4.data_mask_low


|AudioFX|AudioPLL:u0
audio_clk_clk <= AudioPLL_audio_pll_0:audio_pll_0.audio_clk_clk
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
reset_source_reset <= AudioPLL_audio_pll_0:audio_pll_0.reset_source_reset


|AudioFX|AudioPLL:u0|AudioPLL_audio_pll_0:audio_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
audio_clk_clk <= AudioPLL_audio_pll_0_audio_pll:audio_pll.outclk_0
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|AudioFX|AudioPLL:u0|AudioPLL_audio_pll_0:audio_pll_0|AudioPLL_audio_pll_0_audio_pll:audio_pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|AudioFX|AudioPLL:u0|AudioPLL_audio_pll_0:audio_pll_0|AudioPLL_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|AudioFX|AudioPLL:u0|AudioPLL_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|SDRAMPLL:u1
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
reset_source_reset <= SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0.reset_source_reset
sdram_clk_clk <= SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0.sdram_clk_clk
sys_clk_clk <= SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0.sys_clk_clk


|AudioFX|SDRAMPLL:u1|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
sys_clk_clk <= SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll.outclk_0
sdram_clk_clk <= SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll.outclk_1
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|AudioFX|SDRAMPLL:u1|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|AudioFX|SDRAMPLL:u1|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|AudioFX|SDRAMPLL:u1|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AVConfig:u2
address[0] => address[0].IN1
address[1] => address[1].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
read => read.IN1
write => write.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
readdata[0] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[1] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[2] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[3] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[4] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[5] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[6] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[7] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[8] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[9] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[10] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[11] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[12] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[13] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[14] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[15] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[16] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[17] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[18] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[19] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[20] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[21] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[22] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[23] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[24] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[25] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[26] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[27] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[28] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[29] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[30] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
readdata[31] <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.readdata
waitrequest <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.waitrequest
clk => clk.IN1
I2C_SDAT <> AVConfig_audio_and_video_config_0:audio_and_video_config_0.I2C_SDAT
I2C_SCLK <= AVConfig_audio_and_video_config_0:audio_and_video_config_0.I2C_SCLK
reset => reset.IN1


|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0
clk => clk.IN2
reset => internal_reset.IN1
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => internal_reset.IN1
byteenable[1] => always3.IN1
byteenable[2] => always3.IN1
byteenable[3] => ~NO_FANOUT~
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => waitrequest.IN1
write => always3.IN1
write => waitrequest.IN1
write => internal_reset.IN1
writedata[0] => address_reg.DATAB
writedata[0] => data_reg.DATAB
writedata[0] => internal_reset.IN1
writedata[1] => control_reg.DATAB
writedata[1] => address_reg.DATAB
writedata[1] => data_reg.DATAB
writedata[2] => control_reg.DATAB
writedata[2] => address_reg.DATAB
writedata[2] => data_reg.DATAB
writedata[3] => address_reg.DATAB
writedata[3] => data_reg.DATAB
writedata[4] => address_reg.DATAB
writedata[4] => data_reg.DATAB
writedata[5] => address_reg.DATAB
writedata[5] => data_reg.DATAB
writedata[6] => address_reg.DATAB
writedata[6] => data_reg.DATAB
writedata[7] => address_reg.DATAB
writedata[7] => data_reg.DATAB
writedata[8] => data_reg.DATAB
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => control_reg.DATAB
writedata[17] => control_reg.DATAB
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
I2C_SDAT <> altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_data
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCEN <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_en
I2C_SCLK <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_clk


|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
clk => auto_init_error~reg0.CLK
clk => auto_init_complete~reg0.CLK
clk => rom_address[0]~reg0.CLK
clk => rom_address[1]~reg0.CLK
clk => rom_address[2]~reg0.CLK
clk => rom_address[3]~reg0.CLK
clk => rom_address[4]~reg0.CLK
clk => rom_address[5]~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => auto_init_complete.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always4.IN1
transfer_complete => always1.IN1
transfer_complete => toggle_next_transfer.IN1
rom_data[0] => data_out.DATAA
rom_data[1] => data_out.DATAA
rom_data[2] => data_out.DATAA
rom_data[3] => data_out.DATAA
rom_data[4] => data_out.DATAA
rom_data[5] => data_out.DATAA
rom_data[6] => data_out.DATAA
rom_data[7] => data_out.DATAA
rom_data[8] => data_out.DATAA
rom_data[9] => data_out.DATAA
rom_data[10] => data_out.DATAA
rom_data[11] => data_out.DATAA
rom_data[12] => data_out.DATAA
rom_data[13] => data_out.DATAA
rom_data[14] => data_out.DATAA
rom_data[15] => data_out.DATAA
rom_data[16] => data_out.DATAA
rom_data[17] => data_out.DATAA
rom_data[18] => data_out.DATAA
rom_data[19] => data_out.DATAA
rom_data[20] => data_out.DATAA
rom_data[21] => data_out.DATAA
rom_data[22] => data_out.DATAA
rom_data[23] => data_out.DATAA
rom_data[24] => data_out.DATAA
rom_data[25] => data_out.DATAA
rom_data[26] => data_out.DATAA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[0] <= rom_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= rom_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= rom_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= rom_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= rom_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= rom_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
rom_address[0] => rom_address[0].IN2
rom_address[1] => rom_address[1].IN2
rom_address[2] => rom_address[2].IN2
rom_address[3] => rom_address[3].IN2
rom_address[4] => rom_address[4].IN2
rom_address[5] => rom_address[5].IN2
rom_data[0] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[1] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[10] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[11] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[16] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[17] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[18] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[19] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[20] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[21] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[23] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[26] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
rom_address[0] => Decoder0.IN5
rom_address[1] => Decoder0.IN4
rom_address[2] => Decoder0.IN3
rom_address[3] => Decoder0.IN2
rom_address[4] => Decoder0.IN1
rom_address[5] => Decoder0.IN0
rom_data[0] <= <GND>
rom_data[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= <GND>
rom_data[10] <= <GND>
rom_data[11] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= <GND>
rom_data[16] <= <GND>
rom_data[17] <= <GND>
rom_data[18] <= <GND>
rom_data[19] <= <GND>
rom_data[20] <= <GND>
rom_data[21] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= <GND>
rom_data[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= <GND>
rom_data[26] <= <GND>


|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
rom_address[0] => Ram0.RADDR
rom_address[1] => Ram0.RADDR1
rom_address[2] => Ram0.RADDR2
rom_address[3] => Ram0.RADDR3
rom_address[4] => Ram0.RADDR4
rom_address[5] => Ram0.RADDR5
rom_data[0] <= <GND>
rom_data[1] <= Ram0.DATAOUT
rom_data[2] <= Ram0.DATAOUT1
rom_data[3] <= Ram0.DATAOUT2
rom_data[4] <= Ram0.DATAOUT3
rom_data[5] <= Ram0.DATAOUT4
rom_data[6] <= Ram0.DATAOUT5
rom_data[7] <= Ram0.DATAOUT6
rom_data[8] <= Ram0.DATAOUT7
rom_data[9] <= <GND>
rom_data[10] <= Ram0.DATAOUT8
rom_data[11] <= Ram0.DATAOUT9
rom_data[12] <= Ram0.DATAOUT10
rom_data[13] <= Ram0.DATAOUT11
rom_data[14] <= Ram0.DATAOUT12
rom_data[15] <= Ram0.DATAOUT13
rom_data[16] <= Ram0.DATAOUT14
rom_data[17] <= Ram0.DATAOUT15
rom_data[18] <= <GND>
rom_data[19] <= Ram0.DATAOUT16
rom_data[20] <= Ram0.DATAOUT17
rom_data[21] <= Ram0.DATAOUT18
rom_data[22] <= Ram0.DATAOUT19
rom_data[23] <= Ram0.DATAOUT20
rom_data[24] <= Ram0.DATAOUT21
rom_data[25] <= Ram0.DATAOUT22
rom_data[26] <= Ram0.DATAOUT23


|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
clk => clk.IN1
reset => reset.IN1
start_transfer => always1.IN1
start_transfer => transfer_complete.OUTPUTSELECT
data_in[0] => shiftreg_data.DATAB
data_in[1] => shiftreg_data.DATAB
data_in[2] => shiftreg_data.DATAB
data_in[3] => shiftreg_data.DATAB
data_in[4] => shiftreg_data.DATAB
data_in[5] => shiftreg_data.DATAB
data_in[6] => shiftreg_data.DATAB
data_in[7] => shiftreg_data.DATAB
data_in[8] => shiftreg_data.DATAB
data_in[9] => shiftreg_data.DATAB
data_in[10] => shiftreg_data.DATAB
data_in[11] => shiftreg_data.DATAB
data_in[12] => shiftreg_data.DATAB
data_in[13] => shiftreg_data.DATAB
data_in[14] => shiftreg_data.DATAB
data_in[15] => shiftreg_data.DATAB
data_in[16] => shiftreg_data.DATAB
data_in[17] => shiftreg_data.DATAB
data_in[18] => shiftreg_data.DATAB
data_in[19] => shiftreg_data.DATAB
data_in[20] => shiftreg_data.DATAB
data_in[21] => shiftreg_data.DATAB
data_in[22] => shiftreg_data.DATAB
data_in[23] => shiftreg_data.DATAB
data_in[24] => shiftreg_data.DATAB
data_in[25] => shiftreg_data.DATAB
data_in[26] => shiftreg_data.DATAB
transfer_mask[0] => shiftreg_mask.DATAB
transfer_mask[1] => shiftreg_mask.DATAB
transfer_mask[2] => shiftreg_mask.DATAB
transfer_mask[3] => shiftreg_mask.DATAB
transfer_mask[4] => shiftreg_mask.DATAB
transfer_mask[5] => shiftreg_mask.DATAB
transfer_mask[6] => shiftreg_mask.DATAB
transfer_mask[7] => shiftreg_mask.DATAB
transfer_mask[8] => shiftreg_mask.DATAB
transfer_mask[9] => shiftreg_mask.DATAB
transfer_mask[10] => shiftreg_mask.DATAB
transfer_mask[11] => shiftreg_mask.DATAB
transfer_mask[12] => shiftreg_mask.DATAB
transfer_mask[13] => shiftreg_mask.DATAB
transfer_mask[14] => shiftreg_mask.DATAB
transfer_mask[15] => shiftreg_mask.DATAB
transfer_mask[16] => shiftreg_mask.DATAB
transfer_mask[17] => shiftreg_mask.DATAB
transfer_mask[18] => shiftreg_mask.DATAB
transfer_mask[19] => shiftreg_mask.DATAB
transfer_mask[20] => shiftreg_mask.DATAB
transfer_mask[21] => shiftreg_mask.DATAB
transfer_mask[22] => shiftreg_mask.DATAB
transfer_mask[23] => shiftreg_mask.DATAB
transfer_mask[24] => shiftreg_mask.DATAB
transfer_mask[25] => shiftreg_mask.DATAB
transfer_mask[26] => shiftreg_mask.DATAB
restart_counter[0] => counter.DATAB
restart_counter[1] => counter.DATAB
restart_counter[2] => counter.DATAB
restart_counter[3] => counter.DATAB
restart_counter[4] => counter.DATAB
restart_data_in[0] => shiftreg_data.DATAB
restart_data_in[1] => shiftreg_data.DATAB
restart_data_in[2] => shiftreg_data.DATAB
restart_data_in[3] => shiftreg_data.DATAB
restart_data_in[4] => shiftreg_data.DATAB
restart_data_in[5] => shiftreg_data.DATAB
restart_data_in[6] => shiftreg_data.DATAB
restart_data_in[7] => shiftreg_data.DATAB
restart_data_in[8] => shiftreg_data.DATAB
restart_data_in[9] => shiftreg_data.DATAB
restart_data_in[10] => shiftreg_data.DATAB
restart_data_in[11] => shiftreg_data.DATAB
restart_data_in[12] => shiftreg_data.DATAB
restart_data_in[13] => shiftreg_data.DATAB
restart_data_in[14] => shiftreg_data.DATAB
restart_data_in[15] => shiftreg_data.DATAB
restart_data_in[16] => shiftreg_data.DATAB
restart_data_in[17] => shiftreg_data.DATAB
restart_data_in[18] => shiftreg_data.DATAB
restart_data_in[19] => shiftreg_data.DATAB
restart_data_in[20] => shiftreg_data.DATAB
restart_data_in[21] => shiftreg_data.DATAB
restart_data_in[22] => shiftreg_data.DATAB
restart_data_in[23] => shiftreg_data.DATAB
restart_data_in[24] => shiftreg_data.DATAB
restart_data_in[25] => shiftreg_data.DATAB
restart_data_in[26] => shiftreg_data.DATAB
restart_transfer_mask[0] => shiftreg_mask.DATAB
restart_transfer_mask[1] => shiftreg_mask.DATAB
restart_transfer_mask[2] => shiftreg_mask.DATAB
restart_transfer_mask[3] => shiftreg_mask.DATAB
restart_transfer_mask[4] => shiftreg_mask.DATAB
restart_transfer_mask[5] => shiftreg_mask.DATAB
restart_transfer_mask[6] => shiftreg_mask.DATAB
restart_transfer_mask[7] => shiftreg_mask.DATAB
restart_transfer_mask[8] => shiftreg_mask.DATAB
restart_transfer_mask[9] => shiftreg_mask.DATAB
restart_transfer_mask[10] => shiftreg_mask.DATAB
restart_transfer_mask[11] => shiftreg_mask.DATAB
restart_transfer_mask[12] => shiftreg_mask.DATAB
restart_transfer_mask[13] => shiftreg_mask.DATAB
restart_transfer_mask[14] => shiftreg_mask.DATAB
restart_transfer_mask[15] => shiftreg_mask.DATAB
restart_transfer_mask[16] => shiftreg_mask.DATAB
restart_transfer_mask[17] => shiftreg_mask.DATAB
restart_transfer_mask[18] => shiftreg_mask.DATAB
restart_transfer_mask[19] => shiftreg_mask.DATAB
restart_transfer_mask[20] => shiftreg_mask.DATAB
restart_transfer_mask[21] => shiftreg_mask.DATAB
restart_transfer_mask[22] => shiftreg_mask.DATAB
restart_transfer_mask[23] => shiftreg_mask.DATAB
restart_transfer_mask[24] => shiftreg_mask.DATAB
restart_transfer_mask[25] => shiftreg_mask.DATAB
restart_transfer_mask[26] => shiftreg_mask.DATAB
serial_data <> serial_data
serial_clk <= serial_clk.DB_MAX_OUTPUT_PORT_TYPE
serial_en <= serial_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= shiftreg_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= shiftreg_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= shiftreg_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= shiftreg_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= shiftreg_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= shiftreg_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= shiftreg_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= shiftreg_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= shiftreg_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= shiftreg_data[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= shiftreg_data[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= shiftreg_data[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= shiftreg_data[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= shiftreg_data[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= shiftreg_data[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= shiftreg_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= shiftreg_data[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= shiftreg_data[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= shiftreg_data[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= shiftreg_data[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= shiftreg_data[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= shiftreg_data[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= shiftreg_data[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= shiftreg_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= shiftreg_data[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= shiftreg_data[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= shiftreg_data[26].DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AudioCodec:u3
to_dac_left_channel_data[0] => to_dac_left_channel_data[0].IN1
to_dac_left_channel_data[1] => to_dac_left_channel_data[1].IN1
to_dac_left_channel_data[2] => to_dac_left_channel_data[2].IN1
to_dac_left_channel_data[3] => to_dac_left_channel_data[3].IN1
to_dac_left_channel_data[4] => to_dac_left_channel_data[4].IN1
to_dac_left_channel_data[5] => to_dac_left_channel_data[5].IN1
to_dac_left_channel_data[6] => to_dac_left_channel_data[6].IN1
to_dac_left_channel_data[7] => to_dac_left_channel_data[7].IN1
to_dac_left_channel_data[8] => to_dac_left_channel_data[8].IN1
to_dac_left_channel_data[9] => to_dac_left_channel_data[9].IN1
to_dac_left_channel_data[10] => to_dac_left_channel_data[10].IN1
to_dac_left_channel_data[11] => to_dac_left_channel_data[11].IN1
to_dac_left_channel_data[12] => to_dac_left_channel_data[12].IN1
to_dac_left_channel_data[13] => to_dac_left_channel_data[13].IN1
to_dac_left_channel_data[14] => to_dac_left_channel_data[14].IN1
to_dac_left_channel_data[15] => to_dac_left_channel_data[15].IN1
to_dac_left_channel_valid => to_dac_left_channel_valid.IN1
to_dac_left_channel_ready <= AudioCodec_audio_0:audio_0.to_dac_left_channel_ready
from_adc_left_channel_ready => from_adc_left_channel_ready.IN1
from_adc_left_channel_data[0] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[1] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[2] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[3] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[4] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[5] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[6] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[7] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[8] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[9] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[10] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[11] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[12] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[13] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[14] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[15] <= AudioCodec_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_valid <= AudioCodec_audio_0:audio_0.from_adc_left_channel_valid
to_dac_right_channel_data[0] => to_dac_right_channel_data[0].IN1
to_dac_right_channel_data[1] => to_dac_right_channel_data[1].IN1
to_dac_right_channel_data[2] => to_dac_right_channel_data[2].IN1
to_dac_right_channel_data[3] => to_dac_right_channel_data[3].IN1
to_dac_right_channel_data[4] => to_dac_right_channel_data[4].IN1
to_dac_right_channel_data[5] => to_dac_right_channel_data[5].IN1
to_dac_right_channel_data[6] => to_dac_right_channel_data[6].IN1
to_dac_right_channel_data[7] => to_dac_right_channel_data[7].IN1
to_dac_right_channel_data[8] => to_dac_right_channel_data[8].IN1
to_dac_right_channel_data[9] => to_dac_right_channel_data[9].IN1
to_dac_right_channel_data[10] => to_dac_right_channel_data[10].IN1
to_dac_right_channel_data[11] => to_dac_right_channel_data[11].IN1
to_dac_right_channel_data[12] => to_dac_right_channel_data[12].IN1
to_dac_right_channel_data[13] => to_dac_right_channel_data[13].IN1
to_dac_right_channel_data[14] => to_dac_right_channel_data[14].IN1
to_dac_right_channel_data[15] => to_dac_right_channel_data[15].IN1
to_dac_right_channel_valid => to_dac_right_channel_valid.IN1
to_dac_right_channel_ready <= AudioCodec_audio_0:audio_0.to_dac_right_channel_ready
from_adc_right_channel_ready => from_adc_right_channel_ready.IN1
from_adc_right_channel_data[0] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[1] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[2] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[3] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[4] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[5] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[6] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[7] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[8] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[9] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[10] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[11] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[12] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[13] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[14] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[15] <= AudioCodec_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_valid <= AudioCodec_audio_0:audio_0.from_adc_right_channel_valid
clk => clk.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_DACDAT <= AudioCodec_audio_0:audio_0.AUD_DACDAT
AUD_DACLRCK => AUD_DACLRCK.IN1
reset => reset.IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0
clk => clk.IN5
reset => reset.IN5
from_adc_left_channel_ready => comb.IN1
from_adc_right_channel_ready => comb.IN1
to_dac_left_channel_data[0] => to_dac_left_channel_data[0].IN1
to_dac_left_channel_data[1] => to_dac_left_channel_data[1].IN1
to_dac_left_channel_data[2] => to_dac_left_channel_data[2].IN1
to_dac_left_channel_data[3] => to_dac_left_channel_data[3].IN1
to_dac_left_channel_data[4] => to_dac_left_channel_data[4].IN1
to_dac_left_channel_data[5] => to_dac_left_channel_data[5].IN1
to_dac_left_channel_data[6] => to_dac_left_channel_data[6].IN1
to_dac_left_channel_data[7] => to_dac_left_channel_data[7].IN1
to_dac_left_channel_data[8] => to_dac_left_channel_data[8].IN1
to_dac_left_channel_data[9] => to_dac_left_channel_data[9].IN1
to_dac_left_channel_data[10] => to_dac_left_channel_data[10].IN1
to_dac_left_channel_data[11] => to_dac_left_channel_data[11].IN1
to_dac_left_channel_data[12] => to_dac_left_channel_data[12].IN1
to_dac_left_channel_data[13] => to_dac_left_channel_data[13].IN1
to_dac_left_channel_data[14] => to_dac_left_channel_data[14].IN1
to_dac_left_channel_data[15] => to_dac_left_channel_data[15].IN1
to_dac_left_channel_valid => comb.IN1
to_dac_right_channel_data[0] => to_dac_right_channel_data[0].IN1
to_dac_right_channel_data[1] => to_dac_right_channel_data[1].IN1
to_dac_right_channel_data[2] => to_dac_right_channel_data[2].IN1
to_dac_right_channel_data[3] => to_dac_right_channel_data[3].IN1
to_dac_right_channel_data[4] => to_dac_right_channel_data[4].IN1
to_dac_right_channel_data[5] => to_dac_right_channel_data[5].IN1
to_dac_right_channel_data[6] => to_dac_right_channel_data[6].IN1
to_dac_right_channel_data[7] => to_dac_right_channel_data[7].IN1
to_dac_right_channel_data[8] => to_dac_right_channel_data[8].IN1
to_dac_right_channel_data[9] => to_dac_right_channel_data[9].IN1
to_dac_right_channel_data[10] => to_dac_right_channel_data[10].IN1
to_dac_right_channel_data[11] => to_dac_right_channel_data[11].IN1
to_dac_right_channel_data[12] => to_dac_right_channel_data[12].IN1
to_dac_right_channel_data[13] => to_dac_right_channel_data[13].IN1
to_dac_right_channel_data[14] => to_dac_right_channel_data[14].IN1
to_dac_right_channel_data[15] => to_dac_right_channel_data[15].IN1
to_dac_right_channel_valid => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
from_adc_left_channel_data[0] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[1] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[2] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[3] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[4] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[5] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[6] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[7] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[8] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[9] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[10] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[11] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[12] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[13] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[14] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[15] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
from_adc_right_channel_data[0] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[1] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[2] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[3] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[4] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[5] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[6] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[7] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[8] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[9] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[10] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[11] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[12] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[13] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[14] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[15] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_valid <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_ready <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_ready <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= altera_up_audio_out_serializer:Audio_Out_Serializer.serial_audio_out_data


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[0] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[1] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[0] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[1] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[0] => left_channel_data[0].IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data_en => comb.IN1
right_channel_data[0] => right_channel_data[0].IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_9ba1:auto_generated.data[0]
data[1] => scfifo_9ba1:auto_generated.data[1]
data[2] => scfifo_9ba1:auto_generated.data[2]
data[3] => scfifo_9ba1:auto_generated.data[3]
data[4] => scfifo_9ba1:auto_generated.data[4]
data[5] => scfifo_9ba1:auto_generated.data[5]
data[6] => scfifo_9ba1:auto_generated.data[6]
data[7] => scfifo_9ba1:auto_generated.data[7]
data[8] => scfifo_9ba1:auto_generated.data[8]
data[9] => scfifo_9ba1:auto_generated.data[9]
data[10] => scfifo_9ba1:auto_generated.data[10]
data[11] => scfifo_9ba1:auto_generated.data[11]
data[12] => scfifo_9ba1:auto_generated.data[12]
data[13] => scfifo_9ba1:auto_generated.data[13]
data[14] => scfifo_9ba1:auto_generated.data[14]
data[15] => scfifo_9ba1:auto_generated.data[15]
q[0] <= scfifo_9ba1:auto_generated.q[0]
q[1] <= scfifo_9ba1:auto_generated.q[1]
q[2] <= scfifo_9ba1:auto_generated.q[2]
q[3] <= scfifo_9ba1:auto_generated.q[3]
q[4] <= scfifo_9ba1:auto_generated.q[4]
q[5] <= scfifo_9ba1:auto_generated.q[5]
q[6] <= scfifo_9ba1:auto_generated.q[6]
q[7] <= scfifo_9ba1:auto_generated.q[7]
q[8] <= scfifo_9ba1:auto_generated.q[8]
q[9] <= scfifo_9ba1:auto_generated.q[9]
q[10] <= scfifo_9ba1:auto_generated.q[10]
q[11] <= scfifo_9ba1:auto_generated.q[11]
q[12] <= scfifo_9ba1:auto_generated.q[12]
q[13] <= scfifo_9ba1:auto_generated.q[13]
q[14] <= scfifo_9ba1:auto_generated.q[14]
q[15] <= scfifo_9ba1:auto_generated.q[15]
wrreq => scfifo_9ba1:auto_generated.wrreq
rdreq => scfifo_9ba1:auto_generated.rdreq
clock => scfifo_9ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_9ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9ba1:auto_generated.empty
full <= scfifo_9ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_9ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_9ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_9ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_9ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_9ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_9ba1:auto_generated.usedw[6]


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated
clock => a_dpfifo_s2a1:dpfifo.clock
data[0] => a_dpfifo_s2a1:dpfifo.data[0]
data[1] => a_dpfifo_s2a1:dpfifo.data[1]
data[2] => a_dpfifo_s2a1:dpfifo.data[2]
data[3] => a_dpfifo_s2a1:dpfifo.data[3]
data[4] => a_dpfifo_s2a1:dpfifo.data[4]
data[5] => a_dpfifo_s2a1:dpfifo.data[5]
data[6] => a_dpfifo_s2a1:dpfifo.data[6]
data[7] => a_dpfifo_s2a1:dpfifo.data[7]
data[8] => a_dpfifo_s2a1:dpfifo.data[8]
data[9] => a_dpfifo_s2a1:dpfifo.data[9]
data[10] => a_dpfifo_s2a1:dpfifo.data[10]
data[11] => a_dpfifo_s2a1:dpfifo.data[11]
data[12] => a_dpfifo_s2a1:dpfifo.data[12]
data[13] => a_dpfifo_s2a1:dpfifo.data[13]
data[14] => a_dpfifo_s2a1:dpfifo.data[14]
data[15] => a_dpfifo_s2a1:dpfifo.data[15]
empty <= a_dpfifo_s2a1:dpfifo.empty
full <= a_dpfifo_s2a1:dpfifo.full
q[0] <= a_dpfifo_s2a1:dpfifo.q[0]
q[1] <= a_dpfifo_s2a1:dpfifo.q[1]
q[2] <= a_dpfifo_s2a1:dpfifo.q[2]
q[3] <= a_dpfifo_s2a1:dpfifo.q[3]
q[4] <= a_dpfifo_s2a1:dpfifo.q[4]
q[5] <= a_dpfifo_s2a1:dpfifo.q[5]
q[6] <= a_dpfifo_s2a1:dpfifo.q[6]
q[7] <= a_dpfifo_s2a1:dpfifo.q[7]
q[8] <= a_dpfifo_s2a1:dpfifo.q[8]
q[9] <= a_dpfifo_s2a1:dpfifo.q[9]
q[10] <= a_dpfifo_s2a1:dpfifo.q[10]
q[11] <= a_dpfifo_s2a1:dpfifo.q[11]
q[12] <= a_dpfifo_s2a1:dpfifo.q[12]
q[13] <= a_dpfifo_s2a1:dpfifo.q[13]
q[14] <= a_dpfifo_s2a1:dpfifo.q[14]
q[15] <= a_dpfifo_s2a1:dpfifo.q[15]
rdreq => a_dpfifo_s2a1:dpfifo.rreq
sclr => a_dpfifo_s2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_s2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_s2a1:dpfifo.wreq


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo
clock => altsyncram_r3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_r3i1:FIFOram.data_a[0]
data[1] => altsyncram_r3i1:FIFOram.data_a[1]
data[2] => altsyncram_r3i1:FIFOram.data_a[2]
data[3] => altsyncram_r3i1:FIFOram.data_a[3]
data[4] => altsyncram_r3i1:FIFOram.data_a[4]
data[5] => altsyncram_r3i1:FIFOram.data_a[5]
data[6] => altsyncram_r3i1:FIFOram.data_a[6]
data[7] => altsyncram_r3i1:FIFOram.data_a[7]
data[8] => altsyncram_r3i1:FIFOram.data_a[8]
data[9] => altsyncram_r3i1:FIFOram.data_a[9]
data[10] => altsyncram_r3i1:FIFOram.data_a[10]
data[11] => altsyncram_r3i1:FIFOram.data_a[11]
data[12] => altsyncram_r3i1:FIFOram.data_a[12]
data[13] => altsyncram_r3i1:FIFOram.data_a[13]
data[14] => altsyncram_r3i1:FIFOram.data_a[14]
data[15] => altsyncram_r3i1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r3i1:FIFOram.q_b[0]
q[1] <= altsyncram_r3i1:FIFOram.q_b[1]
q[2] <= altsyncram_r3i1:FIFOram.q_b[2]
q[3] <= altsyncram_r3i1:FIFOram.q_b[3]
q[4] <= altsyncram_r3i1:FIFOram.q_b[4]
q[5] <= altsyncram_r3i1:FIFOram.q_b[5]
q[6] <= altsyncram_r3i1:FIFOram.q_b[6]
q[7] <= altsyncram_r3i1:FIFOram.q_b[7]
q[8] <= altsyncram_r3i1:FIFOram.q_b[8]
q[9] <= altsyncram_r3i1:FIFOram.q_b[9]
q[10] <= altsyncram_r3i1:FIFOram.q_b[10]
q[11] <= altsyncram_r3i1:FIFOram.q_b[11]
q[12] <= altsyncram_r3i1:FIFOram.q_b[12]
q[13] <= altsyncram_r3i1:FIFOram.q_b[13]
q[14] <= altsyncram_r3i1:FIFOram.q_b[14]
q[15] <= altsyncram_r3i1:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_r3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|AudioFX|AudioCodec:u3|AudioCodec_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|AudioFX|sdram_controller:u4
wr_addr[0] => haddr_r.DATAB
wr_addr[1] => haddr_r.DATAB
wr_addr[2] => haddr_r.DATAB
wr_addr[3] => haddr_r.DATAB
wr_addr[4] => haddr_r.DATAB
wr_addr[5] => haddr_r.DATAB
wr_addr[6] => haddr_r.DATAB
wr_addr[7] => haddr_r.DATAB
wr_addr[8] => haddr_r.DATAB
wr_addr[9] => haddr_r.DATAB
wr_addr[10] => haddr_r.DATAB
wr_addr[11] => haddr_r.DATAB
wr_addr[12] => haddr_r.DATAB
wr_addr[13] => haddr_r.DATAB
wr_addr[14] => haddr_r.DATAB
wr_addr[15] => haddr_r.DATAB
wr_addr[16] => haddr_r.DATAB
wr_addr[17] => haddr_r.DATAB
wr_addr[18] => haddr_r.DATAB
wr_addr[19] => haddr_r.DATAB
wr_addr[20] => haddr_r.DATAB
wr_addr[21] => haddr_r.DATAB
wr_addr[22] => haddr_r.DATAB
wr_addr[23] => haddr_r.DATAB
wr_data[0] => wr_data_r.DATAB
wr_data[1] => wr_data_r.DATAB
wr_data[2] => wr_data_r.DATAB
wr_data[3] => wr_data_r.DATAB
wr_data[4] => wr_data_r.DATAB
wr_data[5] => wr_data_r.DATAB
wr_data[6] => wr_data_r.DATAB
wr_data[7] => wr_data_r.DATAB
wr_data[8] => wr_data_r.DATAB
wr_data[9] => wr_data_r.DATAB
wr_data[10] => wr_data_r.DATAB
wr_data[11] => wr_data_r.DATAB
wr_data[12] => wr_data_r.DATAB
wr_data[13] => wr_data_r.DATAB
wr_data[14] => wr_data_r.DATAB
wr_data[15] => wr_data_r.DATAB
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => next.DATAA
wr_enable => next.DATAA
wr_enable => command_nxt.DATAA
rd_addr[0] => haddr_r.DATAB
rd_addr[1] => haddr_r.DATAB
rd_addr[2] => haddr_r.DATAB
rd_addr[3] => haddr_r.DATAB
rd_addr[4] => haddr_r.DATAB
rd_addr[5] => haddr_r.DATAB
rd_addr[6] => haddr_r.DATAB
rd_addr[7] => haddr_r.DATAB
rd_addr[8] => haddr_r.DATAB
rd_addr[9] => haddr_r.DATAB
rd_addr[10] => haddr_r.DATAB
rd_addr[11] => haddr_r.DATAB
rd_addr[12] => haddr_r.DATAB
rd_addr[13] => haddr_r.DATAB
rd_addr[14] => haddr_r.DATAB
rd_addr[15] => haddr_r.DATAB
rd_addr[16] => haddr_r.DATAB
rd_addr[17] => haddr_r.DATAB
rd_addr[18] => haddr_r.DATAB
rd_addr[19] => haddr_r.DATAB
rd_addr[20] => haddr_r.DATAB
rd_addr[21] => haddr_r.DATAB
rd_addr[22] => haddr_r.DATAB
rd_addr[23] => haddr_r.DATAB
rd_data[0] <= rd_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data_r[15].DB_MAX_OUTPUT_PORT_TYPE
rd_ready <= rd_ready_r.DB_MAX_OUTPUT_PORT_TYPE
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => next.OUTPUTSELECT
rd_enable => next.OUTPUTSELECT
rd_enable => command_nxt.OUTPUTSELECT
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => state_cnt.OUTPUTSELECT
rst_n => state_cnt.OUTPUTSELECT
rst_n => state_cnt.OUTPUTSELECT
rst_n => state_cnt.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => busy.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => rd_ready_r.ENA
clk => refresh_cnt[0].CLK
clk => refresh_cnt[1].CLK
clk => refresh_cnt[2].CLK
clk => refresh_cnt[3].CLK
clk => refresh_cnt[4].CLK
clk => refresh_cnt[5].CLK
clk => refresh_cnt[6].CLK
clk => refresh_cnt[7].CLK
clk => refresh_cnt[8].CLK
clk => refresh_cnt[9].CLK
clk => rd_ready_r.CLK
clk => busy~reg0.CLK
clk => rd_data_r[0].CLK
clk => rd_data_r[1].CLK
clk => rd_data_r[2].CLK
clk => rd_data_r[3].CLK
clk => rd_data_r[4].CLK
clk => rd_data_r[5].CLK
clk => rd_data_r[6].CLK
clk => rd_data_r[7].CLK
clk => rd_data_r[8].CLK
clk => rd_data_r[9].CLK
clk => rd_data_r[10].CLK
clk => rd_data_r[11].CLK
clk => rd_data_r[12].CLK
clk => rd_data_r[13].CLK
clk => rd_data_r[14].CLK
clk => rd_data_r[15].CLK
clk => wr_data_r[0].CLK
clk => wr_data_r[1].CLK
clk => wr_data_r[2].CLK
clk => wr_data_r[3].CLK
clk => wr_data_r[4].CLK
clk => wr_data_r[5].CLK
clk => wr_data_r[6].CLK
clk => wr_data_r[7].CLK
clk => wr_data_r[8].CLK
clk => wr_data_r[9].CLK
clk => wr_data_r[10].CLK
clk => wr_data_r[11].CLK
clk => wr_data_r[12].CLK
clk => wr_data_r[13].CLK
clk => wr_data_r[14].CLK
clk => wr_data_r[15].CLK
clk => haddr_r[0].CLK
clk => haddr_r[1].CLK
clk => haddr_r[2].CLK
clk => haddr_r[3].CLK
clk => haddr_r[4].CLK
clk => haddr_r[5].CLK
clk => haddr_r[6].CLK
clk => haddr_r[7].CLK
clk => haddr_r[8].CLK
clk => haddr_r[9].CLK
clk => haddr_r[10].CLK
clk => haddr_r[11].CLK
clk => haddr_r[12].CLK
clk => haddr_r[13].CLK
clk => haddr_r[14].CLK
clk => haddr_r[15].CLK
clk => haddr_r[16].CLK
clk => haddr_r[17].CLK
clk => haddr_r[18].CLK
clk => haddr_r[19].CLK
clk => haddr_r[20].CLK
clk => haddr_r[21].CLK
clk => haddr_r[22].CLK
clk => haddr_r[23].CLK
clk => state_cnt[0].CLK
clk => state_cnt[1].CLK
clk => state_cnt[2].CLK
clk => state_cnt[3].CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => command[4].CLK
clk => command[5].CLK
clk => command[6].CLK
clk => command[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE
bank_addr[0] <= bank_addr.DB_MAX_OUTPUT_PORT_TYPE
bank_addr[1] <= bank_addr.DB_MAX_OUTPUT_PORT_TYPE
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
data[8] <> data[8]
data[9] <> data[9]
data[10] <> data[10]
data[11] <> data[11]
data[12] <> data[12]
data[13] <> data[13]
data[14] <> data[14]
data[15] <> data[15]
clock_enable <= command[7].DB_MAX_OUTPUT_PORT_TYPE
cs_n <= command[6].DB_MAX_OUTPUT_PORT_TYPE
ras_n <= command[5].DB_MAX_OUTPUT_PORT_TYPE
cas_n <= command[4].DB_MAX_OUTPUT_PORT_TYPE
we_n <= command[3].DB_MAX_OUTPUT_PORT_TYPE
data_mask_low <= state[4].DB_MAX_OUTPUT_PORT_TYPE
data_mask_high <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|SampleStorage:LChan
clk50 => ~NO_FANOUT~
clk100 => wdata[0]~reg0.CLK
clk100 => wdata[1]~reg0.CLK
clk100 => wdata[2]~reg0.CLK
clk100 => wdata[3]~reg0.CLK
clk100 => wdata[4]~reg0.CLK
clk100 => wdata[5]~reg0.CLK
clk100 => wdata[6]~reg0.CLK
clk100 => wdata[7]~reg0.CLK
clk100 => wdata[8]~reg0.CLK
clk100 => wdata[9]~reg0.CLK
clk100 => wdata[10]~reg0.CLK
clk100 => wdata[11]~reg0.CLK
clk100 => wdata[12]~reg0.CLK
clk100 => wdata[13]~reg0.CLK
clk100 => wdata[14]~reg0.CLK
clk100 => wdata[15]~reg0.CLK
clk100 => odata[0]~reg0.CLK
clk100 => odata[1]~reg0.CLK
clk100 => odata[2]~reg0.CLK
clk100 => odata[3]~reg0.CLK
clk100 => odata[4]~reg0.CLK
clk100 => odata[5]~reg0.CLK
clk100 => odata[6]~reg0.CLK
clk100 => odata[7]~reg0.CLK
clk100 => odata[8]~reg0.CLK
clk100 => odata[9]~reg0.CLK
clk100 => odata[10]~reg0.CLK
clk100 => odata[11]~reg0.CLK
clk100 => odata[12]~reg0.CLK
clk100 => odata[13]~reg0.CLK
clk100 => odata[14]~reg0.CLK
clk100 => odata[15]~reg0.CLK
clk100 => ovalid~reg0.CLK
clk100 => iready~reg0.CLK
clk100 => busy_last.CLK
clk100 => wmax.CLK
clk100 => flg.CLK
clk100 => write~reg0.CLK
clk100 => read~reg0.CLK
clk100 => wdata_next[0].CLK
clk100 => wdata_next[1].CLK
clk100 => wdata_next[2].CLK
clk100 => wdata_next[3].CLK
clk100 => wdata_next[4].CLK
clk100 => wdata_next[5].CLK
clk100 => wdata_next[6].CLK
clk100 => wdata_next[7].CLK
clk100 => wdata_next[8].CLK
clk100 => wdata_next[9].CLK
clk100 => wdata_next[10].CLK
clk100 => wdata_next[11].CLK
clk100 => wdata_next[12].CLK
clk100 => wdata_next[13].CLK
clk100 => wdata_next[14].CLK
clk100 => wdata_next[15].CLK
clk100 => odata_next[0].CLK
clk100 => odata_next[1].CLK
clk100 => odata_next[2].CLK
clk100 => odata_next[3].CLK
clk100 => odata_next[4].CLK
clk100 => odata_next[5].CLK
clk100 => odata_next[6].CLK
clk100 => odata_next[7].CLK
clk100 => odata_next[8].CLK
clk100 => odata_next[9].CLK
clk100 => odata_next[10].CLK
clk100 => odata_next[11].CLK
clk100 => odata_next[12].CLK
clk100 => odata_next[13].CLK
clk100 => odata_next[14].CLK
clk100 => odata_next[15].CLK
clk100 => ovalid_next.CLK
clk100 => iready_next.CLK
clk100 => waddress[0].CLK
clk100 => waddress[1].CLK
clk100 => waddress[2].CLK
clk100 => waddress[3].CLK
clk100 => waddress[4].CLK
clk100 => waddress[5].CLK
clk100 => waddress[6].CLK
clk100 => waddress[7].CLK
clk100 => waddress[8].CLK
clk100 => waddress[9].CLK
clk100 => waddress[10].CLK
clk100 => waddress[11].CLK
clk100 => waddress[12].CLK
clk100 => waddress[13].CLK
clk100 => waddress[14].CLK
clk100 => waddress[15].CLK
clk100 => waddress[16].CLK
clk100 => waddress[17].CLK
clk100 => waddress[18].CLK
clk100 => waddress[19].CLK
clk100 => waddress[20].CLK
clk100 => waddress[21].CLK
clk100 => waddress[22].CLK
clk100 => waddress[23].CLK
clk100 => raddress[0].CLK
clk100 => raddress[1].CLK
clk100 => raddress[2].CLK
clk100 => raddress[3].CLK
clk100 => raddress[4].CLK
clk100 => raddress[5].CLK
clk100 => raddress[6].CLK
clk100 => raddress[7].CLK
clk100 => raddress[8].CLK
clk100 => raddress[9].CLK
clk100 => raddress[10].CLK
clk100 => raddress[11].CLK
clk100 => raddress[12].CLK
clk100 => raddress[13].CLK
clk100 => raddress[14].CLK
clk100 => raddress[15].CLK
clk100 => raddress[16].CLK
clk100 => raddress[17].CLK
clk100 => raddress[18].CLK
clk100 => raddress[19].CLK
clk100 => raddress[20].CLK
clk100 => raddress[21].CLK
clk100 => raddress[22].CLK
clk100 => raddress[23].CLK
clk100 => state[0]~reg0.CLK
clk100 => state[1]~reg0.CLK
clk100 => state[2]~reg0.CLK
clk100 => state[3]~reg0.CLK
clk100 => state[4]~reg0.CLK
clk100 => wmax_next.CLK
rst => wmax_next.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => iready_next.OUTPUTSELECT
rst => ovalid_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => read.OUTPUTSELECT
rst => write.OUTPUTSELECT
rst => flg.OUTPUTSELECT
idata[0] => wdata_next.DATAB
idata[1] => wdata_next.DATAB
idata[2] => wdata_next.DATAB
idata[3] => wdata_next.DATAB
idata[4] => wdata_next.DATAB
idata[5] => wdata_next.DATAB
idata[6] => wdata_next.DATAB
idata[7] => wdata_next.DATAB
idata[8] => wdata_next.DATAB
idata[9] => wdata_next.DATAB
idata[10] => wdata_next.DATAB
idata[11] => wdata_next.DATAB
idata[12] => wdata_next.DATAB
idata[13] => wdata_next.DATAB
idata[14] => wdata_next.DATAB
idata[15] => wdata_next.DATAB
odata[0] <= odata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= odata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= odata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= odata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= odata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= odata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= odata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= odata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[8] <= odata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[9] <= odata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[10] <= odata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[11] <= odata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[12] <= odata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[13] <= odata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[14] <= odata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[15] <= odata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iready <= iready~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivalid => iready_next.OUTPUTSELECT
ivalid => Mux3.IN31
oready => always1.IN1
ovalid <= ovalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
read <= read~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => Mux0.IN31
read_ready => Mux1.IN31
read_ready => Mux2.IN31
read_ready => Mux3.IN30
raddr[0] <= raddress[0].DB_MAX_OUTPUT_PORT_TYPE
raddr[1] <= raddress[1].DB_MAX_OUTPUT_PORT_TYPE
raddr[2] <= raddress[2].DB_MAX_OUTPUT_PORT_TYPE
raddr[3] <= raddress[3].DB_MAX_OUTPUT_PORT_TYPE
raddr[4] <= raddress[4].DB_MAX_OUTPUT_PORT_TYPE
raddr[5] <= raddress[5].DB_MAX_OUTPUT_PORT_TYPE
raddr[6] <= raddress[6].DB_MAX_OUTPUT_PORT_TYPE
raddr[7] <= raddress[7].DB_MAX_OUTPUT_PORT_TYPE
raddr[8] <= raddress[8].DB_MAX_OUTPUT_PORT_TYPE
raddr[9] <= raddress[9].DB_MAX_OUTPUT_PORT_TYPE
raddr[10] <= raddress[10].DB_MAX_OUTPUT_PORT_TYPE
raddr[11] <= raddress[11].DB_MAX_OUTPUT_PORT_TYPE
raddr[12] <= raddress[12].DB_MAX_OUTPUT_PORT_TYPE
raddr[13] <= raddress[13].DB_MAX_OUTPUT_PORT_TYPE
raddr[14] <= raddress[14].DB_MAX_OUTPUT_PORT_TYPE
raddr[15] <= raddress[15].DB_MAX_OUTPUT_PORT_TYPE
raddr[16] <= raddress[16].DB_MAX_OUTPUT_PORT_TYPE
raddr[17] <= raddress[17].DB_MAX_OUTPUT_PORT_TYPE
raddr[18] <= raddress[18].DB_MAX_OUTPUT_PORT_TYPE
raddr[19] <= raddress[19].DB_MAX_OUTPUT_PORT_TYPE
raddr[20] <= raddress[20].DB_MAX_OUTPUT_PORT_TYPE
raddr[21] <= raddress[21].DB_MAX_OUTPUT_PORT_TYPE
raddr[22] <= raddress[22].DB_MAX_OUTPUT_PORT_TYPE
raddr[23] <= raddress[23].DB_MAX_OUTPUT_PORT_TYPE
raddr[24] <= channel.DB_MAX_OUTPUT_PORT_TYPE
waddr[0] <= waddress[0].DB_MAX_OUTPUT_PORT_TYPE
waddr[1] <= waddress[1].DB_MAX_OUTPUT_PORT_TYPE
waddr[2] <= waddress[2].DB_MAX_OUTPUT_PORT_TYPE
waddr[3] <= waddress[3].DB_MAX_OUTPUT_PORT_TYPE
waddr[4] <= waddress[4].DB_MAX_OUTPUT_PORT_TYPE
waddr[5] <= waddress[5].DB_MAX_OUTPUT_PORT_TYPE
waddr[6] <= waddress[6].DB_MAX_OUTPUT_PORT_TYPE
waddr[7] <= waddress[7].DB_MAX_OUTPUT_PORT_TYPE
waddr[8] <= waddress[8].DB_MAX_OUTPUT_PORT_TYPE
waddr[9] <= waddress[9].DB_MAX_OUTPUT_PORT_TYPE
waddr[10] <= waddress[10].DB_MAX_OUTPUT_PORT_TYPE
waddr[11] <= waddress[11].DB_MAX_OUTPUT_PORT_TYPE
waddr[12] <= waddress[12].DB_MAX_OUTPUT_PORT_TYPE
waddr[13] <= waddress[13].DB_MAX_OUTPUT_PORT_TYPE
waddr[14] <= waddress[14].DB_MAX_OUTPUT_PORT_TYPE
waddr[15] <= waddress[15].DB_MAX_OUTPUT_PORT_TYPE
waddr[16] <= waddress[16].DB_MAX_OUTPUT_PORT_TYPE
waddr[17] <= waddress[17].DB_MAX_OUTPUT_PORT_TYPE
waddr[18] <= waddress[18].DB_MAX_OUTPUT_PORT_TYPE
waddr[19] <= waddress[19].DB_MAX_OUTPUT_PORT_TYPE
waddr[20] <= waddress[20].DB_MAX_OUTPUT_PORT_TYPE
waddr[21] <= waddress[21].DB_MAX_OUTPUT_PORT_TYPE
waddr[22] <= waddress[22].DB_MAX_OUTPUT_PORT_TYPE
waddr[23] <= waddress[23].DB_MAX_OUTPUT_PORT_TYPE
waddr[24] <= channel.DB_MAX_OUTPUT_PORT_TYPE
wdata[0] <= wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[1] <= wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[2] <= wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[3] <= wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[4] <= wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[5] <= wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[6] <= wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[7] <= wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[8] <= wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[9] <= wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[10] <= wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[11] <= wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[12] <= wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[13] <= wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[14] <= wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[15] <= wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[0] => odata_next.DATAB
rdata[1] => odata_next.DATAB
rdata[2] => odata_next.DATAB
rdata[3] => odata_next.DATAB
rdata[4] => odata_next.DATAB
rdata[5] => odata_next.DATAB
rdata[6] => odata_next.DATAB
rdata[7] => odata_next.DATAB
rdata[8] => odata_next.DATAB
rdata[9] => odata_next.DATAB
rdata[10] => odata_next.DATAB
rdata[11] => odata_next.DATAB
rdata[12] => odata_next.DATAB
rdata[13] => odata_next.DATAB
rdata[14] => odata_next.DATAB
rdata[15] => odata_next.DATAB
busy => always1.IN0
busy => always1.IN1
busy => busy_last.DATAIN
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => state.OUTPUTSELECT
busy => state.OUTPUTSELECT
busy => state.OUTPUTSELECT
busy => flg.OUTPUTSELECT
channel => raddr[24].DATAIN
channel => waddr[24].DATAIN
lrclk => ovalid_next.OUTPUTSELECT
lrclk => flg.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => state.OUTPUTSELECT
lrclk => always1.IN1
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioFX|SampleStorage:RChan
clk50 => ~NO_FANOUT~
clk100 => wdata[0]~reg0.CLK
clk100 => wdata[1]~reg0.CLK
clk100 => wdata[2]~reg0.CLK
clk100 => wdata[3]~reg0.CLK
clk100 => wdata[4]~reg0.CLK
clk100 => wdata[5]~reg0.CLK
clk100 => wdata[6]~reg0.CLK
clk100 => wdata[7]~reg0.CLK
clk100 => wdata[8]~reg0.CLK
clk100 => wdata[9]~reg0.CLK
clk100 => wdata[10]~reg0.CLK
clk100 => wdata[11]~reg0.CLK
clk100 => wdata[12]~reg0.CLK
clk100 => wdata[13]~reg0.CLK
clk100 => wdata[14]~reg0.CLK
clk100 => wdata[15]~reg0.CLK
clk100 => odata[0]~reg0.CLK
clk100 => odata[1]~reg0.CLK
clk100 => odata[2]~reg0.CLK
clk100 => odata[3]~reg0.CLK
clk100 => odata[4]~reg0.CLK
clk100 => odata[5]~reg0.CLK
clk100 => odata[6]~reg0.CLK
clk100 => odata[7]~reg0.CLK
clk100 => odata[8]~reg0.CLK
clk100 => odata[9]~reg0.CLK
clk100 => odata[10]~reg0.CLK
clk100 => odata[11]~reg0.CLK
clk100 => odata[12]~reg0.CLK
clk100 => odata[13]~reg0.CLK
clk100 => odata[14]~reg0.CLK
clk100 => odata[15]~reg0.CLK
clk100 => ovalid~reg0.CLK
clk100 => iready~reg0.CLK
clk100 => busy_last.CLK
clk100 => wmax.CLK
clk100 => flg.CLK
clk100 => write~reg0.CLK
clk100 => read~reg0.CLK
clk100 => wdata_next[0].CLK
clk100 => wdata_next[1].CLK
clk100 => wdata_next[2].CLK
clk100 => wdata_next[3].CLK
clk100 => wdata_next[4].CLK
clk100 => wdata_next[5].CLK
clk100 => wdata_next[6].CLK
clk100 => wdata_next[7].CLK
clk100 => wdata_next[8].CLK
clk100 => wdata_next[9].CLK
clk100 => wdata_next[10].CLK
clk100 => wdata_next[11].CLK
clk100 => wdata_next[12].CLK
clk100 => wdata_next[13].CLK
clk100 => wdata_next[14].CLK
clk100 => wdata_next[15].CLK
clk100 => odata_next[0].CLK
clk100 => odata_next[1].CLK
clk100 => odata_next[2].CLK
clk100 => odata_next[3].CLK
clk100 => odata_next[4].CLK
clk100 => odata_next[5].CLK
clk100 => odata_next[6].CLK
clk100 => odata_next[7].CLK
clk100 => odata_next[8].CLK
clk100 => odata_next[9].CLK
clk100 => odata_next[10].CLK
clk100 => odata_next[11].CLK
clk100 => odata_next[12].CLK
clk100 => odata_next[13].CLK
clk100 => odata_next[14].CLK
clk100 => odata_next[15].CLK
clk100 => ovalid_next.CLK
clk100 => iready_next.CLK
clk100 => waddress[0].CLK
clk100 => waddress[1].CLK
clk100 => waddress[2].CLK
clk100 => waddress[3].CLK
clk100 => waddress[4].CLK
clk100 => waddress[5].CLK
clk100 => waddress[6].CLK
clk100 => waddress[7].CLK
clk100 => waddress[8].CLK
clk100 => waddress[9].CLK
clk100 => waddress[10].CLK
clk100 => waddress[11].CLK
clk100 => waddress[12].CLK
clk100 => waddress[13].CLK
clk100 => waddress[14].CLK
clk100 => waddress[15].CLK
clk100 => waddress[16].CLK
clk100 => waddress[17].CLK
clk100 => waddress[18].CLK
clk100 => waddress[19].CLK
clk100 => waddress[20].CLK
clk100 => waddress[21].CLK
clk100 => waddress[22].CLK
clk100 => waddress[23].CLK
clk100 => raddress[0].CLK
clk100 => raddress[1].CLK
clk100 => raddress[2].CLK
clk100 => raddress[3].CLK
clk100 => raddress[4].CLK
clk100 => raddress[5].CLK
clk100 => raddress[6].CLK
clk100 => raddress[7].CLK
clk100 => raddress[8].CLK
clk100 => raddress[9].CLK
clk100 => raddress[10].CLK
clk100 => raddress[11].CLK
clk100 => raddress[12].CLK
clk100 => raddress[13].CLK
clk100 => raddress[14].CLK
clk100 => raddress[15].CLK
clk100 => raddress[16].CLK
clk100 => raddress[17].CLK
clk100 => raddress[18].CLK
clk100 => raddress[19].CLK
clk100 => raddress[20].CLK
clk100 => raddress[21].CLK
clk100 => raddress[22].CLK
clk100 => raddress[23].CLK
clk100 => state[0]~reg0.CLK
clk100 => state[1]~reg0.CLK
clk100 => state[2]~reg0.CLK
clk100 => state[3]~reg0.CLK
clk100 => state[4]~reg0.CLK
clk100 => wmax_next.CLK
rst => wmax_next.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => raddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => waddress.OUTPUTSELECT
rst => iready_next.OUTPUTSELECT
rst => ovalid_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => odata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => wdata_next.OUTPUTSELECT
rst => read.OUTPUTSELECT
rst => write.OUTPUTSELECT
rst => flg.OUTPUTSELECT
idata[0] => wdata_next.DATAB
idata[1] => wdata_next.DATAB
idata[2] => wdata_next.DATAB
idata[3] => wdata_next.DATAB
idata[4] => wdata_next.DATAB
idata[5] => wdata_next.DATAB
idata[6] => wdata_next.DATAB
idata[7] => wdata_next.DATAB
idata[8] => wdata_next.DATAB
idata[9] => wdata_next.DATAB
idata[10] => wdata_next.DATAB
idata[11] => wdata_next.DATAB
idata[12] => wdata_next.DATAB
idata[13] => wdata_next.DATAB
idata[14] => wdata_next.DATAB
idata[15] => wdata_next.DATAB
odata[0] <= odata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= odata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= odata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= odata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= odata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= odata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= odata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= odata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[8] <= odata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[9] <= odata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[10] <= odata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[11] <= odata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[12] <= odata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[13] <= odata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[14] <= odata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[15] <= odata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iready <= iready~reg0.DB_MAX_OUTPUT_PORT_TYPE
ivalid => iready_next.OUTPUTSELECT
ivalid => Mux3.IN31
oready => always1.IN1
ovalid <= ovalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
read <= read~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => odata_next.OUTPUTSELECT
read_ready => Mux0.IN31
read_ready => Mux1.IN31
read_ready => Mux2.IN31
read_ready => Mux3.IN30
raddr[0] <= raddress[0].DB_MAX_OUTPUT_PORT_TYPE
raddr[1] <= raddress[1].DB_MAX_OUTPUT_PORT_TYPE
raddr[2] <= raddress[2].DB_MAX_OUTPUT_PORT_TYPE
raddr[3] <= raddress[3].DB_MAX_OUTPUT_PORT_TYPE
raddr[4] <= raddress[4].DB_MAX_OUTPUT_PORT_TYPE
raddr[5] <= raddress[5].DB_MAX_OUTPUT_PORT_TYPE
raddr[6] <= raddress[6].DB_MAX_OUTPUT_PORT_TYPE
raddr[7] <= raddress[7].DB_MAX_OUTPUT_PORT_TYPE
raddr[8] <= raddress[8].DB_MAX_OUTPUT_PORT_TYPE
raddr[9] <= raddress[9].DB_MAX_OUTPUT_PORT_TYPE
raddr[10] <= raddress[10].DB_MAX_OUTPUT_PORT_TYPE
raddr[11] <= raddress[11].DB_MAX_OUTPUT_PORT_TYPE
raddr[12] <= raddress[12].DB_MAX_OUTPUT_PORT_TYPE
raddr[13] <= raddress[13].DB_MAX_OUTPUT_PORT_TYPE
raddr[14] <= raddress[14].DB_MAX_OUTPUT_PORT_TYPE
raddr[15] <= raddress[15].DB_MAX_OUTPUT_PORT_TYPE
raddr[16] <= raddress[16].DB_MAX_OUTPUT_PORT_TYPE
raddr[17] <= raddress[17].DB_MAX_OUTPUT_PORT_TYPE
raddr[18] <= raddress[18].DB_MAX_OUTPUT_PORT_TYPE
raddr[19] <= raddress[19].DB_MAX_OUTPUT_PORT_TYPE
raddr[20] <= raddress[20].DB_MAX_OUTPUT_PORT_TYPE
raddr[21] <= raddress[21].DB_MAX_OUTPUT_PORT_TYPE
raddr[22] <= raddress[22].DB_MAX_OUTPUT_PORT_TYPE
raddr[23] <= raddress[23].DB_MAX_OUTPUT_PORT_TYPE
raddr[24] <= channel.DB_MAX_OUTPUT_PORT_TYPE
waddr[0] <= waddress[0].DB_MAX_OUTPUT_PORT_TYPE
waddr[1] <= waddress[1].DB_MAX_OUTPUT_PORT_TYPE
waddr[2] <= waddress[2].DB_MAX_OUTPUT_PORT_TYPE
waddr[3] <= waddress[3].DB_MAX_OUTPUT_PORT_TYPE
waddr[4] <= waddress[4].DB_MAX_OUTPUT_PORT_TYPE
waddr[5] <= waddress[5].DB_MAX_OUTPUT_PORT_TYPE
waddr[6] <= waddress[6].DB_MAX_OUTPUT_PORT_TYPE
waddr[7] <= waddress[7].DB_MAX_OUTPUT_PORT_TYPE
waddr[8] <= waddress[8].DB_MAX_OUTPUT_PORT_TYPE
waddr[9] <= waddress[9].DB_MAX_OUTPUT_PORT_TYPE
waddr[10] <= waddress[10].DB_MAX_OUTPUT_PORT_TYPE
waddr[11] <= waddress[11].DB_MAX_OUTPUT_PORT_TYPE
waddr[12] <= waddress[12].DB_MAX_OUTPUT_PORT_TYPE
waddr[13] <= waddress[13].DB_MAX_OUTPUT_PORT_TYPE
waddr[14] <= waddress[14].DB_MAX_OUTPUT_PORT_TYPE
waddr[15] <= waddress[15].DB_MAX_OUTPUT_PORT_TYPE
waddr[16] <= waddress[16].DB_MAX_OUTPUT_PORT_TYPE
waddr[17] <= waddress[17].DB_MAX_OUTPUT_PORT_TYPE
waddr[18] <= waddress[18].DB_MAX_OUTPUT_PORT_TYPE
waddr[19] <= waddress[19].DB_MAX_OUTPUT_PORT_TYPE
waddr[20] <= waddress[20].DB_MAX_OUTPUT_PORT_TYPE
waddr[21] <= waddress[21].DB_MAX_OUTPUT_PORT_TYPE
waddr[22] <= waddress[22].DB_MAX_OUTPUT_PORT_TYPE
waddr[23] <= waddress[23].DB_MAX_OUTPUT_PORT_TYPE
waddr[24] <= channel.DB_MAX_OUTPUT_PORT_TYPE
wdata[0] <= wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[1] <= wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[2] <= wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[3] <= wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[4] <= wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[5] <= wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[6] <= wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[7] <= wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[8] <= wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[9] <= wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[10] <= wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[11] <= wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[12] <= wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[13] <= wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[14] <= wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[15] <= wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[0] => odata_next.DATAB
rdata[1] => odata_next.DATAB
rdata[2] => odata_next.DATAB
rdata[3] => odata_next.DATAB
rdata[4] => odata_next.DATAB
rdata[5] => odata_next.DATAB
rdata[6] => odata_next.DATAB
rdata[7] => odata_next.DATAB
rdata[8] => odata_next.DATAB
rdata[9] => odata_next.DATAB
rdata[10] => odata_next.DATAB
rdata[11] => odata_next.DATAB
rdata[12] => odata_next.DATAB
rdata[13] => odata_next.DATAB
rdata[14] => odata_next.DATAB
rdata[15] => odata_next.DATAB
busy => always1.IN0
busy => always1.IN1
busy => busy_last.DATAIN
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => waddress.OUTPUTSELECT
busy => state.OUTPUTSELECT
busy => state.OUTPUTSELECT
busy => state.OUTPUTSELECT
busy => flg.OUTPUTSELECT
channel => raddr[24].DATAIN
channel => waddr[24].DATAIN
lrclk => ovalid_next.OUTPUTSELECT
lrclk => flg.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => raddress.OUTPUTSELECT
lrclk => state.OUTPUTSELECT
lrclk => always1.IN1
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


