/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  reg [22:0] celloutsig_0_32z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [6:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(in_data[114] | celloutsig_1_2z);
  assign celloutsig_1_11z = ~(celloutsig_1_1z | celloutsig_1_6z);
  assign celloutsig_1_0z = ~(in_data[166] | in_data[151]);
  assign celloutsig_0_2z = ~celloutsig_0_0z[13];
  assign celloutsig_1_14z = celloutsig_1_10z[2] | ~(celloutsig_1_4z);
  assign celloutsig_0_1z = celloutsig_0_0z[4] | ~(in_data[45]);
  assign celloutsig_0_31z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_1_7z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_3z[1] & ~(in_data[109]);
  assign celloutsig_0_21z = celloutsig_0_2z & ~(celloutsig_0_0z[11]);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_0_0z = ~ in_data[43:26];
  assign celloutsig_1_10z = ~ celloutsig_1_8z[4:2];
  assign celloutsig_1_3z = ~ { in_data[111:109], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_6z } | { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_7z };
  assign celloutsig_1_1z = ^ { in_data[130], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = ^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_32z = 23'h000000;
    else if (celloutsig_1_18z) celloutsig_0_32z = { in_data[34:13], celloutsig_0_21z };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
