#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000008e25e0 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v0000000001331840_0 .var "clk", 0 0;
v0000000001331980_0 .var "reset", 0 0;
o0000000000927168 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001333e90_0 .net "rx", 0 0, o0000000000927168;  0 drivers
v0000000001333ad0_0 .net "tx", 0 0, L_000000000138df60;  1 drivers
S_00000000008e2770 .scope module, "tok" "TOK" 2 20, 3 12 0, S_00000000008e25e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
L_000000000091fed0 .functor AND 1, v000000000132c100_0, L_0000000001332c70, C4<1>, C4<1>;
L_000000000091f7d0 .functor AND 1, L_0000000001332450, L_0000000001333530, C4<1>, C4<1>;
L_000000000091f0d0 .functor AND 1, L_0000000001333030, L_000000000091fb50, C4<1>, C4<1>;
L_000000000091fbc0 .functor AND 1, L_00000000013330d0, L_0000000001333490, C4<1>, C4<1>;
L_000000000091f920 .functor OR 1, L_000000000091f0d0, L_000000000091fbc0, C4<0>, C4<0>;
L_000000000091fe60 .functor OR 1, L_00000000013321d0, L_00000000013328b0, C4<0>, C4<0>;
L_000000000091f300 .functor OR 1, L_000000000091fe60, L_0000000001332e50, C4<0>, C4<0>;
L_000000000091fca0 .functor OR 1, L_000000000091f300, L_0000000001333cb0, C4<0>, C4<0>;
L_000000000091f530 .functor OR 1, L_00000000013324f0, L_00000000013332b0, C4<0>, C4<0>;
L_000000000091f140 .functor OR 1, L_0000000001332590, L_00000000013323b0, C4<0>, C4<0>;
L_000000000091f5a0 .functor AND 1, L_0000000001332130, L_00000000013326d0, C4<1>, C4<1>;
L_000000000091fd10 .functor AND 1, v0000000001330580_0, L_0000000001332770, C4<1>, C4<1>;
L_000000000091f610 .functor AND 1, L_0000000001332a90, L_000000000091fd10, C4<1>, C4<1>;
L_000000000091f1b0 .functor AND 1, L_000000000091f610, v0000000001330580_0, C4<1>, C4<1>;
v000000000132d820_0 .var "A", 15 0;
v000000000132d8c0_0 .var "A_", 15 0;
v000000000132d960_0 .net "A_low", 7 0, L_0000000001332630;  1 drivers
v000000000132eed0_0 .var "A_stk_delta", 1 0;
v000000000132e430_0 .var "A_stk_write", 0 0;
v000000000132e110_0 .var "C_stk_delta", 1 0;
v000000000132fd30_0 .var "C_stk_write", 0 0;
v000000000132f470_0 .net "S", 15 0, L_000000000091fdf0;  1 drivers
v000000000132ebb0_0 .net "T", 7 0, v00000000008f6e40_0;  1 drivers
L_0000000001334058 .functor BUFT 1, C4<00100111>, C4<0>, C4<0>, C4<0>;
v000000000132fe70_0 .net/2u *"_ivl_0", 7 0, L_0000000001334058;  1 drivers
v000000000132f970_0 .net *"_ivl_10", 0 0, L_0000000001333530;  1 drivers
L_0000000001334568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132ed90_0 .net/2u *"_ivl_100", 31 0, L_0000000001334568;  1 drivers
v000000000132e4d0_0 .net *"_ivl_102", 0 0, L_00000000013323b0;  1 drivers
v000000000132fdd0_0 .net *"_ivl_104", 0 0, L_000000000091f140;  1 drivers
v000000000132e610_0 .net *"_ivl_106", 0 0, L_0000000001332130;  1 drivers
v000000000132fa10_0 .net *"_ivl_108", 31 0, L_0000000001333170;  1 drivers
L_00000000013345b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132ee30_0 .net *"_ivl_111", 15 0, L_00000000013345b0;  1 drivers
L_00000000013345f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132e250_0 .net/2u *"_ivl_112", 31 0, L_00000000013345f8;  1 drivers
v000000000132e570_0 .net *"_ivl_114", 0 0, L_00000000013326d0;  1 drivers
v000000000132f510_0 .net *"_ivl_116", 0 0, L_000000000091f5a0;  1 drivers
v000000000132f5b0_0 .net *"_ivl_118", 0 0, L_0000000001332770;  1 drivers
v000000000132e390_0 .net *"_ivl_123", 0 0, L_000000000091f610;  1 drivers
v000000000132eb10_0 .net *"_ivl_125", 0 0, L_000000000091f1b0;  1 drivers
L_0000000001334640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000132f0b0_0 .net/2u *"_ivl_126", 0 0, L_0000000001334640;  1 drivers
L_0000000001334688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000132f1f0_0 .net/2u *"_ivl_128", 0 0, L_0000000001334688;  1 drivers
L_00000000013346d0 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v000000000132ef70_0 .net/2u *"_ivl_132", 7 0, L_00000000013346d0;  1 drivers
v000000000132e1b0_0 .net *"_ivl_134", 0 0, L_0000000001332ef0;  1 drivers
v000000000132f8d0_0 .net *"_ivl_136", 15 0, L_00000000013329f0;  1 drivers
L_0000000001334718 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000132fab0_0 .net *"_ivl_139", 7 0, L_0000000001334718;  1 drivers
L_00000000013340e8 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v000000000132fb50_0 .net/2u *"_ivl_14", 7 0, L_00000000013340e8;  1 drivers
L_0000000001334760 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000000000132f010_0 .net/2u *"_ivl_142", 7 0, L_0000000001334760;  1 drivers
v000000000132ea70_0 .net *"_ivl_16", 0 0, L_0000000001333030;  1 drivers
v000000000132e6b0_0 .net *"_ivl_18", 0 0, L_000000000091f0d0;  1 drivers
v000000000132e7f0_0 .net *"_ivl_2", 0 0, L_0000000001332c70;  1 drivers
L_0000000001334130 .functor BUFT 1, C4<00100111>, C4<0>, C4<0>, C4<0>;
v000000000132e9d0_0 .net/2u *"_ivl_20", 7 0, L_0000000001334130;  1 drivers
v000000000132e750_0 .net *"_ivl_22", 0 0, L_00000000013330d0;  1 drivers
v000000000132f150_0 .net *"_ivl_25", 0 0, L_0000000001333490;  1 drivers
v000000000132e890_0 .net *"_ivl_26", 0 0, L_000000000091fbc0;  1 drivers
L_0000000001334178 .functor BUFT 1, C4<00100011>, C4<0>, C4<0>, C4<0>;
v000000000132fbf0_0 .net/2u *"_ivl_30", 7 0, L_0000000001334178;  1 drivers
L_00000000013341c0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v000000000132e930_0 .net/2u *"_ivl_36", 7 0, L_00000000013341c0;  1 drivers
v000000000132ec50_0 .net *"_ivl_38", 0 0, L_0000000001333710;  1 drivers
L_0000000001334208 .functor BUFT 1, C4<01111011>, C4<0>, C4<0>, C4<0>;
v000000000132f650_0 .net/2u *"_ivl_40", 7 0, L_0000000001334208;  1 drivers
v000000000132ecf0_0 .net *"_ivl_42", 0 0, L_0000000001332270;  1 drivers
v000000000132f290_0 .net *"_ivl_45", 7 0, L_00000000013335d0;  1 drivers
v000000000132f330_0 .net *"_ivl_46", 7 0, L_0000000001333f30;  1 drivers
L_0000000001334250 .functor BUFT 1, C4<00100001>, C4<0>, C4<0>, C4<0>;
v000000000132f3d0_0 .net/2u *"_ivl_50", 7 0, L_0000000001334250;  1 drivers
v000000000132f6f0_0 .net *"_ivl_52", 0 0, L_00000000013321d0;  1 drivers
L_0000000001334298 .functor BUFT 1, C4<01000000>, C4<0>, C4<0>, C4<0>;
v000000000132f790_0 .net/2u *"_ivl_54", 7 0, L_0000000001334298;  1 drivers
v000000000132f830_0 .net *"_ivl_56", 0 0, L_00000000013328b0;  1 drivers
v000000000132fc90_0 .net *"_ivl_58", 0 0, L_000000000091fe60;  1 drivers
L_00000000013342e0 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v000000000132ff10_0 .net/2u *"_ivl_60", 7 0, L_00000000013342e0;  1 drivers
v000000000132e070_0 .net *"_ivl_62", 0 0, L_0000000001332e50;  1 drivers
v000000000132e2f0_0 .net *"_ivl_64", 0 0, L_000000000091f300;  1 drivers
L_0000000001334328 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v0000000001330300_0 .net/2u *"_ivl_66", 7 0, L_0000000001334328;  1 drivers
v0000000001331b60_0 .net *"_ivl_68", 0 0, L_0000000001333cb0;  1 drivers
v0000000001330c60_0 .net *"_ivl_7", 0 0, L_0000000001332450;  1 drivers
v00000000013312a0_0 .net *"_ivl_70", 0 0, L_000000000091fca0;  1 drivers
L_0000000001334370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000013315c0_0 .net/2u *"_ivl_72", 0 0, L_0000000001334370;  1 drivers
L_00000000013343b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000013301c0_0 .net/2u *"_ivl_74", 0 0, L_00000000013343b8;  1 drivers
L_0000000001334400 .functor BUFT 1, C4<00100001>, C4<0>, C4<0>, C4<0>;
v00000000013318e0_0 .net/2u *"_ivl_78", 7 0, L_0000000001334400;  1 drivers
L_00000000013340a0 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0000000001330e40_0 .net/2u *"_ivl_8", 7 0, L_00000000013340a0;  1 drivers
v0000000001331480_0 .net *"_ivl_80", 0 0, L_00000000013324f0;  1 drivers
L_0000000001334448 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v0000000001330940_0 .net/2u *"_ivl_82", 7 0, L_0000000001334448;  1 drivers
v0000000001330080_0 .net *"_ivl_84", 0 0, L_00000000013332b0;  1 drivers
v00000000013313e0_0 .net *"_ivl_86", 0 0, L_000000000091f530;  1 drivers
L_0000000001334490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001331de0_0 .net/2u *"_ivl_88", 0 0, L_0000000001334490;  1 drivers
L_00000000013344d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001330260_0 .net/2u *"_ivl_90", 0 0, L_00000000013344d8;  1 drivers
v0000000001330da0_0 .net *"_ivl_94", 0 0, L_0000000001332590;  1 drivers
v00000000013303a0_0 .net *"_ivl_96", 31 0, L_0000000001332d10;  1 drivers
L_0000000001334520 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001331c00_0 .net *"_ivl_99", 15 0, L_0000000001334520;  1 drivers
v00000000013306c0_0 .net "c_stk_r", 7 0, L_000000000091fd80;  1 drivers
v0000000001330d00_0 .net "c_stk_w", 7 0, L_0000000001332090;  1 drivers
v0000000001331020_0 .net "clk", 0 0, v0000000001331840_0;  1 drivers
v0000000001330120_0 .var "depth", 3 0;
v0000000001331ca0_0 .var "depth_", 3 0;
v0000000001330440_0 .net "found_slot", 0 0, L_000000000091fd10;  1 drivers
v00000000013304e0_0 .var "idx", 7 0;
v0000000001331520_0 .var "idx_", 7 0;
v0000000001331f20_0 .net "key_rd", 15 0, v00000000009094e0_0;  1 drivers
v0000000001331d40_0 .net "reset", 0 0, v0000000001331980_0;  1 drivers
v00000000013308a0_0 .net "rx", 0 0, o0000000000927168;  alias, 0 drivers
v0000000001331660_0 .var "search_clk", 0 0;
v0000000001330580_0 .var "stall", 0 0;
v0000000001331e80_0 .var "stall_", 0 0;
v0000000001331700_0 .net "table_rd", 15 0, v000000000132c6a0_0;  1 drivers
v0000000001331200_0 .net "table_search", 0 0, L_0000000001332310;  1 drivers
v0000000001330620_0 .net "table_wr_data", 15 0, L_0000000001333210;  1 drivers
v0000000001330760_0 .net "table_write", 0 0, L_0000000001332a90;  1 drivers
v0000000001330800_0 .var "tc", 7 0;
v0000000001331340_0 .var "tc_", 7 0;
v00000000013309e0_0 .net "tc_plus_1", 7 0, L_0000000001332b30;  1 drivers
v00000000013310c0_0 .net "tx", 0 0, L_000000000138df60;  alias, 1 drivers
v0000000001330a80_0 .net "uart_error", 0 0, v000000000132db40_0;  1 drivers
v0000000001330b20_0 .net "uart_rd", 0 0, L_000000000091fed0;  1 drivers
v0000000001331ac0_0 .net "uart_rx_data", 7 0, v000000000132ce20_0;  1 drivers
v0000000001330bc0_0 .net "uart_rx_valid", 0 0, v000000000132c100_0;  1 drivers
v0000000001330ee0_0 .net "uart_stall", 0 0, L_000000000091f920;  1 drivers
v00000000013317a0_0 .net "uart_tx_busy", 0 0, L_000000000091fb50;  1 drivers
v0000000001330f80_0 .net "uart_wr", 0 0, L_000000000091f7d0;  1 drivers
v0000000001331a20_0 .net "write_flag", 0 0, L_0000000001332950;  1 drivers
v0000000001331160_0 .net "write_slot", 0 0, L_0000000001332810;  1 drivers
E_000000000091be90/0 .event negedge, v000000000132cd80_0;
E_000000000091be90/1 .event posedge, v0000000000909080_0;
E_000000000091be90 .event/or E_000000000091be90/0, E_000000000091be90/1;
E_000000000091bdd0/0 .event edge, v0000000001331e80_0, v0000000001330120_0, v00000000008f6e40_0, v0000000001330800_0;
E_000000000091bdd0/1 .event edge, v000000000132c6a0_0, v00000000009087c0_0, v00000000009091c0_0, v00000000013309e0_0;
E_000000000091bdd0 .event/or E_000000000091bdd0/0, E_000000000091bdd0/1;
E_000000000091b310 .event edge, v0000000001330580_0, v0000000001330120_0, v00000000008f6e40_0;
E_000000000091b5d0/0 .event edge, v0000000001330120_0, v00000000008f6e40_0, v0000000000909ee0_0, v0000000001330580_0;
E_000000000091b5d0/1 .event edge, v0000000001331ca0_0, v00000000009091c0_0, v000000000132c6a0_0, v000000000132ce20_0;
E_000000000091b5d0 .event/or E_000000000091b5d0/0, E_000000000091b5d0/1;
E_000000000091b9d0/0 .event edge, v0000000001331660_0, v0000000001330440_0, v0000000001331200_0, v0000000001330ee0_0;
E_000000000091b9d0/1 .event edge, v0000000001330580_0, v00000000009091c0_0, v0000000000908ae0_0;
E_000000000091b9d0 .event/or E_000000000091b9d0/0, E_000000000091b9d0/1;
L_0000000001332c70 .cmp/eq 8, v00000000008f6e40_0, L_0000000001334058;
L_0000000001332450 .reduce/nor L_000000000091fb50;
L_0000000001333530 .cmp/eq 8, v00000000008f6e40_0, L_00000000013340a0;
L_0000000001333030 .cmp/eq 8, v00000000008f6e40_0, L_00000000013340e8;
L_00000000013330d0 .cmp/eq 8, v00000000008f6e40_0, L_0000000001334130;
L_0000000001333490 .reduce/nor v000000000132c100_0;
L_0000000001332950 .cmp/eq 8, v00000000008f6e40_0, L_0000000001334178;
L_0000000001332630 .part v000000000132d820_0, 0, 8;
L_0000000001333710 .cmp/eq 8, v00000000008f6e40_0, L_00000000013341c0;
L_0000000001332270 .cmp/eq 8, v00000000008f6e40_0, L_0000000001334208;
L_00000000013335d0 .part v000000000132d820_0, 0, 8;
L_0000000001333f30 .functor MUXZ 8, L_00000000013335d0, v0000000001330800_0, L_0000000001332270, C4<>;
L_0000000001332090 .functor MUXZ 8, L_0000000001333f30, L_0000000001332b30, L_0000000001333710, C4<>;
L_00000000013321d0 .cmp/eq 8, v00000000008f6e40_0, L_0000000001334250;
L_00000000013328b0 .cmp/eq 8, v00000000008f6e40_0, L_0000000001334298;
L_0000000001332e50 .cmp/eq 8, v00000000008f6e40_0, L_00000000013342e0;
L_0000000001333cb0 .cmp/eq 8, v00000000008f6e40_0, L_0000000001334328;
L_0000000001332310 .functor MUXZ 1, L_00000000013343b8, L_0000000001334370, L_000000000091fca0, C4<>;
L_00000000013324f0 .cmp/eq 8, v00000000008f6e40_0, L_0000000001334400;
L_00000000013332b0 .cmp/eq 8, v00000000008f6e40_0, L_0000000001334448;
L_0000000001332a90 .functor MUXZ 1, L_00000000013344d8, L_0000000001334490, L_000000000091f530, C4<>;
L_0000000001332590 .cmp/eq 16, v00000000009094e0_0, v000000000132d820_0;
L_0000000001332d10 .concat [ 16 16 0 0], v00000000009094e0_0, L_0000000001334520;
L_00000000013323b0 .cmp/eq 32, L_0000000001332d10, L_0000000001334568;
L_0000000001332130 .cmp/eq 16, v00000000009094e0_0, v000000000132d820_0;
L_0000000001333170 .concat [ 16 16 0 0], v00000000009094e0_0, L_00000000013345b0;
L_00000000013326d0 .cmp/ne 32, L_0000000001333170, L_00000000013345f8;
L_0000000001332770 .functor MUXZ 1, L_000000000091f5a0, L_000000000091f140, L_0000000001332a90, C4<>;
L_0000000001332810 .functor MUXZ 1, L_0000000001334688, L_0000000001334640, L_000000000091f1b0, C4<>;
L_0000000001332ef0 .cmp/eq 8, v00000000008f6e40_0, L_00000000013346d0;
L_00000000013329f0 .concat [ 8 8 0 0], L_0000000001332b30, L_0000000001334718;
L_0000000001333210 .functor MUXZ 16, L_000000000091fdf0, L_00000000013329f0, L_0000000001332ef0, C4<>;
L_0000000001332b30 .arith/sum 8, v0000000001330800_0, L_0000000001334760;
L_0000000001333670 .part L_000000000091fdf0, 0, 8;
S_00000000008e2900 .scope module, "A_stk" "STACK" 3 184, 4 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "rd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "delta";
    .port_info 4 /INPUT 16 "wd";
P_00000000008aca40 .param/l "BITS" 1 4 11, +C4<00000000000000000000000000000000000000000000000000000000001111111>;
P_00000000008aca78 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_00000000008acab0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_000000000091fdf0 .functor BUFZ 16, v000000000090a0c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000000909c60_0 .net *"_ivl_11", 111 0, L_0000000001333a30;  1 drivers
v0000000000909d00_0 .net *"_ivl_12", 127 0, L_00000000013337b0;  1 drivers
v000000000090a020_0 .net *"_ivl_15", 111 0, L_0000000001333c10;  1 drivers
v0000000000908fe0_0 .net *"_ivl_16", 127 0, L_0000000001332f90;  1 drivers
v0000000000908f40_0 .net *"_ivl_3", 15 0, L_00000000013333f0;  1 drivers
v000000000090a200_0 .net *"_ivl_7", 0 0, L_0000000001333b70;  1 drivers
L_00000000013347a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000908cc0_0 .net/2u *"_ivl_8", 15 0, L_00000000013347a8;  1 drivers
v0000000000909080_0 .net "clk", 0 0, v0000000001331840_0;  alias, 1 drivers
v0000000000909120_0 .net "delta", 1 0, v000000000132eed0_0;  1 drivers
v000000000090a0c0_0 .var "head", 15 0;
v0000000000908d60_0 .net "headN", 15 0, L_0000000001333d50;  1 drivers
v000000000090a340_0 .net "move", 0 0, L_0000000001333350;  1 drivers
v0000000000909ee0_0 .net "rd", 15 0, L_000000000091fdf0;  alias, 1 drivers
v0000000000909940_0 .var "tail", 127 0;
v00000000009098a0_0 .net "tailN", 127 0, L_00000000013338f0;  1 drivers
v00000000009091c0_0 .net "wd", 15 0, v000000000132d820_0;  1 drivers
v0000000000909e40_0 .net "we", 0 0, v000000000132e430_0;  1 drivers
E_000000000091b490 .event posedge, v0000000000909080_0;
L_0000000001333350 .part v000000000132eed0_0, 0, 1;
L_00000000013333f0 .part v0000000000909940_0, 0, 16;
L_0000000001333d50 .functor MUXZ 16, L_00000000013333f0, v000000000132d820_0, v000000000132e430_0, C4<>;
L_0000000001333b70 .part v000000000132eed0_0, 1, 1;
L_0000000001333a30 .part v0000000000909940_0, 16, 112;
L_00000000013337b0 .concat [ 112 16 0 0], L_0000000001333a30, L_00000000013347a8;
L_0000000001333c10 .part v0000000000909940_0, 0, 112;
L_0000000001332f90 .concat [ 16 112 0 0], v000000000090a0c0_0, L_0000000001333c10;
L_00000000013338f0 .functor MUXZ 128, L_0000000001332f90, L_00000000013337b0, L_0000000001333b70, C4<>;
S_00000000008bac40 .scope module, "C_stk" "STACK" 3 194, 4 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "rd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "delta";
    .port_info 4 /INPUT 8 "wd";
P_00000000008badd0 .param/l "BITS" 1 4 11, +C4<00000000000000000000000000000000000000000000000000000000000111111>;
P_00000000008bae08 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_00000000008bae40 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
L_000000000091fd80 .functor BUFZ 8, v0000000000909300_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000908ea0_0 .net *"_ivl_11", 55 0, L_0000000001332db0;  1 drivers
v000000000090a660_0 .net *"_ivl_12", 63 0, L_000000000138c700;  1 drivers
v0000000000908860_0 .net *"_ivl_15", 55 0, L_000000000138c840;  1 drivers
v000000000090a2a0_0 .net *"_ivl_16", 63 0, L_000000000138c8e0;  1 drivers
v000000000090a160_0 .net *"_ivl_3", 7 0, L_0000000001333df0;  1 drivers
v0000000000909260_0 .net *"_ivl_7", 0 0, L_0000000001333990;  1 drivers
L_00000000013347f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000000000090a5c0_0 .net/2u *"_ivl_8", 7 0, L_00000000013347f0;  1 drivers
v000000000090a3e0_0 .net "clk", 0 0, v0000000001331840_0;  alias, 1 drivers
v000000000090a480_0 .net "delta", 1 0, v000000000132e110_0;  1 drivers
v0000000000909300_0 .var "head", 7 0;
v0000000000909a80_0 .net "headN", 7 0, L_0000000001332bd0;  1 drivers
v000000000090a520_0 .net "move", 0 0, L_0000000001333850;  1 drivers
v00000000009087c0_0 .net "rd", 7 0, L_000000000091fd80;  alias, 1 drivers
v00000000009093a0_0 .var "tail", 63 0;
v0000000000908a40_0 .net "tailN", 63 0, L_000000000138c660;  1 drivers
v0000000000908900_0 .net "wd", 7 0, L_0000000001332090;  alias, 1 drivers
v0000000000909440_0 .net "we", 0 0, v000000000132fd30_0;  1 drivers
L_0000000001333850 .part v000000000132e110_0, 0, 1;
L_0000000001333df0 .part v00000000009093a0_0, 0, 8;
L_0000000001332bd0 .functor MUXZ 8, L_0000000001333df0, L_0000000001332090, v000000000132fd30_0, C4<>;
L_0000000001333990 .part v000000000132e110_0, 1, 1;
L_0000000001332db0 .part v00000000009093a0_0, 8, 56;
L_000000000138c700 .concat [ 56 8 0 0], L_0000000001332db0, L_00000000013347f0;
L_000000000138c840 .part v00000000009093a0_0, 0, 56;
L_000000000138c8e0 .concat [ 8 56 0 0], v0000000000909300_0, L_000000000138c840;
L_000000000138c660 .functor MUXZ 64, L_000000000138c8e0, L_000000000138c700, L_0000000001333990, C4<>;
S_00000000008bae80 .scope module, "keys" "RAM" 3 204, 5 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 16 "dout";
P_00000000008bb010 .param/l "addr_width" 0 5 5, +C4<00000000000000000000000000001000>;
P_00000000008bb048 .param/l "data_width" 0 5 6, +C4<00000000000000000000000000010000>;
P_00000000008bb080 .param/str "init_file" 0 5 4, "blank256.hex";
v00000000009089a0_0 .net "din", 15 0, v000000000132d820_0;  alias, 1 drivers
v00000000009094e0_0 .var "dout", 15 0;
v0000000000909580 .array "mem", 0 255, 15 0;
v0000000000908ae0_0 .net "raddr", 7 0, v00000000013304e0_0;  1 drivers
v0000000000909620_0 .net "rclk", 0 0, v0000000001331840_0;  alias, 1 drivers
v0000000000908b80_0 .net "waddr", 7 0, v00000000013304e0_0;  alias, 1 drivers
v0000000000908c20_0 .net "wclk", 0 0, v0000000001331840_0;  alias, 1 drivers
v00000000009096c0_0 .net "write_en", 0 0, L_0000000001332810;  alias, 1 drivers
S_000000000130d040 .scope module, "ram" "RAM" 3 171, 5 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 8 "dout";
P_000000000130d1d0 .param/l "addr_width" 0 5 5, +C4<00000000000000000000000000001000>;
P_000000000130d208 .param/l "data_width" 0 5 6, +C4<00000000000000000000000000001000>;
P_000000000130d240 .param/str "init_file" 0 5 4, "init.hex";
v00000000009099e0_0 .net "din", 7 0, L_0000000001332630;  alias, 1 drivers
v00000000008f6e40_0 .var "dout", 7 0;
v00000000008f6300 .array "mem", 0 255, 7 0;
v00000000008f5c20_0 .net "raddr", 7 0, v0000000001331340_0;  1 drivers
v00000000008f5f40_0 .net "rclk", 0 0, v0000000001331840_0;  alias, 1 drivers
v00000000008f7520_0 .net "waddr", 7 0, L_0000000001333670;  1 drivers
v00000000008f64e0_0 .net "wclk", 0 0, v0000000001331840_0;  alias, 1 drivers
v00000000008f6580_0 .net "write_en", 0 0, L_0000000001332950;  alias, 1 drivers
S_000000000130d280 .scope module, "uart" "UART" 3 230, 6 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetq";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /INPUT 8 "tx_data";
    .port_info 9 /OUTPUT 8 "rx_data";
    .port_info 10 /OUTPUT 1 "error";
P_000000000130d410 .param/l "BAUD" 0 6 21, +C4<00000000000000011100001000000000>;
P_000000000130d448 .param/l "CDSIZE" 1 6 26, +C4<000000000000000000000000000000111>;
P_000000000130d480 .param/l "CLKFREQ" 0 6 22, +C4<00000001011011100011011000000000>;
P_000000000130d4b8 .param/l "CLOCK_DIVIDE" 0 6 23, +C4<0000000000000000000000000000000000000000000000000000000000110100>;
L_000000000091f680 .functor AND 1, o0000000000927168, L_000000000138d6a0, C4<1>, C4<1>;
L_000000000091fae0 .functor AND 1, L_000000000138c3e0, L_000000000138c5c0, C4<1>, C4<1>;
L_000000000091f8b0 .functor AND 1, L_000000000138ca20, o0000000000927168, C4<1>, C4<1>;
L_000000000091f220 .functor NOT 1, L_000000000138c480, C4<0>, C4<0>, C4<0>;
L_000000000091f990 .functor AND 1, L_000000000138d380, L_000000000091f220, C4<1>, C4<1>;
L_000000000091fb50 .functor NOT 1, L_000000000138d560, C4<0>, C4<0>, C4<0>;
v00000000008f69e0_0 .net *"_ivl_0", 63 0, L_000000000138d880;  1 drivers
L_00000000013348c8 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v00000000008f7660_0 .net/2u *"_ivl_12", 5 0, L_00000000013348c8;  1 drivers
v00000000008f5cc0_0 .net *"_ivl_17", 1 0, L_000000000138d060;  1 drivers
L_0000000001334910 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000000000132cb00_0 .net/2u *"_ivl_18", 1 0, L_0000000001334910;  1 drivers
v000000000132d640_0 .net *"_ivl_20", 0 0, L_000000000138c3e0;  1 drivers
L_0000000001334958 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000000000132cec0_0 .net/2u *"_ivl_24", 5 0, L_0000000001334958;  1 drivers
v000000000132c420_0 .net *"_ivl_26", 0 0, L_000000000138ca20;  1 drivers
L_0000000001334838 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132c1a0_0 .net *"_ivl_3", 56 0, L_0000000001334838;  1 drivers
v000000000132ca60_0 .net *"_ivl_34", 0 0, L_000000000091f220;  1 drivers
v000000000132c560_0 .net *"_ivl_38", 63 0, L_000000000138d420;  1 drivers
L_0000000001334880 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000110100>, C4<0>, C4<0>, C4<0>;
v000000000132cce0_0 .net/2u *"_ivl_4", 63 0, L_0000000001334880;  1 drivers
L_00000000013349a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000132d1e0_0 .net *"_ivl_41", 54 0, L_00000000013349a0;  1 drivers
L_00000000013349e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000011010000>, C4<0>, C4<0>, C4<0>;
v000000000132c880_0 .net/2u *"_ivl_42", 63 0, L_00000000013349e8;  1 drivers
L_0000000001334a30 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000000000132dbe0_0 .net/2u *"_ivl_46", 3 0, L_0000000001334a30;  1 drivers
v000000000132c920_0 .net *"_ivl_9", 0 0, L_000000000138d6a0;  1 drivers
v000000000132c600_0 .net "busy", 0 0, L_000000000091fb50;  alias, 1 drivers
v000000000132c9c0_0 .var "bytephase", 5 0;
v000000000132d780_0 .var "capture", 9 0;
v000000000132c380_0 .net "clk", 0 0, v0000000001331840_0;  alias, 1 drivers
v000000000132daa0_0 .net "done", 0 0, L_000000000138d560;  1 drivers
v000000000132db40_0 .var "error", 0 0;
v000000000132cba0_0 .net "good", 0 0, L_000000000091f990;  1 drivers
v000000000132cc40_0 .net "nonstarter", 0 0, L_000000000091f8b0;  1 drivers
v000000000132c240_0 .net "rd", 0 0, L_000000000091fed0;  alias, 1 drivers
v000000000132cd80_0 .net "resetq", 0 0, v0000000001331980_0;  alias, 1 drivers
v000000000132de60_0 .net "rx", 0 0, o0000000000927168;  alias, 0 drivers
v000000000132ce20_0 .var "rx_data", 7 0;
v000000000132d460_0 .var "rxclkcounter", 6 0;
v000000000132c4c0_0 .net "rxqtick", 0 0, L_000000000138c5c0;  1 drivers
v000000000132c060_0 .net "rxrst", 0 0, L_000000000091f680;  1 drivers
v000000000132d3c0_0 .net "rxstop", 0 0, L_000000000138c980;  1 drivers
v000000000132d0a0_0 .net "sample", 0 0, L_000000000091fae0;  1 drivers
v000000000132df00_0 .var "sender", 9 0;
v000000000132c7e0_0 .var "sentbits", 3 0;
v000000000132d280_0 .net "startbit", 0 0, L_000000000138c480;  1 drivers
v000000000132dc80_0 .net "stopbit", 0 0, L_000000000138d380;  1 drivers
v000000000132dd20_0 .net "tx", 0 0, L_000000000138df60;  alias, 1 drivers
L_0000000001334a78 .functor BUFT 1, C4<00100101>, C4<0>, C4<0>, C4<0>;
v000000000132cf60_0 .net "tx_data", 7 0, L_0000000001334a78;  1 drivers
v000000000132d5a0_0 .var "txclkcounter", 8 0;
v000000000132d000_0 .net "txtick", 0 0, L_000000000138cfc0;  1 drivers
v000000000132c100_0 .var "valid", 0 0;
v000000000132c2e0_0 .net "wr", 0 0, L_000000000091f7d0;  alias, 1 drivers
L_000000000138d880 .concat [ 7 57 0 0], v000000000132d460_0, L_0000000001334838;
L_000000000138c5c0 .cmp/eq 64, L_000000000138d880, L_0000000001334880;
L_000000000138d6a0 .reduce/nor v000000000132c9c0_0;
L_000000000138c980 .cmp/eq 6, v000000000132c9c0_0, L_00000000013348c8;
L_000000000138d060 .part v000000000132c9c0_0, 0, 2;
L_000000000138c3e0 .cmp/eq 2, L_000000000138d060, L_0000000001334910;
L_000000000138ca20 .cmp/eq 6, v000000000132c9c0_0, L_0000000001334958;
L_000000000138c480 .part v000000000132d780_0, 0, 1;
L_000000000138d380 .part v000000000132d780_0, 9, 1;
L_000000000138d420 .concat [ 9 55 0 0], v000000000132d5a0_0, L_00000000013349a0;
L_000000000138cfc0 .cmp/eq 64, L_000000000138d420, L_00000000013349e8;
L_000000000138d560 .cmp/eq 4, v000000000132c7e0_0, L_0000000001334a30;
L_000000000138df60 .part v000000000132df00_0, 0, 1;
S_00000000008727e0 .scope module, "vals" "RAM" 3 217, 5 3 0, S_00000000008e2770;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 1 "wclk";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /OUTPUT 16 "dout";
P_000000000095e110 .param/l "addr_width" 0 5 5, +C4<00000000000000000000000000001000>;
P_000000000095e148 .param/l "data_width" 0 5 6, +C4<00000000000000000000000000010000>;
P_000000000095e180 .param/str "init_file" 0 5 4, "blank256.hex";
v000000000132d6e0_0 .net "din", 15 0, L_0000000001333210;  alias, 1 drivers
v000000000132c6a0_0 .var "dout", 15 0;
v000000000132c740 .array "mem", 0 255, 15 0;
v000000000132da00_0 .net "raddr", 7 0, v00000000013304e0_0;  alias, 1 drivers
v000000000132d500_0 .net "rclk", 0 0, v0000000001331840_0;  alias, 1 drivers
v000000000132d140_0 .net "waddr", 7 0, v00000000013304e0_0;  alias, 1 drivers
v000000000132ddc0_0 .net "wclk", 0 0, v0000000001331840_0;  alias, 1 drivers
v000000000132d320_0 .net "write_en", 0 0, L_0000000001332810;  alias, 1 drivers
    .scope S_000000000130d040;
T_0 ;
    %wait E_000000000091b490;
    %load/vec4 v00000000008f6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000000009099e0_0;
    %load/vec4 v00000000008f7520_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008f6300, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000130d040;
T_1 ;
    %wait E_000000000091b490;
    %load/vec4 v00000000008f5c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008f6300, 4;
    %assign/vec4 v00000000008f6e40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000130d040;
T_2 ;
    %vpi_call 5 24 "$readmemh", P_000000000130d240, v00000000008f6300 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000008e2900;
T_3 ;
    %wait E_000000000091b490;
    %load/vec4 v0000000000909e40_0;
    %load/vec4 v000000000090a340_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000000908d60_0;
    %assign/vec4 v000000000090a0c0_0, 0;
T_3.0 ;
    %load/vec4 v000000000090a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000009098a0_0;
    %assign/vec4 v0000000000909940_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008bac40;
T_4 ;
    %wait E_000000000091b490;
    %load/vec4 v0000000000909440_0;
    %load/vec4 v000000000090a520_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000000909a80_0;
    %assign/vec4 v0000000000909300_0, 0;
T_4.0 ;
    %load/vec4 v000000000090a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000908a40_0;
    %assign/vec4 v00000000009093a0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008bae80;
T_5 ;
    %wait E_000000000091b490;
    %load/vec4 v00000000009096c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000009089a0_0;
    %load/vec4 v0000000000908b80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000909580, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008bae80;
T_6 ;
    %wait E_000000000091b490;
    %load/vec4 v0000000000908ae0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000000909580, 4;
    %assign/vec4 v00000000009094e0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008bae80;
T_7 ;
    %vpi_call 5 24 "$readmemh", P_00000000008bb080, v0000000000909580 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000000008727e0;
T_8 ;
    %wait E_000000000091b490;
    %load/vec4 v000000000132d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000000000132d6e0_0;
    %load/vec4 v000000000132d140_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000132c740, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008727e0;
T_9 ;
    %wait E_000000000091b490;
    %load/vec4 v000000000132da00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000132c740, 4;
    %assign/vec4 v000000000132c6a0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000008727e0;
T_10 ;
    %vpi_call 5 24 "$readmemh", P_000000000095e180, v000000000132c740 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000000000130d280;
T_11 ;
    %wait E_000000000091b490;
    %load/vec4 v000000000132c060_0;
    %load/vec4 v000000000132c4c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 7;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v000000000132d460_0;
    %addi 1, 0, 7;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v000000000132d460_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000130d280;
T_12 ;
    %wait E_000000000091b490;
    %load/vec4 v000000000132d3c0_0;
    %load/vec4 v000000000132cc40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v000000000132c4c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v000000000132c9c0_0;
    %addi 1, 0, 6;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v000000000132c9c0_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v000000000132c9c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000130d280;
T_13 ;
    %wait E_000000000091b490;
    %load/vec4 v000000000132d0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v000000000132de60_0;
    %load/vec4 v000000000132d780_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v000000000132d780_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v000000000132d780_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000130d280;
T_14 ;
    %wait E_000000000091b490;
    %load/vec4 v000000000132c240_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v000000000132d3c0_0;
    %load/vec4 v000000000132cba0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v000000000132c100_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v000000000132c100_0, 0;
    %load/vec4 v000000000132d3c0_0;
    %load/vec4 v000000000132cba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v000000000132d780_0;
    %parti/s 8, 1, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %load/vec4 v000000000132ce20_0;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v000000000132ce20_0, 0;
    %load/vec4 v000000000132cc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %load/vec4 v000000000132d3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.8, 9;
    %load/vec4 v000000000132cba0_0;
    %inv;
    %jmp/1 T_14.9, 9;
T_14.8 ; End of true expr.
    %load/vec4 v000000000132db40_0;
    %jmp/0 T_14.9, 9;
 ; End of false expr.
    %blend;
T_14.9;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %assign/vec4 v000000000132db40_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000130d280;
T_15 ;
    %wait E_000000000091b490;
    %load/vec4 v000000000132d000_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 9;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v000000000132d5a0_0;
    %addi 1, 0, 9;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v000000000132d5a0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000130d280;
T_16 ;
    %wait E_000000000091b490;
    %load/vec4 v000000000132d000_0;
    %load/vec4 v000000000132daa0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v000000000132c7e0_0;
    %addi 1, 0, 4;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v000000000132c2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v000000000132c7e0_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v000000000132c7e0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000130d280;
T_17 ;
    %wait E_000000000091b490;
    %load/vec4 v000000000132c2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %load/vec4 v000000000132cf60_0;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v000000000132d000_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000132df00_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v000000000132df00_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v000000000132df00_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000008e2770;
T_18 ;
    %wait E_000000000091b310;
    %load/vec4 v0000000001330580_0;
    %load/vec4 v0000000001330120_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000132ebb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 40, 0, 10;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 10;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 10;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 10;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 10;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 10;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 10;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 10;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.0 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.1 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.2 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.3 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132eed0_0, 0, 2;
    %store/vec4 v000000000132e430_0, 0, 1;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000000008e2770;
T_19 ;
    %wait E_000000000091b310;
    %load/vec4 v0000000001330580_0;
    %load/vec4 v0000000001330120_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000132ebb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 0, 10;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 10;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 125, 0, 10;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 10;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 123, 0, 10;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132e110_0, 0, 2;
    %store/vec4 v000000000132fd30_0, 0, 1;
    %jmp T_19.6;
T_19.0 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132e110_0, 0, 2;
    %store/vec4 v000000000132fd30_0, 0, 1;
    %jmp T_19.6;
T_19.1 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132e110_0, 0, 2;
    %store/vec4 v000000000132fd30_0, 0, 1;
    %jmp T_19.6;
T_19.2 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132e110_0, 0, 2;
    %store/vec4 v000000000132fd30_0, 0, 1;
    %jmp T_19.6;
T_19.3 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132e110_0, 0, 2;
    %store/vec4 v000000000132fd30_0, 0, 1;
    %jmp T_19.6;
T_19.4 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 2;
    %store/vec4 v000000000132e110_0, 0, 2;
    %store/vec4 v000000000132fd30_0, 0, 1;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000008e2770;
T_20 ;
    %wait E_000000000091b9d0;
    %load/vec4 v0000000001331660_0;
    %load/vec4 v0000000001330440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001331200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001330ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001330580_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 24, 5;
    %cmp/z;
    %jmp/1 T_20.0, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/z;
    %jmp/1 T_20.1, 4;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/z;
    %jmp/1 T_20.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 28, 5;
    %cmp/z;
    %jmp/1 T_20.3, 4;
    %dup/vec4;
    %pushi/vec4 1, 28, 5;
    %cmp/z;
    %jmp/1 T_20.4, 4;
    %load/vec4 v0000000001330580_0;
    %load/vec4 v00000000013304e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001331520_0, 0, 8;
    %store/vec4 v0000000001331e80_0, 0, 1;
    %jmp T_20.6;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000132d820_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001331520_0, 0, 8;
    %store/vec4 v0000000001331e80_0, 0, 1;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v0000000001330580_0;
    %load/vec4 v00000000013304e0_0;
    %addi 1, 0, 8;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001331520_0, 0, 8;
    %store/vec4 v0000000001331e80_0, 0, 1;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000013304e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001331520_0, 0, 8;
    %store/vec4 v0000000001331e80_0, 0, 1;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000000013304e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001331520_0, 0, 8;
    %store/vec4 v0000000001331e80_0, 0, 1;
    %jmp T_20.6;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000013304e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0000000001331520_0, 0, 8;
    %store/vec4 v0000000001331e80_0, 0, 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000000008e2770;
T_21 ;
    %wait E_000000000091b5d0;
    %load/vec4 v0000000001330120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000132ebb0_0;
    %pushi/vec4 40, 0, 8; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000000000132f470_0;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000001330580_0;
    %pad/u 4;
    %load/vec4 v0000000001331ca0_0;
    %or;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v000000000132d820_0;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000000000132ebb0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 102, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.27, 6;
    %dup/vec4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.28, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.29, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.30, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.31, 6;
    %dup/vec4;
    %pushi/vec4 109, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.32, 6;
    %dup/vec4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.33, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.34, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.35, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.36, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.37, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.38, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.39, 6;
    %dup/vec4;
    %pushi/vec4 117, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.40, 6;
    %dup/vec4;
    %pushi/vec4 118, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.41, 6;
    %dup/vec4;
    %pushi/vec4 119, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.42, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.43, 6;
    %dup/vec4;
    %pushi/vec4 121, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.44, 6;
    %dup/vec4;
    %pushi/vec4 122, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.45, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.46, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.47, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.48, 6;
    %dup/vec4;
    %pushi/vec4 95, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.49, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.50, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.51, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.52, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.53, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.54, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.55, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.56, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_21.57, 6;
    %load/vec4 v000000000132d820_0;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.4 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.5 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.6 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.7 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.8 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.9 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.10 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.11 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.12 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.13 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 48, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.14 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.15 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.16 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.17 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.18 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.19 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %pushi/vec4 55, 0, 16; draw_string_vec4
    %sub;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.20 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.21 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.22 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.23 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.24 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.25 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.26 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.27 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.28 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.29 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.30 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.31 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.32 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.33 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.34 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.35 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.36 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.37 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.38 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.39 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.40 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.41 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.42 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.43 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.44 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.45 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 5381, 0, 16;
    %xor;
    %load/vec4 v000000000132ebb0_0;
    %pad/u 16;
    %xor;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.47 ;
    %load/vec4 v000000000132d820_0;
    %load/vec4 v000000000132f470_0;
    %add;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.48 ;
    %load/vec4 v000000000132f470_0;
    %load/vec4 v000000000132d820_0;
    %sub;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.49 ;
    %load/vec4 v000000000132d820_0;
    %inv;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.50 ;
    %load/vec4 v000000000132d820_0;
    %load/vec4 v000000000132f470_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_21.60, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_21.61, 8;
T_21.60 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_21.61, 8;
 ; End of false expr.
    %blend;
T_21.61;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.51 ;
    %load/vec4 v000000000132f470_0;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.52 ;
    %load/vec4 v000000000132f470_0;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.53 ;
    %load/vec4 v000000000132f470_0;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.54 ;
    %load/vec4 v000000000132f470_0;
    %addi 1, 0, 16;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.55 ;
    %load/vec4 v0000000001331700_0;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.56 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000000001331ac0_0;
    %pad/u 16;
    %or;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.57 ;
    %load/vec4 v000000000132d820_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000132d8c0_0, 0, 16;
    %jmp T_21.59;
T_21.59 ;
    %pop/vec4 1;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000008e2770;
T_22 ;
    %wait E_000000000091b310;
    %load/vec4 v0000000001330580_0;
    %load/vec4 v0000000001330120_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000132ebb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 40, 0, 10;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 297, 0, 10;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %load/vec4 v0000000001330120_0;
    %store/vec4 v0000000001331ca0_0, 0, 4;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v0000000001330120_0;
    %addi 1, 0, 4;
    %store/vec4 v0000000001331ca0_0, 0, 4;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v0000000001330120_0;
    %subi 1, 0, 4;
    %store/vec4 v0000000001331ca0_0, 0, 4;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000008e2770;
T_23 ;
    %wait E_000000000091bdd0;
    %load/vec4 v0000000001331e80_0;
    %load/vec4 v0000000001330120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000132ebb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4096, 4095, 13;
    %cmp/z;
    %jmp/1 T_23.0, 4;
    %dup/vec4;
    %pushi/vec4 126, 0, 13;
    %cmp/z;
    %jmp/1 T_23.1, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 13;
    %cmp/z;
    %jmp/1 T_23.2, 4;
    %dup/vec4;
    %pushi/vec4 125, 0, 13;
    %cmp/z;
    %jmp/1 T_23.3, 4;
    %dup/vec4;
    %pushi/vec4 63, 0, 13;
    %cmp/z;
    %jmp/1 T_23.4, 4;
    %load/vec4 v00000000013309e0_0;
    %assign/vec4 v0000000001331340_0, 0;
    %jmp T_23.6;
T_23.0 ;
    %load/vec4 v0000000001330800_0;
    %assign/vec4 v0000000001331340_0, 0;
    %jmp T_23.6;
T_23.1 ;
    %load/vec4 v0000000001331700_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000000001331340_0, 0;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v00000000013306c0_0;
    %assign/vec4 v0000000001331340_0, 0;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v00000000013306c0_0;
    %assign/vec4 v0000000001331340_0, 0;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v000000000132d820_0;
    %cmpi/ne 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_23.7, 8;
    %load/vec4 v00000000013306c0_0;
    %jmp/1 T_23.8, 8;
T_23.7 ; End of true expr.
    %load/vec4 v00000000013309e0_0;
    %jmp/0 T_23.8, 8;
 ; End of false expr.
    %blend;
T_23.8;
    %assign/vec4 v0000000001331340_0, 0;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000000008e2770;
T_24 ;
    %wait E_000000000091be90;
    %load/vec4 v0000000001331d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000132d820_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000000001330800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001330120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000013304e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000000000132d8c0_0;
    %assign/vec4 v000000000132d820_0, 0;
    %load/vec4 v0000000001331340_0;
    %assign/vec4 v0000000001330800_0, 0;
    %load/vec4 v0000000001331ca0_0;
    %assign/vec4 v0000000001330120_0, 0;
    %load/vec4 v0000000001331660_0;
    %inv;
    %assign/vec4 v0000000001331660_0, 0;
    %load/vec4 v0000000001331e80_0;
    %assign/vec4 v0000000001330580_0, 0;
    %load/vec4 v0000000001331520_0;
    %assign/vec4 v00000000013304e0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000000008e25e0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001331980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001331840_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_00000000008e25e0;
T_26 ;
    %vpi_call 2 8 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008e25e0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001331980_0, 0, 1;
    %delay 512, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_00000000008e25e0;
T_27 ;
    %delay 1, 0;
    %load/vec4 v0000000001331840_0;
    %nor/r;
    %store/vec4 v0000000001331840_0, 0, 1;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test.v";
    "tok.v";
    "stack.v";
    "ram.v";
    "uart.v";
