
---------- Begin Simulation Statistics ----------
final_tick                                 1051107500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66034                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863656                       # Number of bytes of host memory used
host_op_rate                                    66492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.14                       # Real time elapsed on the host
host_tick_rate                               69407807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1006944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001051                       # Number of seconds simulated
sim_ticks                                  1051107500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.479072                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  224957                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               226135                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20353                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            229863                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             148                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              147                       # Number of indirect misses.
system.cpu.branchPred.lookups                  276755                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4887                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    816750                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   817578                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             20154                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     134686                       # Number of branches committed
system.cpu.commit.bw_lim_events                 17445                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          425475                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000027                       # Number of instructions committed
system.cpu.commit.committedOps                1006970                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2004061                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.502465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.387329                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1657673     82.72%     82.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       137700      6.87%     89.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        27749      1.38%     90.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        52099      2.60%     93.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71245      3.56%     97.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23650      1.18%     98.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          815      0.04%     98.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15685      0.78%     99.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        17445      0.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2004061                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2158                       # Number of function calls committed.
system.cpu.commit.int_insts                    879162                       # Number of committed integer instructions.
system.cpu.commit.loads                        161698                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           625681     62.14%     62.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             633      0.06%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             23      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161698     16.06%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         218868     21.74%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1006970                       # Class of committed instruction
system.cpu.commit.refs                         380566                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       339                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1006944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.102214                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.102214                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1619984                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   219                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               205805                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1738413                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   144668                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    225393                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  21678                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   743                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 57367                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      276755                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    126632                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1894435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1462                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1821302                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   43754                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.131649                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             152672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             229845                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.866372                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2069090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.886432                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.068244                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1697225     82.03%     82.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5528      0.27%     82.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    29738      1.44%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2175      0.11%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   206482      9.98%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    21939      1.06%     94.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6102      0.29%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8864      0.43%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    91037      4.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2069090                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           33126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20376                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   221569                       # Number of branches executed
system.cpu.iew.exec_nop                            47                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.658136                       # Inst execution rate
system.cpu.iew.exec_refs                       438118                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     269179                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   45007                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                200310                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 53                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1050                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               274238                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1438428                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                168939                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37983                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1383543                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 80265                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  21678                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 80301                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         79339                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              660                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        38612                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        55369                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19571                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            805                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1681763                       # num instructions consuming a value
system.cpu.iew.wb_count                       1329994                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.424986                       # average fanout of values written-back
system.cpu.iew.wb_producers                    714726                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.632663                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1378202                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1751164                       # number of integer regfile reads
system.cpu.int_regfile_writes                  891799                       # number of integer regfile writes
system.cpu.ipc                               0.475689                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.475689                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                948761     66.74%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  634      0.04%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  25      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               201199     14.15%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              270814     19.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1421527                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       37637                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026476                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15845     42.10%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     42.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21216     56.37%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   571      1.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1458606                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4949014                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1329552                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1868946                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1438328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1421527                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  53                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          431432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               350                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       340496                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2069090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.687030                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.411067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1551672     74.99%     74.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              168876      8.16%     83.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               53309      2.58%     85.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              117441      5.68%     91.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              124821      6.03%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               27469      1.33%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               22684      1.10%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1567      0.08%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1251      0.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2069090                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.676204                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    551                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1116                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          442                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               875                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2330                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1699                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               200310                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              274238                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1987141                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                          2102216                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  126103                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1270067                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   7039                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   182673                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    362                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3684337                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1662991                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2114791                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    243213                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1480765                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  21678                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1491090                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   844709                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2133925                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4333                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                122                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    377492                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             55                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              697                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3399353                       # The number of ROB reads
system.cpu.rob.rob_writes                     2929935                       # The number of ROB writes
system.cpu.timesIdled                             337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      497                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     126                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        65163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        164346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        97984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       197245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            248                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        64860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              278                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           545                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         95921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       167583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 167583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4359808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4359808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99183                       # Request fanout histogram
system.membus.reqLayer0.occupancy           434282000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              41.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17289000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       162526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2735                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2735                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           462                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          139                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        95925                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        95922                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       295365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                296503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6434368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6477632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65389                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4151232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           164650                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038859                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 164401     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    249      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             164650                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          196499500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52272000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            693998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   34                       # number of demand (read+write) hits
system.l2.demand_hits::total                       74                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  40                       # number of overall hits
system.l2.overall_hits::.cpu.data                  34                       # number of overall hits
system.l2.overall_hits::total                      74                       # number of overall hits
system.l2.demand_misses::.cpu.inst                422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2840                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3262                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               422                       # number of overall misses
system.l2.overall_misses::.cpu.data              2840                       # number of overall misses
system.l2.overall_misses::total                  3262                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33059000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    224724500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        257783500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33059000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    224724500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       257783500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2874                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3336                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2874                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3336                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.913420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988170                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977818                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.913420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988170                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977818                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78338.862559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79128.345070                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79026.210914                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78338.862559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79128.345070                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79026.210914                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               64863                       # number of writebacks
system.l2.writebacks::total                     64863                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3262                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28839000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    196324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    225163500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28839000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    196324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    225163500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.913420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.977818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.913420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.977818                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68338.862559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69128.345070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69026.210914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68338.862559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69128.345070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69026.210914                       # average overall mshr miss latency
system.l2.replacements                          65389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97663                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97663                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          214                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    214148500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     214148500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78817.997792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78817.997792                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    186978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    186978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68817.997792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68817.997792                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33059000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33059000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.913420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78338.862559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78338.862559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28839000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28839000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.913420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68338.862559                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68338.862559                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10576000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10576000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.884892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85983.739837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85983.739837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9346000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9346000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.884892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.884892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75983.739837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75983.739837                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        95924                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           95924                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        95925                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         95925                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        95924                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        95924                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1867513000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1867513000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19468.673116                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19468.673116                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 21776.796092                       # Cycle average of tags in use
system.l2.tags.total_refs                      101320                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.032213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   20490.899041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       182.347979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1103.549073                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.625333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.033678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.664575                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        10741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1676110                       # Number of tag accesses
system.l2.tags.data_accesses                  1676110                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          27008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         181760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             208768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        27008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4151040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4151040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        64860                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64860                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          25694803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         172922370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             198617173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     25694803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25694803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     3949205957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           3949205957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     3949205957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         25694803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        172922370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4147823129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     64860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000067454500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          582                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          583                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15871                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66688                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3262                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64860                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3262                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     29211250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                90373750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8955.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27705.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2901                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60661                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3262                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     61                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    961.454866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   893.276746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.510072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          117      2.58%      2.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           75      1.66%      4.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43      0.95%      5.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      0.86%      6.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           53      1.17%      7.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      0.64%      7.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      0.53%      8.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          109      2.41%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4042     89.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4531                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       5.595197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.098236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           582     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           583                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     111.384880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     98.355407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     53.596243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23             9      1.55%      1.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            18      3.09%      4.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             7      1.20%      5.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             2      0.34%      6.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            73     12.54%     18.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             3      0.52%     19.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             2      0.34%     19.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87           108     18.56%     38.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.17%     38.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            4      0.69%     39.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           10      1.72%     40.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119          111     19.07%     59.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            2      0.34%     60.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135          164     28.18%     88.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.17%     88.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            9      1.55%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183           10      1.72%     91.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            8      1.37%     93.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199           13      2.23%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            1      0.17%     95.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.17%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            2      0.34%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            3      0.52%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            7      1.20%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            2      0.34%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            3      0.52%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            5      0.86%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            3      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           582                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 208768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4149376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  208768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4151040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       198.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      3947.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    198.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   3949.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   30.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1051091500                       # Total gap between requests
system.mem_ctrls.avgGap                      15429.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       181760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4149376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 25694802.862694822252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 172922369.976429611444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3947622864.454872131348                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        64860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11470500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     78903250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18662182750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27181.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27782.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    287730.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16172100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8588085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12616380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          169843140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82361760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        306842400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        145231680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          741655545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        705.594380                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    365623750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     34840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    650643750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16200660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8607060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10674300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168559020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82361760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        294582270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        155556000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          736541070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        700.728584                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    391982500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     34840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    624285000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       125975                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           125975                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       125975                       # number of overall hits
system.cpu.icache.overall_hits::total          125975                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          657                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            657                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          657                       # number of overall misses
system.cpu.icache.overall_misses::total           657                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44980997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44980997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44980997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44980997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       126632                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       126632                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       126632                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       126632                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005188                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005188                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005188                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005188                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68464.226788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68464.226788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68464.226788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68464.226788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          798                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.384615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.icache.writebacks::total               214                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          195                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          195                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34194497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34194497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34194497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34194497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003648                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003648                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003648                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003648                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74014.062771                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74014.062771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74014.062771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74014.062771                       # average overall mshr miss latency
system.cpu.icache.replacements                    214                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       125975                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          125975                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          657                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           657                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44980997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44980997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       126632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       126632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005188                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005188                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68464.226788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68464.226788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          195                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34194497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34194497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74014.062771                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74014.062771                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.278369                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              126437                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               462                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            273.673160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.278369                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958119                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958119                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            253726                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           253726                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       267564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           267564                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       267569                       # number of overall hits
system.cpu.dcache.overall_hits::total          267569                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       117942                       # number of overall misses
system.cpu.dcache.overall_misses::total        117942                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4401860223                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4401860223                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4401860223                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4401860223                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       385503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       385503                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       385511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       385511                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.305935                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.305935                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.305937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.305937                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37323.194389                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37323.194389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37322.245027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37322.245027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1474249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             91831                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.053936                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        97665                       # number of writebacks
system.cpu.dcache.writebacks::total             97665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98799                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3301161053                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3301161053                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3301423053                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3301423053                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.256278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.256278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.256281                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.256281                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33413.914055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33413.914055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33415.551301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33415.551301                       # average overall mshr miss latency
system.cpu.dcache.replacements                  97772                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       166297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          166297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           385                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       166682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       166682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69072.727273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69072.727273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10619000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10619000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78659.259259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78659.259259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101267                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101267                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1207804656                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1207804656                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.176021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.176021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55831.583969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55831.583969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18893                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18893                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    218996486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    218996486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79925.724818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79925.724818                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        95921                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        95921                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   3167462567                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   3167462567                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33021.575745                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33021.575745                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        95921                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        95921                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   3071545567                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   3071545567                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32021.617446                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32021.617446                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           986.189566                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              366408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.708733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   986.189566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.963076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.963076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            869906                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           869906                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1051107500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1051107500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
