$date
	Tue Oct 31 17:43:59 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FSMtest $end
$var wire 1 ! ADDR_WE $end
$var wire 1 " DM_WE $end
$var wire 1 # MISO_BUFE $end
$var wire 1 $ SR_WE $end
$var reg 1 % ChipSelCond $end
$var reg 1 & SCLKEdge $end
$var reg 1 ' clk $end
$var reg 1 ( shiftRegOutPZero $end
$scope module trial1 $end
$var wire 1 ) ChipSelCond $end
$var wire 1 * SCLKEdge $end
$var wire 1 + clk $end
$var wire 1 , shiftRegOutPZero $end
$var reg 1 - ADDR_WE $end
$var reg 1 . DM_WE $end
$var reg 1 / MISO_BUFE $end
$var reg 1 0 SR_WE $end
$var reg 1 1 WriteController $end
$var reg 5 2 counter [4:0] $end
$upscope $end
$upscope $end
$scope module inputconditioner $end
$var wire 1 3 clk $end
$var wire 1 4 noisysignal $end
$var reg 1 5 conditioned $end
$var reg 3 6 counter [2:0] $end
$var reg 1 7 negativeedge $end
$var reg 1 8 positiveedge $end
$var reg 1 9 synchronizer0 $end
$var reg 1 : synchronizer1 $end
$upscope $end
$scope module shiftregister $end
$var wire 1 ; clk $end
$var wire 8 < parallelDataIn [7:0] $end
$var wire 8 = parallelDataOut [7:0] $end
$var wire 1 > parallelLoad $end
$var wire 1 ? peripheralClkEdge $end
$var wire 1 @ serialDataIn $end
$var wire 1 A serialDataOut $end
$var reg 8 B shiftregistermem [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx B
xA
z@
z?
z>
bx =
bz <
z;
0:
09
x8
x7
b0 6
x5
z4
z3
b0 2
x1
x0
x/
x.
x-
x,
0+
1*
1)
x(
0'
1&
1%
x$
x#
x"
x!
$end
#10
0/
0#
00
0$
0-
0!
0.
0"
1'
1+
#20
0'
0+
#30
1'
1+
#40
0'
0+
#50
1'
1+
#60
0'
0+
#70
1'
1+
#80
0'
0+
#90
1'
1+
#100
0'
0+
#110
1'
1+
#120
0'
0+
#130
1'
1+
#140
0'
0+
#150
1'
1+
#160
0'
0+
#170
1'
1+
#180
0'
0+
#190
1'
1+
#200
0'
0+
0(
0,
0%
0)
#210
b1 2
1'
1+
#220
0'
0+
#230
b10 2
1'
1+
#240
0'
0+
#250
b11 2
1'
1+
#260
0'
0+
#270
b100 2
1'
1+
#280
0'
0+
#290
b101 2
1'
1+
#300
0'
0+
#310
b110 2
1'
1+
#320
0'
0+
#330
b111 2
1'
1+
#340
0'
0+
#350
1-
1!
b1000 2
1'
1+
#360
0'
0+
#370
11
0-
0!
b1001 2
1'
1+
#380
0'
0+
#390
b1010 2
1'
1+
#400
0'
0+
1(
1,
1%
1)
#410
b0 2
1'
1+
#420
0'
0+
#430
1'
1+
#440
0'
0+
#450
1'
1+
#460
0'
0+
#470
1'
1+
#480
0'
0+
#490
1'
1+
#500
0'
0+
#510
1'
1+
#520
0'
0+
#530
1'
1+
#540
0'
0+
#550
1'
1+
#560
0'
0+
#570
1'
1+
#580
0'
0+
#590
1'
1+
#600
0'
0+
0%
0)
#610
b1 2
1'
1+
#620
0'
0+
#630
b10 2
1'
1+
#640
0'
0+
#650
b11 2
1'
1+
#660
0'
0+
#670
b100 2
1'
1+
#680
0'
0+
#690
b101 2
1'
1+
#700
0'
0+
#710
b110 2
1'
1+
#720
0'
0+
#730
b111 2
1'
1+
#740
0'
0+
#750
1-
1!
b1000 2
1'
1+
#760
0'
0+
#770
1/
1#
10
1$
0-
0!
b1001 2
1'
1+
#780
0'
0+
#790
b1010 2
1'
1+
#800
0'
0+
1%
1)
#810
0/
0#
00
0$
b0 2
1'
1+
#820
0'
0+
#830
1'
1+
#840
0'
0+
#850
1'
1+
#860
0'
0+
#870
1'
1+
#880
0'
0+
#890
1'
1+
#900
0'
0+
#910
1'
1+
#920
0'
0+
#930
1'
1+
#940
0'
0+
#950
1'
1+
#960
0'
0+
#970
1'
1+
#980
0'
0+
#990
1'
1+
#1000
0'
0+
0(
0,
0%
0)
#1010
b1 2
1'
1+
#1020
0'
0+
#1030
b10 2
1'
1+
#1040
0'
0+
#1050
b11 2
1'
1+
#1060
0'
0+
#1070
b100 2
1'
1+
#1080
0'
0+
#1090
b101 2
1'
1+
#1100
0'
0+
#1110
b110 2
1'
1+
#1120
0'
0+
#1130
b111 2
1'
1+
#1140
0'
0+
#1150
1-
1!
b1000 2
1'
1+
#1160
0'
0+
#1170
0-
0!
b1001 2
1'
1+
#1180
0'
0+
#1190
b1010 2
1'
1+
#1200
0'
0+
#1210
b1011 2
1'
1+
#1220
0'
0+
#1230
b1100 2
1'
1+
#1240
0'
0+
#1250
b1101 2
1'
1+
#1260
0'
0+
#1270
b1110 2
1'
1+
#1280
0'
0+
#1290
b1111 2
1'
1+
#1300
0'
0+
#1310
1.
1"
b0 2
1'
1+
#1320
0'
0+
#1330
b1 2
1'
1+
#1340
0'
0+
#1350
b10 2
1'
1+
#1360
0'
0+
#1370
b11 2
1'
1+
#1380
0'
0+
#1390
b100 2
1'
1+
#1400
0'
0+
#1410
b101 2
1'
1+
#1420
0'
0+
#1430
b110 2
1'
1+
#1440
0'
0+
#1450
b111 2
1'
1+
#1460
0'
0+
#1470
1-
1!
b1000 2
1'
1+
#1480
0'
0+
#1490
0-
0!
b1001 2
1'
1+
#1500
0'
0+
#1510
b1010 2
1'
1+
#1520
0'
0+
#1530
b1011 2
1'
1+
#1540
0'
0+
#1550
b1100 2
1'
1+
#1560
0'
0+
#1570
b1101 2
1'
1+
#1580
0'
0+
#1590
b1110 2
1'
1+
#1600
0'
0+
