\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable}{}\doxysection{APB2 Clock Enable Disable}
\label{group___r_c_c___a_p_b2___clock___enable___disable}\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}


Enable or disable the High Speed APB (APB2) peripheral clock.  


Collaboration diagram for APB2 Clock Enable Disable\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga56e350288f38c91c0c4cdb38ffa84f5e}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga56e350288f38c91c0c4cdb38ffa84f5e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}\label{group___r_c_c___a_p_b2___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}\label{group___r_c_c___a_p_b2___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}\label{group___r_c_c___a_p_b2___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}\label{group___r_c_c___a_p_b2___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the High Speed APB (APB2) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}\label{group___r_c_c___a_p_b2___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}} 
\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}!APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\_APB2ENR\_ADC1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\_APB2ENR\_ADC1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga045c3af72300d80014bbd1bdc9d40797}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga045c3af72300d80014bbd1bdc9d40797}} 
\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}!\_\_HAL\_RCC\_AFIO\_CLK\_ENABLE@{\_\_HAL\_RCC\_AFIO\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_AFIO\_CLK\_ENABLE@{\_\_HAL\_RCC\_AFIO\_CLK\_ENABLE}!APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AFIO\_CLK\_ENABLE}{\_\_HAL\_RCC\_AFIO\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}{RCC\_APB2ENR\_AFIOEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}{RCC\_APB2ENR\_AFIOEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}} 
\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}!APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}{RCC\_APB2ENR\_IOPAEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}{RCC\_APB2ENR\_IOPAEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}} 
\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}!APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}{RCC\_APB2ENR\_IOPBEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}{RCC\_APB2ENR\_IOPBEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}} 
\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}!APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}{RCC\_APB2ENR\_IOPCEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}{RCC\_APB2ENR\_IOPCEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}} 
\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}!APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}{RCC\_APB2ENR\_IOPDEN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}{RCC\_APB2ENR\_IOPDEN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga856c7460aa481976644736c703c6702d}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga856c7460aa481976644736c703c6702d}} 
\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}!APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\_APB2ENR\_SPI1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\_APB2ENR\_SPI1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}\label{group___r_c_c___a_p_b2___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}} 
\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}!APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\_APB2ENR\_TIM1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\_APB2ENR\_TIM1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}\label{group___r_c_c___a_p_b2___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}} 
\index{APB2 Clock Enable Disable@{APB2 Clock Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}!APB2 Clock Enable Disable@{APB2 Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\_APB2ENR\_USART1EN}});\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\_APB2ENR\_USART1EN}});\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
