

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Wed Jan 24 17:35:36 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    45.854|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16061|  16061|  16061|  16061|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- memset_dense_array    |      9|      9|         1|          -|          -|     10|    no    |
        |- Dense_Loop_Flat_Loop  |  16002|  16002|         4|          1|          1|  16000|    yes   |
        |- Sum_Loop              |     24|     24|         7|          2|          1|     10|    yes   |
        |- Prediction_Loop       |     19|     19|        11|          1|          1|     10|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    237|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     717|   2549|    -|
|Memory           |       32|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    272|    -|
|Register         |        0|      -|     515|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|     12|    1296|   3223|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      5|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3bkb_U1  |dense_fadd_32ns_3bkb  |        0|      2|  177|  385|    0|
    |dense_fdiv_32ns_3dEe_U3  |dense_fdiv_32ns_3dEe  |        0|      0|  268|  978|    0|
    |dense_fexp_32ns_3eOg_U4  |dense_fexp_32ns_3eOg  |        0|      7|  144|  866|    0|
    |dense_fmul_32ns_3cud_U2  |dense_fmul_32ns_3cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     12|  717| 2549|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory     |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |dense_array_U    |dense_dense_array    |        0|  64|   5|    0|     10|   32|     1|          320|
    |dense_weights_U  |dense_dense_weights  |       32|   0|   0|    0|  16000|   32|     1|       512000|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total            |                     |       32|  64|   5|    0|  16010|   64|     2|       512320|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_fu_314_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln19_1_fu_387_p2     |     +    |      0|  0|  15|          15|          15|
    |add_ln19_fu_381_p2       |     +    |      0|  0|  15|          15|          15|
    |add_ln8_fu_291_p2        |     +    |      0|  0|  13|           4|           1|
    |d_fu_320_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_398_p2              |     +    |      0|  0|  13|          11|           1|
    |i_fu_427_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_444_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln12_fu_308_p2      |   icmp   |      0|  0|  13|          14|          10|
    |icmp_ln17_1_fu_404_p2    |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln17_fu_326_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln36_fu_421_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln42_fu_438_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln8_fu_302_p2       |   icmp   |      0|  0|   9|           4|           4|
    |select_ln19_1_fu_409_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln19_2_fu_340_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln19_fu_332_p3    |  select  |      0|  0|  11|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 237|         129|          92|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter10          |   9|          2|    1|          2|
    |ap_phi_mux_d_0_phi_fu_185_p4      |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_196_p4      |   9|          2|   11|         22|
    |ap_phi_mux_i_0_phi_fu_231_p4      |   9|          2|    4|          8|
    |ap_phi_mux_w_sum_0_phi_fu_207_p4  |   9|          2|   32|         64|
    |d_0_reg_181                       |   9|          2|    4|          8|
    |dense_array_address0              |  27|          5|    4|         20|
    |dense_array_d0                    |  15|          3|   32|         96|
    |f_0_reg_192                       |   9|          2|   11|         22|
    |grp_fu_249_p0                     |  15|          3|   32|         96|
    |grp_fu_249_p1                     |  15|          3|   32|         96|
    |i_0_reg_227                       |   9|          2|    4|          8|
    |indvar_flatten_reg_170            |   9|          2|   14|         28|
    |j_0_reg_238                       |   9|          2|    4|          8|
    |phi_ln8_reg_159                   |   9|          2|    4|          8|
    |sum_0_reg_215                     |   9|          2|   32|         64|
    |w_sum_0_reg_203                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 272|         58|  262|        640|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9            |   1|   0|    1|          0|
    |d_0_reg_181                        |   4|   0|    4|          0|
    |f_0_reg_192                        |  11|   0|   11|          0|
    |f_reg_494                          |  11|   0|   11|          0|
    |i_0_reg_227                        |   4|   0|    4|          0|
    |i_reg_528                          |   4|   0|    4|          0|
    |icmp_ln12_reg_464                  |   1|   0|    1|          0|
    |icmp_ln17_1_reg_510                |   1|   0|    1|          0|
    |icmp_ln17_1_reg_510_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln17_reg_473                  |   1|   0|    1|          0|
    |icmp_ln17_reg_473_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln36_reg_524                  |   1|   0|    1|          0|
    |icmp_ln42_reg_538                  |   1|   0|    1|          0|
    |indvar_flatten_reg_170             |  14|   0|   14|          0|
    |j_0_reg_238                        |   4|   0|    4|          0|
    |phi_ln8_reg_159                    |   4|   0|    4|          0|
    |reg_285                            |  32|   0|   32|          0|
    |select_ln19_2_reg_478              |   4|   0|    4|          0|
    |sum_0_reg_215                      |  32|   0|   32|          0|
    |w_sum_0_reg_203                    |  32|   0|   32|          0|
    |zext_ln44_reg_547                  |   4|   0|   64|         60|
    |icmp_ln12_reg_464                  |  64|  32|    1|          0|
    |icmp_ln36_reg_524                  |  64|  32|    1|          0|
    |icmp_ln42_reg_538                  |  64|  32|    1|          0|
    |select_ln19_2_reg_478              |  64|  32|    4|          0|
    |zext_ln44_reg_547                  |  64|  32|   64|         60|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 515| 160|  326|        120|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_address0  | out |   11|  ap_memory |  flat_array  |     array    |
|flat_array_ce0       | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q0        |  in |   32|  ap_memory |  flat_array  |     array    |
|prediction_address0  | out |    4|  ap_memory |  prediction  |     array    |
|prediction_ce0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_we0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_d0        | out |   32|  ap_memory |  prediction  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

