{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662966777069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662966777075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 02:12:56 2022 " "Processing started: Mon Sep 12 02:12:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662966777075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966777075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RXTXUART -c RXTXUART " "Command: quartus_map --read_settings_files=on --write_settings_files=off RXTXUART -c RXTXUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966777075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662966777594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662966777594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxtxuart.sv 1 1 " "Found 1 design units, including 1 entities, in source file rxtxuart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RXTXUART " "Found entity 1: RXTXUART" {  } { { "RXTXUART.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RXTXUART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter10 " "Found entity 1: Counter10" {  } { { "Counter10.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/Counter10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DivClk divClk RxUart.sv(6) " "Verilog HDL Declaration information at RxUart.sv(6): object \"DivClk\" differs only in case from object \"divClk\" in the same scope" {  } { { "RxUart.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RxUart.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662966784397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxuart.sv 1 1 " "Found 1 design units, including 1 entities, in source file rxuart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RxUart " "Found entity 1: RxUart" {  } { { "RxUart.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RxUart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siporegister.sv 1 1 " "Found 1 design units, including 1 entities, in source file siporegister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPORegister " "Found entity 1: SIPORegister" {  } { { "SIPORegister.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/SIPORegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMRX " "Found entity 1: FSMRX" {  } { { "FSMRX.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/FSMRX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784408 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 UARTClock.sv(11) " "Verilog HDL Expression warning at UARTClock.sv(11): truncated literal to match 8 bits" {  } { { "UARTClock.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/UARTClock.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1662966784412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 UARTClock.sv(12) " "Verilog HDL Expression warning at UARTClock.sv(12): truncated literal to match 6 bits" {  } { { "UARTClock.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/UARTClock.sv" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1662966784412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file uartclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UARTClock " "Found entity 1: UARTClock" {  } { { "UARTClock.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/UARTClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txuart.sv 1 1 " "Found 1 design units, including 1 entities, in source file txuart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TxUART " "Found entity 1: TxUART" {  } { { "TxUART.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/TxUART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uUartControl.sv(40) " "Verilog HDL information at uUartControl.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1662966784422 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 uUartControl.sv(83) " "Verilog HDL Expression warning at uUartControl.sv(83): truncated literal to match 4 bits" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1662966784423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uuartcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file uuartcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uUartControl " "Found entity 1: uUartControl" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "divClk divclk PISOSRegister.sv(5) " "Verilog HDL Declaration information at PISOSRegister.sv(5): object \"divClk\" differs only in case from object \"divclk\" in the same scope" {  } { { "PISOSRegister.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/PISOSRegister.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662966784427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pisosregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file pisosregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PISOSRegister " "Found entity 1: PISOSRegister" {  } { { "PISOSRegister.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/PISOSRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritycalc.sv 1 1 " "Found 1 design units, including 1 entities, in source file paritycalc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ParityCalc " "Found entity 1: ParityCalc" {  } { { "ParityCalc.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/ParityCalc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pairrxtx.sv 1 1 " "Found 1 design units, including 1 entities, in source file pairrxtx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PairRXTX " "Found entity 1: PairRXTX" {  } { { "PairRXTX.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/PairRXTX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662966784440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966784440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PairRXTX " "Elaborating entity \"PairRXTX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662966784476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXTXUART RXTXUART:M1 " "Elaborating entity \"RXTXUART\" for hierarchy \"RXTXUART:M1\"" {  } { { "PairRXTX.sv" "M1" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/PairRXTX.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUart RXTXUART:M1\|RxUart:RX " "Elaborating entity \"RxUart\" for hierarchy \"RXTXUART:M1\|RxUart:RX\"" {  } { { "RXTXUART.sv" "RX" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RXTXUART.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784480 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SampleClock RxUart.sv(7) " "Output port \"SampleClock\" at RxUart.sv(7) has no driver" {  } { { "RxUart.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RxUart.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1662966784481 "|PairRXTX|RXTXUART:M1|RxUart:RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTClock RXTXUART:M1\|RxUart:RX\|UARTClock:RxClock " "Elaborating entity \"UARTClock\" for hierarchy \"RXTXUART:M1\|RxUart:RX\|UARTClock:RxClock\"" {  } { { "RxUart.sv" "RxClock" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RxUart.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAXCount UARTClock.sv(11) " "Verilog HDL or VHDL warning at UARTClock.sv(11): object \"MAXCount\" assigned a value but never read" {  } { { "UARTClock.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/UARTClock.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662966784483 "|PairRXTX|RXTXUART:M1|RxUart:RX|UARTClock:RxClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter10 RXTXUART:M1\|RxUart:RX\|Counter10:RCounter " "Elaborating entity \"Counter10\" for hierarchy \"RXTXUART:M1\|RxUart:RX\|Counter10:RCounter\"" {  } { { "RxUart.sv" "RCounter" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RxUart.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter10.sv(24) " "Verilog HDL assignment warning at Counter10.sv(24): truncated value with size 32 to match size of target (5)" {  } { { "Counter10.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/Counter10.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662966784486 "|PairRXTX|RXTXUART:M1|RxUart:RX|Counter10:RCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPORegister RXTXUART:M1\|RxUart:RX\|SIPORegister:SIPO " "Elaborating entity \"SIPORegister\" for hierarchy \"RXTXUART:M1\|RxUart:RX\|SIPORegister:SIPO\"" {  } { { "RxUart.sv" "SIPO" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RxUart.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMRX RXTXUART:M1\|RxUart:RX\|FSMRX:FSM " "Elaborating entity \"FSMRX\" for hierarchy \"RXTXUART:M1\|RxUart:RX\|FSMRX:FSM\"" {  } { { "RxUart.sv" "FSM" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RxUart.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUART RXTXUART:M1\|TxUART:TX " "Elaborating entity \"TxUART\" for hierarchy \"RXTXUART:M1\|TxUART:TX\"" {  } { { "RXTXUART.sv" "TX" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/RXTXUART.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uUartControl RXTXUART:M1\|TxUART:TX\|uUartControl:uControl " "Elaborating entity \"uUartControl\" for hierarchy \"RXTXUART:M1\|TxUART:TX\|uUartControl:uControl\"" {  } { { "TxUART.sv" "uControl" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/TxUART.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "configmode uUartControl.sv(17) " "Verilog HDL or VHDL warning at uUartControl.sv(17): object \"configmode\" assigned a value but never read" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662966784502 "|RXTXUART|TxUART:TX|uUartControl:uControl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sendmode uUartControl.sv(18) " "Verilog HDL or VHDL warning at uUartControl.sv(18): object \"sendmode\" assigned a value but never read" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662966784502 "|RXTXUART|TxUART:TX|uUartControl:uControl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write uUartControl.sv(23) " "Verilog HDL or VHDL warning at uUartControl.sv(23): object \"write\" assigned a value but never read" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662966784502 "|RXTXUART|TxUART:TX|uUartControl:uControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uUartControl.sv(87) " "Verilog HDL assignment warning at uUartControl.sv(87): truncated value with size 32 to match size of target (4)" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662966784502 "|RXTXUART|TxUART:TX|uUartControl:uControl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uMem.data_a 0 uUartControl.sv(13) " "Net \"uMem.data_a\" at uUartControl.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1662966784502 "|RXTXUART|TxUART:TX|uUartControl:uControl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uMem.waddr_a 0 uUartControl.sv(13) " "Net \"uMem.waddr_a\" at uUartControl.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1662966784502 "|RXTXUART|TxUART:TX|uUartControl:uControl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uMem.we_a 0 uUartControl.sv(13) " "Net \"uMem.we_a\" at uUartControl.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1662966784502 "|RXTXUART|TxUART:TX|uUartControl:uControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCalc RXTXUART:M1\|TxUART:TX\|ParityCalc:ParityGenerator " "Elaborating entity \"ParityCalc\" for hierarchy \"RXTXUART:M1\|TxUART:TX\|ParityCalc:ParityGenerator\"" {  } { { "TxUART.sv" "ParityGenerator" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/TxUART.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISOSRegister RXTXUART:M1\|TxUART:TX\|PISOSRegister:ShiftReg " "Elaborating entity \"PISOSRegister\" for hierarchy \"RXTXUART:M1\|TxUART:TX\|PISOSRegister:ShiftReg\"" {  } { { "TxUART.sv" "ShiftReg" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/TxUART.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966784508 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "enable ClockTx 32 1 " "Port \"enable\" on the entity instantiation of \"ClockTx\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "TxUART.sv" "ClockTx" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/TxUART.sv" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1662966784532 "|PairRXTX|RXTXUART:M1|TxUART:TX|UARTClock:ClockTx"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "RXTXUART:M1\|TxUART:TX\|uUartControl:uControl\|uMem " "RAM logic \"RXTXUART:M1\|TxUART:TX\|uUartControl:uControl\|uMem\" is uninferred because MIF is not supported for the selected family" {  } { { "uUartControl.sv" "uMem" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/uUartControl.sv" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1662966784714 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1662966784714 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1662966784917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662966785027 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "109 " "109 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662966785448 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/output_files/RXTXUART.map.smsg " "Generated suppressed messages file C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/FullUART/output_files/RXTXUART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966785478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662966785565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662966785565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662966785607 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662966785607 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662966785607 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662966785607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662966785623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 02:13:05 2022 " "Processing ended: Mon Sep 12 02:13:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662966785623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662966785623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662966785623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662966785623 ""}
