
AVRASM ver. 2.2.8  C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\1 Punzonadora\Punzonadora\main.asm Sat Sep 20 19:03:58 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\1 Punzonadora\Punzonadora\main.asm(5): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\1 Punzonadora\Punzonadora\main.asm(6): Including file 'C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\1 Punzonadora\Punzonadora\macros.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\1 Punzonadora\Punzonadora\main.asm(5): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\1 Punzonadora\Punzonadora\main.asm(6): Including file 'C:\Users\hecto\OneDrive\Desktop\Github UTEC\Tec.Micro\lab1\1 Punzonadora\Punzonadora\macros.inc'
                                 
                                 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; PUNZONADORA ----------------------------------------------------
                                 
                                 
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .include "macros.inc"
                                 
                                 	push r16
                                 	ldi r16, 0			 sts TCCR1A, r16
                                 	ldi r16, 0			 sts TCCR1B, r16
                                 	ldi r16, 0			 sts TCNT1H, r16
                                 	ldi r16, 0			 sts TCNT1L, r16 
                                 	ldi r16, (0<<TOIE1)	 sts TIMSK1, r16
                                 	ldi r16, (1<<TOV1)   out TIFR1,  r16 
                                 	pop r16
                                 .endmacro
                                 
                                 .macro ENABLE_TIMER_1
                                 	; @0 Timer seconds
                                 	push r16
                                 	mov timer1_ovf_counter, @0
                                 	ldi r16, 0			 sts TCCR1A, r16
                                 	ldi r16, 0b101		 sts TCCR1B, r16
                                 	ldi r16, HIGH(49911) sts TCNT1H, r16
                                 	ldi r16, LOW(49911)	 sts TCNT1L, r16 
                                 	ldi r16, (1<<TOV1)   out TIFR1,  r16 
                                 	ldi r16, (1<<TOIE1)  sts TIMSK1, r16 
                                 	pop r16
                                 .endmacro
                                 
                                 
                                 
                                 
                                 .macro ENABLE_TIMER_2
                                 	push r16
                                 	ldi r16, (1<<TOV2)  sts TIFR2,  r16
                                 	ldi r16, 0b00000001 sts TIMSK2, r16 ; Interrupts
                                 	ldi r16, 0b00000111 sts TCCR2B, r16 ; Prescaler 1024
                                 	pop r16
                                 .endmacro
                                 
                                 .macro DISABLE_TIMER_2
                                 	push r16
                                 	ldi r16, 0b00000000 sts TIMSK2, r16			; Interrupts
                                 	ldi r16, 0b00000000 sts TCCR2B, r16			; Prescaler 1024
                                 	ldi r16, (1<<TOV2)  sts TIFR2,  r16			; clear pending flags
                                 	pop r16
                                 .endmacro
                                 
                                 
                                 
                                 
                                 
                                 .macro SET_BIT	
                                 	;@0 -> Z
                                 	;@1 -> r16
                                 	push @1
                                 	push r17
                                 	
                                 	ld  r17, @0        ; read current value
                                 	or  r17, @1        ; set bit
                                 	st  @0, r17        ; write back
                                 
                                 	pop r17
                                 	pop @1
                                 .endmacro
                                 
                                 .macro CLEAR_BIT			
                                 	;@0 -> Z
                                 	;@1 -> r16
                                 	push @1
                                 	push r17
                                 
                                 	ld  r17, @0        ; read current value
                                 	com @1           ; invert mask (11110111)
                                 	and r17, @1      ; clear bit
                                 	st  @0, r17        ; write back
                                 
                                 	pop r17
                                 	pop @1
                                 .endmacro
                                 
                                 
                                 
                                 
                                 
                                 
                                 .macro DISABLE_BUTTONS
                                 	push r16
                                 	ldi r16, 0b00000000 out EIMSK, r16		; Disable external interruption 
                                 	ldi r16, 0b00000001 out EIFR,  r16		; Clear pending flags
                                 	
                                 	ldi r16, (0<<PCIE2) sts PCICR, r16		; disable PCINT2 (grupo D)
                                 	ldi r16, (0<<PCINT23) sts PCMSK2, r16	; disable PD7
                                 	ldi r16, (1<<PCIF2) sts PCIFR, r16		; clear pending flags
                                 	pop r16										
                                 .endmacro
                                 
                                 .macro ENABLE_BUTTONS
                                 	push r16
                                 	ldi r16, 0b00000001 out EIFR,  r16 ; Clear pending flags
                                    	ldi r16, 0b00000001 out EIMSK, r16 ; Enable external interruption 
                                 	
                                 	ldi r16, (1<<PCIF2) sts PCIFR, r16			; clear pending flags
                                 	ldi r16, (1<<PCIE2) sts PCICR, r16			; enable PCINT2 (grupo D)
                                 	ldi r16, (1<<PCINT23) sts PCMSK2, r16		; enable PD7
                                 	pop r16
                                 .endmacro
                                 
                                 
                                 
                                 
                                 
                                 
                                 .macro DISABLE_RX
                                 	push r16
                                 	lds  r16, UCSR0B
                                 	andi r16, ~(1<<RXCIE0)       ; disable RX interrupt only
                                 	ori  r16, (1<<UDRIE0)        ; make sure UDRE interrupt is enabled
                                 	sts  UCSR0B, r16
                                 	pop r16
                                 .endmacro
                                 
                                 .macro ENABLE_RX
                                 	push r16
                                 	; Enable receiver and transmitter, and interruptions
                                 	ldi r16, (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0)
                                 	sts UCSR0B,r16
                                 	pop r16
                                 .endmacro
                                 
                                 
                                 
                                 .macro TOGGLE_INDICATOR_LEDS
                                 	cpi state, 0 breq STATE_MACHINE_LED_STOPPED
                                 	rjmp STATE_MACHINE_LED_RUNNING
                                 
                                 	STATE_MACHINE_LED_STOPPED: 
                                 	ldi ZH, HIGH(0x25) ldi ZL, LOW(0x25) ldi r16, 0b100
                                 	rjmp STATE_MACHINE_END_1
                                 
                                 	STATE_MACHINE_LED_RUNNING:
                                 	ldi ZH, HIGH(0x25) ldi ZL, LOW(0x25) ldi r16, 0b1000
                                 	rjmp STATE_MACHINE_END_1
                                 
                                 	STATE_MACHINE_END_1:
                                 	SET_BIT Z, r16
                                 
                                 	cpi load, 0 breq STATE_MACHINE_LED_LIGHT
                                 	cpi load, 1 breq STATE_MACHINE_LED_MEDIUM
                                 	cpi load, 2 breq STATE_MACHINE_LED_HIGH
                                 
                                 	STATE_MACHINE_LED_LIGHT:
                                 	ldi ZH, HIGH(0x25) ldi ZL, LOW(0x25) ldi r16, 0b10
                                 	rjmp STATE_MACHINE_END_2
                                 
                                 	STATE_MACHINE_LED_MEDIUM:
                                 	ldi ZH, HIGH(0x2B) ldi ZL, LOW(0x2B) ldi r16, 0b10000
                                 	rjmp STATE_MACHINE_END_2
                                 
                                 	STATE_MACHINE_LED_HIGH:
                                 	ldi ZH, HIGH(0x25) ldi ZL, LOW(0x25) ldi r16, 0b1
                                 	rjmp STATE_MACHINE_END_2
                                 
                                 	STATE_MACHINE_END_2:
                                 	SET_BIT Z, r16
                                 
                                 
                                 
                                 
                                 ; ////////////////////////////////////////////////////////////////
                                 ;-----------------------------------------------------------------
                                 ; Constantes y definiciones
                                 ;-----------------------------------------------------------------
                                 ; ////////////////////////////////////////////////////////////////
                                 
                                 
                                 
                                 
                                 
                                 
                                 ; USART
                                 .equ TX_BUF_SIZE = 256				
                                 .equ TX_BUF_MASK = TX_BUF_SIZE - 1		
                                 .equ _F_CPU = 16000000
                                 .equ _BAUD = 57600
                                 .equ _BPS = (_F_CPU/16/_BAUD) - 1
                                 
                                 .equ T1_1S_PRESET = 49911 ; Timer preload for 1s (1024 prescaler)
                                 
                                 .equ _TIMER2_OVF_COUNT = 61 ; Overflow count
                                 
                                 .def timer1_ovf_counter = r2
                                 .def timer2_ovf_counter = r4
                                 
                                 .def state = r20 ; 0, 1, 2, 3, 4, 5
                                 .def load  = r21 ; L, M, P
                                 
                                 
                                 
                                 
                                 
                                 ; ////////////////////////////////////////////////////////////////
                                 ;-----------------------------------------------------------------
                                 ; DSEG (reservando SRAM)
                                 ;-----------------------------------------------------------------
                                 ; ////////////////////////////////////////////////////////////////
                                 
                                 
                                 
                                 
                                 
                                 .dseg
000100                           tx_buffer: .byte TX_BUF_SIZE          ; circular buffer storage
000200                           tx_head:   .byte 1                    ; enqueue index
000201                           tx_tail:   .byte 1                    ; dequeue index
000202                           event_pending: .byte 1
                                 
                                 
                                 
                                 
                                 
                                 
                                 ; ////////////////////////////////////////////////////////////////
                                 ;-----------------------------------------------------------------
                                 ; Vectores 
                                 ;-----------------------------------------------------------------
                                 ; ////////////////////////////////////////////////////////////////
                                 
                                 
                                 
                                 
                                 
                                 
                                 .cseg
000000 c0ff                      .org 0x0000 rjmp RESET			; Program start
000002 c29e                      .org 0x0002 rjmp INT0_ISR		; Button press 1
00000a c2b8                      .org 0x000A rjmp PCINT2_ISR		; PCINT2_vect (PCINT[23:16] -> PORTD)
000012 c336                      .org 0x0012 rjmp T2_OVF_ISR		; Timer 2 overflow ISR
00001a c2dc                      .org 0x001A rjmp T1_OVF_ISR		; Timer 2 overflow ISR
000024 c237                      .org 0x0024 rjmp USART_RX_ISR	; Recieved USART data
000026 c20d                      .org 0x0026 rjmp USART_UDRE_ISR ; USART Data register clear
                                 
                                 
                                 
                                 
                                 
                                 
                                 ; ////////////////////////////////////////////////////////////////
                                 ;-----------------------------------------------------------------
                                 ; Reset
                                 ;-----------------------------------------------------------------
                                 ; ////////////////////////////////////////////////////////////////
                                 
                                 
                                 
                                 
                                 
                                 .org 0x100
                                 RESET:
000100 2411                      	clr r1
000101 2422                      	clr timer1_ovf_counter
000102 2444                      	clr timer2_ovf_counter
                                 
                                 	; Stack 
000103 e008
000104 bf0e                      	ldi r16, high(RAMEND) out SPH, r16
000105 ef0f
000106 bf0d                      	ldi r16, low(RAMEND)  out SPL, r16
                                 
                                 	; External interrupt INT0, INT1
000107 e002
000108 9300 0069                 	ldi r16, 0b00000010 sts EICRA, r16 
00010a e001
00010b bb0d                         	ldi r16, 0b00000001 out EIMSK, r16 
                                 
                                 	; Timer 2 configuration
00010c e001
00010d 9300 0070                 	ldi r16, 0b00000001 sts TIMSK2, r16 ; Interrupts
00010f e007
000110 9300 00b1                 	ldi r16, 0b00000111 sts TCCR2B, r16 ; Prescaler 1024
                                 
                                 	; Inputs and outputs
000112 e708
000113 b90a                      	ldi r16, 0b01111000 out DDRD, r16
000114 e00f
000115 b904                      	ldi r16, 0b00001111 out DDRB, r16
000116 e804
000117 b90b                      	ldi r16, 0b10000100 out PORTD, r16 ;Pull-up for INT0 and PD7
000118 e000
000119 b905                      	ldi r16, 0b00000000 out PORTB, r16
                                 
                                 	;PCINT interruptions
00011a e004
00011b 9300 001b                 	ldi r16, (1<<PCIF2) sts PCIFR, r16		 ; clear pending flags
00011d e004
00011e 9300 0068                 	ldi r16, (1<<PCIE2) sts PCICR, r16       ; enable PCINT2 (grupo D)
000120 e800
000121 9300 006d                 	ldi r16, (1<<PCINT23) sts PCMSK2, r16	 ; enable PD7
                                 
                                 	; Init USART
000123 e100                      	ldi r16, low(_BPS)
000124 e010                      	ldi r17, high(_BPS)
000125 d0d5                      	rcall USART_INIT
                                 
                                 	; Initial state
000126 e040                      	ldi state, 0
000127 e050                      	ldi load, 0
                                 
000128 e000                      	ldi  r16, 0
000129 9300 0200                 	sts  tx_head, r16
00012b 9300 0201                 	sts  tx_tail, r16
00012d 2411                      	clr  r1      
                                 	
                                 	; Initiate state machine
00012e e001
00012f 9300 0202                 	ldi r16, 1 sts event_pending, r16
                                 
                                 	; Global interrupt
000131 9478                      	sei
                                 
000132 c000                      	rjmp MAIN
                                 
                                 
                                 
                                 
                                 
                                 ; ////////////////////////////////////////////////////////////////
                                 ;-----------------------------------------------------------------
                                 ; Loop principal
                                 ;-----------------------------------------------------------------
                                 ; ////////////////////////////////////////////////////////////////
                                 
                                 
                                 
                                 
                                 
                                 
                                 MAIN:
000133 9100 0202                     lds  r16, event_pending
000135 2300                          tst  r16
000136 f3e1                          breq MAIN
000137 e000                          ldi  r16,0
000138 9300 0202                     sts  event_pending,r16
00013a d001                          rcall STATE_MACHINE
00013b cff7                          rjmp MAIN
                                 
                                 
                                 
                                 
                                 
                                 ; ////////////////////////////////////////////////////////////////
                                 ;-----------------------------------------------------------------
                                 ; Subrutinas 
                                 ;-----------------------------------------------------------------
                                 ; ////////////////////////////////////////////////////////////////
                                 
                                 
                                 
                                 
                                 
                                 
                                 STATE_MACHINE:
00013c 930f                      	push r16
00013d b70f                      	in r16, SREG
00013e 930f                      	push r16
                                 
00013f e000
000140 b905                      	ldi r16, 0b00000000 out PORTB, r16
000141 e804
000142 b90b                      	ldi r16, 0b10000100 out PORTD, r16
                                 
000143 3040
000144 f059                      	cpi state, 0 breq STATE_MACHINE_STOP_NEAR
000145 3041
000146 f051                      	cpi state, 1 breq STATE_MACHINE_ADVANCE_NEAR
000147 3042
000148 f049                      	cpi state, 2 breq STATE_MACHINE_WAIT_1_NEAR
000149 3043
00014a f041                      	cpi state, 3 breq STATE_MACHINE_PUNCH_NEAR
00014b 3044
00014c f039                      	cpi state, 4 breq STATE_MACHINE_WAIT_2_NEAR
00014d 3045
00014e f031                      	cpi state, 5 breq STATE_MACHINE_EXTRACT_NEAR
                                 	
00014f c068                      	rjmp STATE_MACHINE_END
                                 
000150 c005                      	STATE_MACHINE_STOP_NEAR:	rjmp STATE_MACHINE_STOP
000151 c01b                      	STATE_MACHINE_ADVANCE_NEAR: rjmp STATE_MACHINE_ADVANCE
000152 c02c                      	STATE_MACHINE_WAIT_1_NEAR:	rjmp STATE_MACHINE_WAIT_1
000153 c03d                      	STATE_MACHINE_PUNCH_NEAR:	rjmp STATE_MACHINE_PUNCH
000154 c04d                      	STATE_MACHINE_WAIT_2_NEAR:	rjmp STATE_MACHINE_WAIT_2
000155 c050                      	STATE_MACHINE_EXTRACT_NEAR: rjmp STATE_MACHINE_EXTRACT
                                 
                                 
                                 
                                 	STATE_MACHINE_STOP: ; ---------------------------- STOP
                                 
000156 3050
000157 f029                      		cpi load, 0 breq STATE_MACHINE_STOP_LOAD_0
000158 3051
000159 f039                      		cpi load, 1 breq STATE_MACHINE_STOP_LOAD_1
00015a 3052
00015b f049                      		cpi load, 2 breq STATE_MACHINE_STOP_LOAD_2
00015c c00c                      		rjmp STATE_MACHINE_STOP_SKIP
                                 
                                 		STATE_MACHINE_STOP_LOAD_0:
00015d e4ec
00015e e0f9                      		ldi ZL, LOW(MSG_LOAD_0<<1) ldi ZH, HIGH(MSG_LOAD_0<<1)	
00015f d0cc                      		rcall SEND_MESSAGE
000160 c008                      		rjmp STATE_MACHINE_STOP_SKIP
                                 
                                 		STATE_MACHINE_STOP_LOAD_1:
000161 e6e8
000162 e0f9                      		ldi ZL, LOW(MSG_LOAD_1<<1) ldi ZH, HIGH(MSG_LOAD_1<<1)
000163 d0c8                      		rcall SEND_MESSAGE
000164 c004                      		rjmp STATE_MACHINE_STOP_SKIP
                                 		
                                 		STATE_MACHINE_STOP_LOAD_2:
000165 e8e4
000166 e0f9                      		ldi ZL, LOW(MSG_LOAD_2<<1) ldi ZH, HIGH(MSG_LOAD_2<<1)
000167 d0c4                      		rcall SEND_MESSAGE
000168 c000                      		rjmp STATE_MACHINE_STOP_SKIP
                                 
                                 		STATE_MACHINE_STOP_SKIP:
000169 e2e0
00016a e0f8                      		ldi ZL, LOW(MSG_MENU<<1) ldi ZH, HIGH(MSG_MENU<<1)
00016b d0c0                      		rcall SEND_MESSAGE
                                 
00016c c05f                      		rjmp STATE_MACHINE_END_SKIP
                                 		
                                 
                                 	STATE_MACHINE_ADVANCE: ; ---------------------------- AVANCE 
                                 
00016d ece4
00016e e0f8                      		ldi ZL, LOW(MSG_STATE_1<<1) ldi ZH, HIGH(MSG_STATE_1<<1)
00016f d0bc                      		rcall SEND_MESSAGE
                                 
000170 e200
000171 b90b                      		ldi r16, 0b00100000 out PORTD, r16
000172 3050
000173 f029                      		cpi load, 0 breq STATE_MACHINE_ADVANCE_LOAD_0
000174 3051
000175 f029                      		cpi load, 1 breq STATE_MACHINE_ADVANCE_LOAD_1
000176 3052
000177 f029                      		cpi load, 2 breq STATE_MACHINE_ADVANCE_LOAD_2
000178 c03f                      		rjmp STATE_MACHINE_END
                                 
000179 e003                      		STATE_MACHINE_ADVANCE_LOAD_0: ldi r16, 3 
00017a c03d                      		rjmp STATE_MACHINE_END
                                 		
00017b e004                      		STATE_MACHINE_ADVANCE_LOAD_1: ldi r16, 4 
00017c c03b                      		rjmp STATE_MACHINE_END
                                 		
00017d e005                      		STATE_MACHINE_ADVANCE_LOAD_2: ldi r16, 5 
00017e c039                      		rjmp STATE_MACHINE_END
                                 
                                 
                                 	STATE_MACHINE_WAIT_1: ; ---------------------------- ESPERA 1
                                 		
00017f eee2
000180 e0f8                      		ldi ZL, LOW(MSG_STATE_2<<1) ldi ZH, HIGH(MSG_STATE_2<<1)
000181 d0aa                      		rcall SEND_MESSAGE
                                 
000182 e000
000183 b90b                      		ldi r16, 0b00000000 out PORTD, r16
000184 3050
000185 f029                      		cpi load, 0 breq STATE_MACHINE_WAIT_1_LOAD_0
000186 3051
000187 f029                      		cpi load, 1 breq STATE_MACHINE_WAIT_1_LOAD_1
000188 3052
000189 f029                      		cpi load, 2 breq STATE_MACHINE_WAIT_1_LOAD_2
00018a c02d                      		rjmp STATE_MACHINE_END
                                 		
00018b e002                      		STATE_MACHINE_WAIT_1_LOAD_0: ldi r16, 2 
00018c c02b                      		rjmp STATE_MACHINE_END
                                 
00018d e002                      		STATE_MACHINE_WAIT_1_LOAD_1: ldi r16, 2 
00018e c029                      		rjmp STATE_MACHINE_END
                                 
00018f e003                      		STATE_MACHINE_WAIT_1_LOAD_2: ldi r16, 3 
000190 c027                      		rjmp STATE_MACHINE_END
                                 
                                 
                                 	STATE_MACHINE_PUNCH: ; ---------------------------- PUNZONADO
                                 
000191 efea
000192 e0f8                      		ldi ZL, LOW(MSG_STATE_3<<1) ldi ZH, HIGH(MSG_STATE_3<<1)
000193 d098                      		rcall SEND_MESSAGE
                                 		
000194 e400
000195 b90b                      		ldi r16, 0b01000000 out PORTD, r16
000196 3050
000197 f021                      		cpi load, 0 breq STATE_MACHINE_PUNCH_LOAD_0
000198 3051
000199 f021                      		cpi load, 1 breq STATE_MACHINE_PUNCH_LOAD_1
00019a 3052
00019b f021                      		cpi load, 2 breq STATE_MACHINE_PUNCH_LOAD_2
                                 
00019c e002                      		STATE_MACHINE_PUNCH_LOAD_0: ldi r16, 2 
00019d c01a                      		rjmp STATE_MACHINE_END
00019e e003                      		STATE_MACHINE_PUNCH_LOAD_1: ldi r16, 3
00019f c018                      		rjmp STATE_MACHINE_END
0001a0 e004                      		STATE_MACHINE_PUNCH_LOAD_2: ldi r16, 4
0001a1 c016                      		rjmp STATE_MACHINE_END
                                 
                                 
                                 	STATE_MACHINE_WAIT_2: ; ---------------------------- ESPERA 2
                                 
                                 		;ldi ZL, LOW(MSG_STATE_4<<1) ldi ZH, HIGH(MSG_STATE_4<<1)
                                 		;rcall SEND_MESSAGE
                                 
0001a2 e000
0001a3 b90b                      		ldi r16, 0b00000000 out PORTD, r16
0001a4 e001                      		ldi r16, 1
                                 
0001a5 c012                      		rjmp STATE_MACHINE_END
                                 
                                 
                                 
                                 	STATE_MACHINE_EXTRACT: ; ---------------------------- EXTRACCION
                                 		
0001a6 e3e0
0001a7 e0f9                      		ldi ZL, LOW(MSG_STATE_5<<1) ldi ZH, HIGH(MSG_STATE_5<<1)
0001a8 d083                      		rcall SEND_MESSAGE
                                 
0001a9 e008
0001aa b90b                      		ldi r16, 0b00001000 out PORTD, r16
0001ab 3050
0001ac f029                      		cpi load, 0 breq STATE_MACHINE_EXTRACT_LOAD_0
0001ad 3051
0001ae f029                      		cpi load, 1 breq STATE_MACHINE_EXTRACT_LOAD_1
0001af 3052
0001b0 f029                      		cpi load, 2 breq STATE_MACHINE_EXTRACT_LOAD_2
0001b1 c006                      		rjmp STATE_MACHINE_END
                                 		
0001b2 e002                      		STATE_MACHINE_EXTRACT_LOAD_0: ldi r16, 2
0001b3 c004                      		rjmp STATE_MACHINE_END
                                 
0001b4 e003                      		STATE_MACHINE_EXTRACT_LOAD_1: ldi r16, 3
0001b5 c002                      		rjmp STATE_MACHINE_END
                                 
0001b6 e004                      		STATE_MACHINE_EXTRACT_LOAD_2: ldi r16, 4
0001b7 c000                      		rjmp STATE_MACHINE_END
                                 
                                 
                                 	STATE_MACHINE_END: ; ----------------------------- Timer for next state
0001b8 930f
0001b9 2e20
0001ba e000
0001bb 9300 0080
0001bd e005
0001be 9300 0081
0001c0 ec02
0001c1 9300 0085
0001c3 ef07
0001c4 9300 0084
0001c6 e001
0001c7 bb06
0001c8 e001
0001c9 9300 006f
0001cb 910f                      	ENABLE_TIMER_1 r16
                                 
                                 	STATE_MACHINE_END_SKIP:
0001cc 3040
0001cd f009
0001ce c004
0001cf e0f0
0001d0 e2e5
0001d1 e004
0001d2 c004
0001d3 e0f0
0001d4 e2e5
0001d5 e008
0001d6 c000
0001d7 930f
0001d8 931f
0001d9 8110
0001da 2b10
0001db 8310
0001dc 911f
0001dd 910f
0001de 3050
0001df f021
0001e0 3051
0001e1 f031
0001e2 3052
0001e3 f041
0001e4 e0f0
0001e5 e2e5
0001e6 e002
0001e7 c008
0001e8 e0f0
0001e9 e2eb
0001ea e100
0001eb c004
0001ec e0f0
0001ed e2e5
0001ee e001
0001ef c000
0001f0 930f
0001f1 931f
0001f2 8110
0001f3 2b10
0001f4 8310
0001f5 911f
0001f6 910f                      	TOGGLE_INDICATOR_LEDS
                                 
0001f7 910f                      	pop r16
0001f8 bf0f                      	out SREG, r16
0001f9 910f                      	pop r16
0001fa 9508                      	ret
                                 
                                 
                                 USART_INIT:		
                                 	; Set baud rate
0001fb 9310 00c5                 	sts UBRR0H, r17
0001fd 9300 00c4                 	sts UBRR0L, r16
                                 	; Enable receiver and transmitter, and interruptions
0001ff e908                      	ldi r16, (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0)
000200 9300 00c1                 	sts UCSR0B,r16
                                 	; Set frame format: 8data, 1stop bit
000202 e006                      	ldi r16, (0<<USBS0)|(3<<UCSZ00)
000203 9300 00c2                 	sts UCSR0C, r16
000205 9508                      	ret
                                 	
                                 
                                 
                                 USART_WRITE_BYTE:
000206 931f                          push r17
000207 932f                          push r18
000208 933f                          push r19
000209 93ff                          push ZH
00020a 93ef                          push ZL
                                 
                                     ; head/tail
00020b 9110 0200                     lds  r17, tx_head
00020d 9120 0201                     lds  r18, tx_tail
                                 
                                     ; next = (head + 1) & MASK   (keep it in r19!)
00020f 2f31                          mov  r19, r17
000210 9533                          inc  r19
000211 7f3f                          andi r19, TX_BUF_MASK
                                 
                                 wait_space:
                                     ; full? next == tail
000212 1732                          cp   r19, r18
000213 f421                          brne have_space
                                     ; maybe ISR advanced tail while we were here ? reload tail and re-check
000214 9120 0201                     lds  r18, tx_tail
000216 1732                          cp   r19, r18
000217 f3d1                          breq wait_space
                                 
                                 have_space:
                                     ; Z = &tx_buffer[head]
000218 e0e0                          ldi  ZL, low(tx_buffer)
000219 e0f1                          ldi  ZH, high(tx_buffer)
00021a 0fe1                          add  ZL, r17
00021b 1df1                          adc  ZH, r1            ; r1 must be 0
                                 
00021c 8300                          st   Z, r16            ; write byte
                                 
                                     ; head = next   (use r19, NOT ZL)
00021d 9330 0200                     sts  tx_head, r19
                                 
                                     ; enable UDRE interrupt so ISR starts/continues draining
00021f 94f8                          cli
000220 9120 00c1                     lds  r18, UCSR0B
000222 6220                          ori  r18, (1<<UDRIE0)
000223 9320 00c1                     sts  UCSR0B, r18
000225 9478                          sei
                                 
000226 91ef                          pop  ZL
000227 91ff                          pop  ZH
000228 913f                          pop  r19
000229 912f                          pop  r18
00022a 911f                          pop  r17
00022b 9508                          ret
                                 
                                 ; Preload Z with the message
                                 SEND_MESSAGE:
00022c 930f                      	push r16
                                 
                                 	SEND_MESSAGE_LOOP:
00022d 9105                      	lpm r16, Z+
00022e 3000                      	cpi r16, 0
                                 
00022f f011                      	breq SEND_MESSAGE_END
000230 dfd5                      	rcall USART_WRITE_BYTE
000231 cffb                      	rjmp SEND_MESSAGE_LOOP
                                 
                                 	SEND_MESSAGE_END:
000232 910f                      	pop r16
000233 9508                      	ret
                                 
                                 
                                 
                                 
                                 ; ////////////////////////////////////////////////////////////////
                                 ;-----------------------------------------------------------------
                                 ; Interrupciones (ISRs)
                                 ;-----------------------------------------------------------------
                                 ; ////////////////////////////////////////////////////////////////
                                 
                                 
                                 
                                 
                                 
                                 
                                 
                                 USART_UDRE_ISR:
000234 930f                          push r16
000235 b70f                          in   r16, SREG
000236 930f                          push r16
                                 
000237 931f                          push r17
000238 932f                          push r18
000239 934f                          push r20
00023a 93ff                          push ZH
00023b 93ef                          push ZL
                                 
                                     ; r17 = head, r18 = tail
00023c 9110 0200                     lds  r17, tx_head
00023e 9120 0201                     lds  r18, tx_tail
                                 
                                     ; buffer vaco? head == tail
000240 1712                          cp   r17, r18
000241 f431                          brne usart_udre_send
                                 
                                     ; vaco: deshabilitar UDRIE0
000242 9140 00c1                     lds  r20, UCSR0B
000244 7d4f                          andi r20, ~(1<<UDRIE0)
000245 9340 00c1                     sts  UCSR0B, r20
000247 c00b                          rjmp usart_udre_exit
                                 
                                 usart_udre_send:
                                     ; Z = &tx_buffer[tail]
000248 e0e0                          ldi  ZL, low(tx_buffer)
000249 e0f1                          ldi  ZH, high(tx_buffer)
00024a 0fe2                          add  ZL, r18
00024b 1df1                          adc  ZH, r1          ; requiere r1 = 0
                                 
                                     ; enviar byte
00024c 8100                          ld   r16, Z
00024d 9300 00c6                     sts  UDR0, r16
                                 
                                     ; tail = (tail + 1) & TX_BUF_MASK
00024f 9523                          inc  r18
000250 7f2f                          andi r18, TX_BUF_MASK   ; con 256 es 0xFF: no cambia, pero deja claro el patrn
000251 9320 0201                     sts  tx_tail, r18
                                 
                                 usart_udre_exit:
000253 91ef                          pop  ZL
000254 91ff                          pop  ZH
000255 914f                          pop  r20
000256 912f                          pop  r18
000257 911f                          pop  r17
                                 
000258 910f                          pop  r16
000259 bf0f                          out  SREG, r16
00025a 910f                          pop  r16
00025b 9518                          reti
                                 
                                 
                                 USART_RX_ISR:
00025c 930f                      	push r16 
00025d b70f                      	in r16, SREG
00025e 930f                      	push r16
00025f 9100 00c6                 	lds r16, UDR0
                                 	; Code here -----------
                                 	
000261 3040
000262 f5d1                      	cpi state, 0 brne USART_RX_ISR_END
000263 3301
000264 f069                      	cpi r16, '1' breq USART_RX_ISR_LIGHT
000265 3302
000266 f081                      	cpi r16, '2' breq USART_RX_ISR_MEDIUM
000267 3303
000268 f099                      	cpi r16, '3' breq USART_RX_ISR_HEAVY
000269 3401
00026a f0b1                      	cpi r16, 'A' breq USART_RX_ISR_START
                                 	
00026b e0e0
00026c e0f8                      	ldi ZL, LOW(MSG_ERROR<<1) ldi ZH, HIGH(MSG_ERROR<<1)
00026d dfbe                      	rcall SEND_MESSAGE
                                 
00026e e001
00026f 9300 0202                 	ldi r16, 1 sts event_pending, r16
000271 c02b                      	rjmp USART_RX_ISR_END
                                 	
                                 	USART_RX_ISR_LIGHT:
000272 e050                      	ldi load, 0
000273 e001
000274 9300 0202                 	ldi r16, 1 sts event_pending, r16
000276 c026                      	rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_MEDIUM:
000277 e051                      	ldi load, 1
000278 e001
000279 9300 0202                 	ldi r16, 1 sts event_pending, r16
00027b c021                      	rjmp USART_RX_ISR_END
                                 	
                                 	USART_RX_ISR_HEAVY:
00027c e052                      	ldi load, 2
00027d e001
00027e 9300 0202                 	ldi r16, 1 sts event_pending, r16
000280 c01c                      	rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_START:
                                 	
000281 930f
000282 e000
000283 bb0d
000284 e001
000285 bb0c
000286 e000
000287 9300 0068
000289 e000
00028a 9300 006d
00028c e004
00028d 9300 001b
00028f 910f                      	DISABLE_BUTTONS
000290 930f
000291 9100 00c1
000293 770f
000294 6200
000295 9300 00c1
000297 910f                      	DISABLE_RX
                                 	
000298 e041                      	ldi state, 1					
000299 e001
00029a 9300 0202                 	ldi r16, 1 sts event_pending, r16
00029c c000                      	rjmp USART_RX_ISR_END
                                 	
                                 
                                 	USART_RX_ISR_END:
00029d 910f                      	pop r16
00029e bf0f                      	out SREG, r16
00029f 910f                      	pop r16
0002a0 9518                      	reti
                                 
                                 ; External interruptions -----------------------------------
                                 
                                 INT0_ISR:
0002a1 930f                      	push r16
0002a2 b70f                      	in r16, SREG
0002a3 930f                      	push r16 
                                 
0002a4 930f
0002a5 e000
0002a6 bb0d
0002a7 e001
0002a8 bb0c
0002a9 e000
0002aa 9300 0068
0002ac e000
0002ad 9300 006d
0002af e004
0002b0 9300 001b
0002b2 910f                      	DISABLE_BUTTONS
0002b3 930f
0002b4 9100 00c1
0002b6 770f
0002b7 6200
0002b8 9300 00c1
0002ba 910f                      	DISABLE_RX
                                 	
0002bb e041                      	ldi state, 1
0002bc e001
0002bd 9300 0202                 	ldi r16, 1 sts event_pending, r16
                                 	
0002bf 910f                      	pop r16
0002c0 bf0f                      	out SREG, r16
0002c1 910f                      	pop r16 
0002c2 9518                      	reti
                                 
                                 
                                 
                                 PCINT2_ISR:
0002c3 930f                          push r16
0002c4 b70f                          in   r16, SREG
0002c5 930f                          push r16
                                 
                                     ; Lee el estado actual del pin
0002c6 b109                          in   r16, PIND
0002c7 fd07                          sbrc r16, PD7          ; PD7=1? (no presionado con pull-up)
0002c8 c001                          rjmp PCINT2_ISR_PD7_HIGH
                                     ; PD7=0 -> presionado (activo en bajo)
                                 
0002c9 c029                          rjmp PCINT2_ISR_END
                                 
                                 	PCINT2_ISR_PD7_HIGH:
                                 
0002ca 930f
0002cb e001
0002cc 9300 0017
0002ce e001
0002cf 9300 0070
0002d1 e007
0002d2 9300 00b1
0002d4 910f                      		ENABLE_TIMER_2
0002d5 930f
0002d6 e000
0002d7 bb0d
0002d8 e001
0002d9 bb0c
0002da e000
0002db 9300 0068
0002dd e000
0002de 9300 006d
0002e0 e004
0002e1 9300 001b
0002e3 910f                      		DISABLE_BUTTONS
                                 
0002e4 e804
0002e5 b90b                      		ldi r16, 0b10000100 out PORTD, r16 ;Pull-up for INT0 and PD7
0002e6 e000
0002e7 b905                      		ldi r16, 0b00000000 out PORTB, r16
                                 
0002e8 9553                      		inc load
0002e9 3053
0002ea f420                      		cpi load, 3 brsh PCINT2_ISR_RESET_LOAD
                                 		
0002eb e001
0002ec 9300 0202                 		ldi r16, 1 sts event_pending, r16
0002ee c004                      		rjmp PCINT2_ISR_END
                                 
                                 	PCINT2_ISR_RESET_LOAD:
0002ef 2755                      		clr load
0002f0 e001
0002f1 9300 0202                 		ldi r16, 1 sts event_pending, r16
                                 
                                 
                                 
                                 	PCINT2_ISR_END:
                                 
                                 	PCINT2_ISR_DONE:
0002f3 910f                      		pop  r16
0002f4 bf0f                      		out  SREG, r16
0002f5 910f                      		pop  r16
0002f6 9518                      		reti
                                 
                                 
                                 ; Timer interruptions  -----------------------------------
                                 
                                 T1_OVF_ISR: 
0002f7 930f                      	push r16
0002f8 b70f                      	in r16, SREG
0002f9 930f                      	push r16
                                 
0002fa 942a                      	dec timer1_ovf_counter    ; Decrement timer
                                 	
0002fb 1421                      	cp timer1_ovf_counter, r1 ; Check timer overflow counter with 0 
0002fc f0a9                      	breq T1_OVF_ISR_STOP	
                                 
0002fd 930f
0002fe 2c22
0002ff e000
000300 9300 0080
000302 e005
000303 9300 0081
000305 ec02
000306 9300 0085
000308 ef07
000309 9300 0084
00030b e001
00030c bb06
00030d e001
00030e 9300 006f
000310 910f                      	ENABLE_TIMER_1 timer1_ovf_counter 
000311 c033                      	rjmp T1_OVF_ISR_END		
                                 
                                 	T1_OVF_ISR_STOP:
000312 930f
000313 e000
000314 9300 0080
000316 e000
000317 9300 0081
000319 e000
00031a 9300 0085
00031c e000
00031d 9300 0084
00031f e000
000320 9300 006f
000322 e001
000323 bb06
000324 910f                      		DISABLE_TIMER_1	
000325 3045                      		cpi state, 5			; Check if state = last_state
000326 f029                      		breq RESET_STATE			
000327 9543                      		inc state				; Increment state
000328 e001
000329 9300 0202                 		ldi r16, 1 sts event_pending, r16; Call back state machine
00032b c019                      		rjmp T1_OVF_ISR_END 	
                                 
                                 	RESET_STATE:			
00032c 2744                      		clr state				; Reset state back to 0
00032d 930f
00032e e001
00032f bb0c
000330 e001
000331 bb0d
000332 e004
000333 9300 001b
000335 e004
000336 9300 0068
000338 e800
000339 9300 006d
00033b 910f                      		ENABLE_BUTTONS
00033c 930f
00033d e908
00033e 9300 00c1
000340 910f                      		ENABLE_RX
000341 e001
000342 9300 0202                 		ldi r16, 1 sts event_pending, r16
000344 c000                      		rjmp T1_OVF_ISR_END     
                                 
                                 	T1_OVF_ISR_END:
000345 910f                      		pop r16
000346 bf0f                      		out SREG, r16
000347 910f                      		pop r16
000348 9518                      		reti 
                                 
                                 
                                 .macro BREQ_RJMP target
                                     brne 0f
                                     rjmp \target
                                 0:
                                 .endmacro
                                 
                                 
                                 T2_OVF_ISR:
000349 930f                      	push r16 
00034a b70f                          in r16, SREG 
00034b 930f                      	push r16 
                                 	
00034c 9443                      	inc  timer2_ovf_counter
                                 	
00034d e30d
00034e 1504                      	ldi r16, _TIMER2_OVF_COUNT cp r16, timer2_ovf_counter 
00034f f0d1                          breq T2_OVF_ISR_END 
                                     
                                     ; Interruption code here -------------------
000350 930f
000351 e000
000352 9300 0070
000354 e000
000355 9300 00b1
000357 e001
000358 9300 0017
00035a 910f                      	DISABLE_TIMER_2
00035b 930f
00035c e001
00035d bb0c
00035e e001
00035f bb0d
000360 e004
000361 9300 001b
000363 e004
000364 9300 0068
000366 e800
000367 9300 006d
000369 910f                      	ENABLE_BUTTONS
                                     
                                     T2_OVF_ISR_END:
00036a 910f                      		pop r16
00036b bf0f                      		out SREG, r16
00036c 910f                      		pop r16	
00036d 9518                      		reti
                                 
                                 
                                 
                                 
                                 
                                 ; ////////////////////////////////////////////////////////////////
                                 ;-----------------------------------------------------------------
                                 ; Datos (program memory)
                                 ;-----------------------------------------------------------------
                                 ; ////////////////////////////////////////////////////////////////
                                 
                                 
                                 
                                 
                                 
                                 .cseg 
                                 .org 0x400 
                                 	MSG_ERROR: 
000400 7245
000401 6f72
000402 3a72
000403 6320
000404 6d6f
000405 6e61
000406 6f64
000407 6e20
000408 206f
000409 6e65
00040a 6f63
00040b 746e
00040c 6172
00040d 6f64
00040e 0a20
00040f 000a                      		.db "Error: comando no encontrado ", 0x0A, 0x0A, 0
                                 	
                                 	MSG_MENU:
000410 7345
000411 6174
000412 6f64
000413 6120
000414 7463
000415 6175
000416 3a6c
000417 5320
000418 6174
000419 646e
00041a 7962
00041b 0a0a                      		.db "Estado actual: Standby", 0x0A, 0x0A
00041c 6c45
00041d 6a69
00041e 2061
00041f 6e75
000420 2061
000421 706f
000422 6963
000423 6e6f
000424 0a3a                      		.db "Elija una opcion:", 0x0A
000425 315b
000426 205d
000427 3e2d
000428 4320
000429 6e6f
00042a 6966
00042b 7567
00042c 6172
00042d 2072
00042e 6163
00042f 6772
000430 2061
000431 696c
000432 6567
000433 6172
000434 0a20                      		.db "[1] -> Configurar carga ligera ", 0x0A
000435 325b
000436 205d
000437 3e2d
000438 4320
000439 6e6f
00043a 6966
00043b 7567
00043c 6172
00043d 2072
00043e 6163
00043f 6772
000440 2061
000441 656d
000442 6964
000443 6e61
000444 0a61                      		.db "[2] -> Configurar carga mediana", 0x0A
000445 335b
000446 205d
000447 3e2d
000448 4320
000449 6e6f
00044a 6966
00044b 7567
00044c 6172
00044d 2072
00044e 6163
00044f 6772
000450 2061
000451 6570
000452 6173
000453 6164
000454 0a20                      		.db "[3] -> Configurar carga pesada ", 0x0A
000455 415b
000456 205d
000457 3e2d
000458 4920
000459 696e
00045a 6963
00045b 7261
00045c 7020
00045d 6f72
00045e 6563
00045f 6f73
000460 0a20
000461 000a                      		.db "[A] -> Iniciar proceso ", 0x0A, 0x0A, 0
                                 			
000462 7345
000463 6174
000464 6f64
000465 6120
000466 7463
000467 6175
000468 3a6c
000469 4120
00046a 696c
00046b 656d
00046c 746e
00046d 6361
00046e f369
00046f 0a6e
000470 000a                      	MSG_STATE_1: .db "Estado actual: Alimentacin", 0x0A, 0x0A, 0  
000471 7345
000472 6174
000473 6f64
000474 6120
000475 7463
000476 6175
000477 3a6c
000478 4520
000479 7073
00047a 7265
00047b 0a61
00047c 000a                      	MSG_STATE_2: .db "Estado actual: Espera", 0x0A, 0x0A, 0
00047d 7345
00047e 6174
00047f 6f64
000480 6120
000481 7463
000482 6175
000483 3a6c
000484 5020
000485 6e75
000486 6f7a
000487 616e
000488 6f64
000489 0a20
00048a 000a                      	MSG_STATE_3: .db "Estado actual: Punzonado ", 0x0A, 0x0A, 0
00048b 7345
00048c 6174
00048d 6f64
00048e 6120
00048f 7463
000490 6175
000491 3a6c
000492 4520
000493 7073
000494 7265
000495 2061
000496 0a32
000497 000a                      	MSG_STATE_4: .db "Estado actual: Espera 2", 0x0A, 0x0A, 0
000498 7345
000499 6174
00049a 6f64
00049b 6120
00049c 7463
00049d 6175
00049e 3a6c
00049f 4520
0004a0 7478
0004a1 6172
0004a2 6363
0004a3 f369
0004a4 0a6e
0004a5 000a                      	MSG_STATE_5: .db "Estado actual: Extraccin", 0x0A, 0x0A, 0
                                 
0004a6 6143
0004a7 6772
0004a8 2061
0004a9 6f63
0004aa 666e
0004ab 6769
0004ac 7275
0004ad 6461
0004ae 3a61
0004af 4c20
0004b0 6769
0004b1 7265
0004b2 2061
0004b3 000a                      	MSG_LOAD_0:	 .db "Carga configurada: Ligera ", 0x0A, 0
0004b4 6143
0004b5 6772
0004b6 2061
0004b7 6f63
0004b8 666e
0004b9 6769
0004ba 7275
0004bb 6461
0004bc 3a61
0004bd 4d20
0004be 6465
0004bf 6169
0004c0 616e
0004c1 000a                      	MSG_LOAD_1:	 .db "Carga configurada: Mediana", 0x0A, 0
0004c2 6143
0004c3 6772
0004c4 2061
0004c5 6f63
0004c6 666e
0004c7 6769
0004c8 7275
0004c9 6461
0004ca 3a61
0004cb 5020
0004cc 7365
0004cd 6461
0004ce 2061


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   7 r0 :   0 r1 :   5 r2 :   6 r3 :   0 r4 :   3 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 296 r17:  21 r18:  17 r19:   8 r20:  19 
r21:  25 r22:   0 r23:   0 r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  22 r31:  22 
Registers used: 12 out of 35 (34.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   2 add   :   2 adiw  :   0 and   :   0 
andi  :   5 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  35 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   3 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   6 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   5 cpc   :   0 
cpi   :  33 cpse  :   0 dec   :   1 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   8 inc   :   5 jmp   :   0 
ld    :   3 ldd   :   0 ldi   : 147 lds   :  11 lpm   :   1 lsl   :   0 
lsr   :   0 mov   :   3 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   2 ori   :   3 out   :  36 pop   :  42 
push  :  42 rcall :  12 ret   :   4 reti  :   6 rjmp  :  56 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   1 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   3 std   :   0 sts   :  68 
sub   :   0 subi  :   0 swap  :   0 tst   :   1 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0009a0   1258    416   1674   32768   5.1%
[.dseg] 0x000100 0x000203      0    259    259    2048  12.6%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
