Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Wed Dec  1 00:05:21 2021
| Host             : DESKTOP-6IT4G6N running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.643        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.138        |
| Device Static (W)        | 0.505        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 94.8         |
| Junction Temperature (C) | 30.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.479 |       27 |       --- |             --- |
| CLB Logic                |     0.774 |   144541 |       --- |             --- |
|   LUT as Distributed RAM |     0.506 |     5528 |    110784 |            4.99 |
|   LUT as Logic           |     0.186 |    42238 |    240384 |           17.57 |
|   LUT as Shift Register  |     0.046 |     1764 |    110784 |            1.59 |
|   Register               |     0.031 |    71129 |    484800 |           14.67 |
|   CARRY8                 |     0.005 |     1086 |     30048 |            3.61 |
|   F7/F8 Muxes            |    <0.001 |     1222 |    240384 |            0.51 |
|   Others                 |    <0.001 |     5235 |       --- |             --- |
|   BUFG                   |    <0.001 |        2 |        80 |            2.50 |
| Signals                  |     0.361 |   125211 |       --- |             --- |
| Block RAM                |     0.102 |       80 |       600 |           13.33 |
| MMCM                     |     0.121 |        2 |        10 |           20.00 |
| PLL                      |     0.230 |        3 |       --- |             --- |
| DSPs                     |     0.034 |       35 |      1920 |            1.82 |
| I/O                      |     1.037 |      202 |       520 |           38.85 |
| Static Power             |     0.505 |          |           |                 |
| Total                    |     3.643 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     2.017 |       1.849 |      0.168 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.287 |       0.190 |      0.097 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.265 |       0.200 |      0.065 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.453 |       0.435 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.076 |       0.076 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.105 |       0.105 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.016 |       0.003 |      0.013 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                             | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk125_i                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i                                                                                                                                                  |             8.0 |
| clk312_out                                                                                 | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/CLK                                                                                                                                                       |             3.2 |
| clk625_i                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i                                                                                                                                                  |             1.6 |
| clk_div_sel_0_s                                                                            | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s                                                                                                                                                                  |            16.0 |
| clk_div_sel_1_s                                                                            | i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s                                                                                                                                                                  |             8.0 |
| clk_fb_i                                                                                   | i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk_fb_i                                                                                                                                                  |             3.2 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                               |            33.0 |
| i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK             | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                      |            33.3 |
| i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE           | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                              |            33.3 |
| mmcm_clkout0                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             3.3 |
| mmcm_clkout1                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1                                                                                                                                                    |            10.0 |
| mmcm_clkout2                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout2                                                                                                                                                    |             5.0 |
| mmcm_clkout5                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            13.3 |
| mmcm_clkout6                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |             6.7 |
| phy_clk_p                                                                                  | phy_clk_p                                                                                                                                                                                                                          |             1.6 |
| pll_clk[0]                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.4 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[0]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[1]                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.4 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[1]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[2]                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                        |             0.4 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26] |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]  |             3.3 |
| pll_clk[2]_DIV                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]  |             3.3 |
| rx_clk                                                                                     | rx_clk_in_p                                                                                                                                                                                                                        |             4.0 |
| spi_clk                                                                                    | spi_clk                                                                                                                                                                                                                            |            20.0 |
| sys_clk_p                                                                                  | sys_clk_p                                                                                                                                                                                                                          |             3.3 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| system_top                  |     3.138 |
|   dbg_hub                   |     0.005 |
|     inst                    |     0.005 |
|       BSCANID.u_xsdbm_id    |     0.005 |
|   i_system_wrapper          |     3.125 |
|     system_i                |     3.124 |
|       axi_ad9361            |     0.594 |
|       axi_ad9361_adc_dma    |     0.007 |
|       axi_ad9361_dac_dma    |     0.008 |
|       axi_ad9361_dac_fifo   |     0.002 |
|       axi_cpu_interconnect  |     0.007 |
|       axi_ddr_cntrl         |     1.517 |
|       axi_ethernet          |     0.141 |
|       axi_ethernet_dma      |     0.015 |
|       axi_gpio              |     0.002 |
|       axi_iic_main          |     0.002 |
|       axi_mem_interconnect  |     0.733 |
|       axi_spi               |     0.003 |
|       axi_sysid_0           |     0.001 |
|       axi_timer             |     0.002 |
|       sys_lmb_bram          |     0.014 |
|       sys_mb                |     0.056 |
|       sys_mb_debug          |     0.001 |
|       util_ad9361_adc_fifo  |     0.008 |
|       util_ad9361_adc_pack  |     0.004 |
|       util_ad9361_dac_upack |     0.002 |
+-----------------------------+-----------+


