/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [6:0] _06_;
  reg [2:0] _07_;
  wire [2:0] _08_;
  wire [9:0] _09_;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [23:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  reg [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [19:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [9:0] celloutsig_0_4z;
  wire [30:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_67z;
  wire [2:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_73z;
  wire [3:0] celloutsig_0_74z;
  wire [20:0] celloutsig_0_75z;
  wire [5:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_91z;
  wire celloutsig_0_92z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [25:0] celloutsig_1_5z;
  reg [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_21z & celloutsig_0_16z);
  assign celloutsig_0_92z = ~(celloutsig_0_44z[1] & celloutsig_0_26z);
  assign celloutsig_1_17z = ~(celloutsig_1_11z & celloutsig_1_6z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_17z & celloutsig_1_3z);
  assign celloutsig_0_20z = ~(_00_ & celloutsig_0_8z[1]);
  assign celloutsig_0_21z = ~(celloutsig_0_6z[2] & _01_);
  assign celloutsig_0_27z = ~(in_data[83] & celloutsig_0_19z);
  assign celloutsig_1_11z = ~(celloutsig_1_8z | celloutsig_1_5z[22]);
  assign celloutsig_0_15z = ~(celloutsig_0_13z[4] | in_data[20]);
  assign celloutsig_0_35z = celloutsig_0_1z[16] | ~(_03_);
  assign celloutsig_0_42z = celloutsig_0_7z[2] | ~(celloutsig_0_6z[0]);
  assign celloutsig_1_3z = in_data[151] | ~(celloutsig_1_1z);
  assign celloutsig_1_7z = celloutsig_1_2z[17] | ~(celloutsig_1_6z[0]);
  assign celloutsig_0_26z = celloutsig_0_16z | ~(celloutsig_0_6z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z[3] ^ celloutsig_1_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_4z[6] ^ celloutsig_0_2z[5]);
  reg [2:0] _26_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 3'h0;
    else _26_ <= in_data[7:5];
  assign { _00_, _08_[1], _02_ } = _26_;
  reg [6:0] _27_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _27_ <= 7'h00;
    else _27_ <= celloutsig_0_1z[16:10];
  assign { _06_[6:5], _04_, _06_[3:0] } = _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _07_ <= 3'h0;
    else _07_ <= { celloutsig_0_3z[1:0], celloutsig_0_5z };
  reg [9:0] _29_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 10'h000;
    else _29_ <= celloutsig_0_10z[9:0];
  assign { _09_[9:4], _01_, _05_, _09_[1], _03_ } = _29_;
  assign celloutsig_0_3z = celloutsig_0_2z[4:0] & in_data[32:28];
  assign celloutsig_0_7z = celloutsig_0_1z[12:7] & celloutsig_0_4z[5:0];
  assign celloutsig_1_5z = in_data[169:144] & { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_3z[4:1] == { celloutsig_0_3z[2], _07_ };
  assign celloutsig_0_16z = celloutsig_0_13z <= { celloutsig_0_2z[7:6], _07_ };
  assign celloutsig_0_29z = celloutsig_0_4z[9:3] <= in_data[48:42];
  assign celloutsig_0_39z = ! { celloutsig_0_7z[2:0], celloutsig_0_33z, celloutsig_0_34z, _00_, _08_[1], _02_, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_9z };
  assign celloutsig_0_37z = { celloutsig_0_10z[9:5], celloutsig_0_32z } || { celloutsig_0_30z, celloutsig_0_27z };
  assign celloutsig_0_31z = celloutsig_0_16z & ~(celloutsig_0_24z[0]);
  assign celloutsig_0_38z = celloutsig_0_32z[3] & ~(celloutsig_0_35z);
  assign celloutsig_0_23z = celloutsig_0_6z[0] & ~(_08_[1]);
  assign celloutsig_0_6z = { celloutsig_0_2z[5:4], celloutsig_0_5z } % { 1'h1, celloutsig_0_4z[2:1] };
  assign celloutsig_0_75z = { celloutsig_0_40z[18:1], celloutsig_0_58z } % { 1'h1, celloutsig_0_44z[5:0], _07_, celloutsig_0_74z, celloutsig_0_9z, celloutsig_0_67z };
  assign celloutsig_0_24z = { celloutsig_0_10z[12], celloutsig_0_20z, celloutsig_0_6z } % { 1'h1, celloutsig_0_7z[3:1], celloutsig_0_5z };
  assign celloutsig_0_2z = - in_data[78:71];
  assign celloutsig_0_73z = - celloutsig_0_4z[5:1];
  assign celloutsig_0_74z = - { celloutsig_0_73z[3:1], celloutsig_0_26z };
  assign celloutsig_0_44z = { celloutsig_0_7z[5:1], celloutsig_0_9z, celloutsig_0_39z } | { celloutsig_0_10z[7:3], celloutsig_0_26z, celloutsig_0_27z };
  assign celloutsig_0_51z = { celloutsig_0_4z[7:0], celloutsig_0_36z, celloutsig_0_48z, celloutsig_0_23z, celloutsig_0_44z, celloutsig_0_25z, celloutsig_0_37z, celloutsig_0_14z, celloutsig_0_47z } | { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_44z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_38z, celloutsig_0_45z };
  assign celloutsig_0_91z = { celloutsig_0_51z[3:1], celloutsig_0_15z } | celloutsig_0_75z[14:11];
  assign celloutsig_0_22z = { celloutsig_0_2z[4:2], celloutsig_0_8z, celloutsig_0_8z } | { celloutsig_0_11z, _09_[9:4], _01_, _05_, _09_[1], _03_ };
  assign celloutsig_0_34z = | { celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_0_41z = | celloutsig_0_17z[18:1];
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, in_data[126:118] };
  assign celloutsig_0_28z = | { celloutsig_0_14z, _07_ };
  assign celloutsig_0_17z = { celloutsig_0_2z[7:2], celloutsig_0_10z, celloutsig_0_13z } >> { celloutsig_0_3z[2:1], _00_, _08_[1], _02_, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_30z = { celloutsig_0_10z[11:9], celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_16z } << celloutsig_0_22z[9:1];
  assign celloutsig_0_45z = { celloutsig_0_10z[9:8], celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_42z, celloutsig_0_36z, celloutsig_0_42z } << { celloutsig_0_7z[4], celloutsig_0_27z, _00_, _08_[1], _02_, celloutsig_0_41z, celloutsig_0_9z, celloutsig_0_28z };
  assign celloutsig_0_47z = { _05_, celloutsig_0_31z, celloutsig_0_24z } << { celloutsig_0_22z[9:4], celloutsig_0_26z };
  assign celloutsig_0_58z = { celloutsig_0_8z[3:2], celloutsig_0_26z } << _06_[3:1];
  assign celloutsig_1_0z = in_data[116:104] << in_data[146:134];
  assign celloutsig_0_10z = celloutsig_0_1z[14:2] << { in_data[81:80], celloutsig_0_6z, _00_, _08_[1], _02_, celloutsig_0_3z };
  assign celloutsig_0_40z = { in_data[16:3], celloutsig_0_36z, celloutsig_0_34z, celloutsig_0_8z } >> { in_data[74:65], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_38z, _00_, _08_[1], _02_ };
  assign celloutsig_0_4z = in_data[53:44] >> { celloutsig_0_1z[3:2], celloutsig_0_2z };
  assign celloutsig_0_67z = celloutsig_0_47z[6:1] >> celloutsig_0_45z[6:1];
  assign celloutsig_0_13z = celloutsig_0_1z[7:3] >> celloutsig_0_4z[9:5];
  assign celloutsig_0_8z = celloutsig_0_3z[4:1] - { celloutsig_0_3z[2], celloutsig_0_6z };
  assign celloutsig_0_32z = celloutsig_0_1z[12:8] ~^ { celloutsig_0_10z[9:7], celloutsig_0_29z, celloutsig_0_20z };
  assign celloutsig_1_2z = in_data[150:130] ~^ { celloutsig_1_0z[11:6], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_25z = celloutsig_0_1z[5:2] ~^ celloutsig_0_8z;
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_4z[7]) | in_data[66]);
  assign celloutsig_0_19z = ~((celloutsig_0_13z[1] & celloutsig_0_14z) | _08_[1]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 4'h0;
    else if (!clkin_data[160]) celloutsig_1_6z = { celloutsig_1_5z[7:5], celloutsig_1_3z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 17'h00000;
    else if (clkin_data[128]) celloutsig_0_1z = in_data[56:40];
  assign celloutsig_0_33z = ~((celloutsig_0_19z & celloutsig_0_29z) | (celloutsig_0_5z & celloutsig_0_16z));
  assign celloutsig_0_48z = ~((celloutsig_0_4z[3] & celloutsig_0_16z) | (celloutsig_0_17z[13] & celloutsig_0_28z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[7] & in_data[66]) | (_00_ & celloutsig_0_1z[9]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] & in_data[118]) | (celloutsig_1_0z[7] & celloutsig_1_0z[0]));
  assign _06_[4] = _04_;
  assign { _08_[2], _08_[0] } = { _00_, _02_ };
  assign { _09_[3:2], _09_[0] } = { _01_, _05_, _03_ };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
