// Seed: 2618356544
module module_0;
  logic id_1;
  genvar id_2;
  assign module_2._id_9 = 0;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output tri0 id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_10;
  assign id_7 = 1 || "";
endmodule
module module_2 #(
    parameter id_15 = 32'd39,
    parameter id_6  = 32'd98,
    parameter id_8  = 32'd88,
    parameter id_9  = 32'd10
) (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri id_4,
    output tri1 id_5,
    input supply0 _id_6,
    output tri id_7,
    input wand _id_8,
    input uwire _id_9,
    input tri id_10,
    input wor id_11,
    output supply1 id_12
    , id_20,
    input supply1 id_13,
    output wand id_14,
    output tri1 _id_15[id_15 : 1],
    input wor id_16,
    input wor id_17,
    input supply1 id_18
);
  wire [id_8 : id_6  >>>  id_9  +  -1] id_21 = id_10, id_22 = (id_21);
  module_0 modCall_1 ();
  union packed {logic id_23 = 1;} id_24;
  integer [id_15 : 1] id_25;
  assign id_25 = id_6;
endmodule
