

================================================================
== Vitis HLS Report for 'StreamingDataflowPartition_1_MVAU_hls_2'
================================================================
* Date:           Wed Mar 26 22:47:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_1_MVAU_hls_2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.931 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      649|      649|  12.980 us|  12.980 us|  650|  650|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_Matrix_Vector_Activate_Stream_Batch_fu_60  |Matrix_Vector_Activate_Stream_Batch  |      646|      646|  12.920 us|  12.920 us|  641|  641|  loop auto-rewind flp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     611|   1553|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     52|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     624|   1607|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_60  |Matrix_Vector_Activate_Stream_Batch  |        0|   1|  611|  1553|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Total                                          |                                     |        0|   1|  611|  1553|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_60_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |in0_V_TREADY_int_regslice      |   9|          2|    1|          2|
    |out_V_TDATA_int_regslice       |   9|          2|    8|         16|
    |weights_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  52|         11|   11|         25|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_Matrix_Vector_Activate_Stream_Batch_fu_60_ap_start_reg  |  1|   0|    1|          0|
    |out_V_TDATA_reg                                             |  8|   0|    8|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       | 13|   0|   13|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |              Source Object              |    C Type    |
+------------------+-----+-----+--------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_none|  StreamingDataflowPartition_1_MVAU_hls_2|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_none|  StreamingDataflowPartition_1_MVAU_hls_2|  return value|
|in0_V_TDATA       |   in|    8|          axis|                                    in0_V|       pointer|
|in0_V_TVALID      |   in|    1|          axis|                                    in0_V|       pointer|
|in0_V_TREADY      |  out|    1|          axis|                                    in0_V|       pointer|
|weights_V_TDATA   |   in|    8|          axis|                                weights_V|       pointer|
|weights_V_TVALID  |   in|    1|          axis|                                weights_V|       pointer|
|weights_V_TREADY  |  out|    1|          axis|                                weights_V|       pointer|
|out_V_TDATA       |  out|    8|          axis|                                    out_V|       pointer|
|out_V_TVALID      |  out|    1|          axis|                                    out_V|       pointer|
|out_V_TREADY      |   in|    1|          axis|                                    out_V|       pointer|
+------------------+-----+-----+--------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.51>
ST_2 : Operation 5 [2/2] (0.51ns)   --->   "%call_ln37 = call void @Matrix_Vector_Activate_Stream_Batch, i8 %in0_V, i8 %out_V, i8 %weights_V, i5 %p_ZL7threshs_0, i6 %p_ZL7threshs_1, i7 %p_ZL7threshs_2, i6 %p_ZL7threshs_3, i8 %p_ZL7threshs_4, i8 %p_ZL7threshs_5, i7 %p_ZL7threshs_6, i5 %p_ZL7threshs_7, i9 %p_ZL7threshs_8, i9 %p_ZL7threshs_9, i9 %p_ZL7threshs_10, i9 %p_ZL7threshs_11, i8 %p_ZL7threshs_12, i8 %p_ZL7threshs_13, i7 %p_ZL7threshs_14" [top_StreamingDataflowPartition_1_MVAU_hls_2.cpp:37]   --->   Operation 5 'call' 'call_ln37' <Predicate = true> <Delay = 0.51> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln37 = call void @Matrix_Vector_Activate_Stream_Batch, i8 %in0_V, i8 %out_V, i8 %weights_V, i5 %p_ZL7threshs_0, i6 %p_ZL7threshs_1, i7 %p_ZL7threshs_2, i6 %p_ZL7threshs_3, i8 %p_ZL7threshs_4, i8 %p_ZL7threshs_5, i7 %p_ZL7threshs_6, i5 %p_ZL7threshs_7, i9 %p_ZL7threshs_8, i9 %p_ZL7threshs_9, i9 %p_ZL7threshs_10, i9 %p_ZL7threshs_11, i8 %p_ZL7threshs_12, i8 %p_ZL7threshs_13, i7 %p_ZL7threshs_14" [top_StreamingDataflowPartition_1_MVAU_hls_2.cpp:37]   --->   Operation 6 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln25 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [top_StreamingDataflowPartition_1_MVAU_hls_2.cpp:25]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln25 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [top_StreamingDataflowPartition_1_MVAU_hls_2.cpp:25]   --->   Operation 8 'specinterface' 'specinterface_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in0_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [top_StreamingDataflowPartition_1_MVAU_hls_2.cpp:39]   --->   Operation 15 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_ZL7threshs_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL7threshs_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln37          (call         ) [ 00000]
spectopmodule_ln25 (spectopmodule) [ 00000]
specinterface_ln25 (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
ret_ln39           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL7threshs_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL7threshs_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZL7threshs_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL7threshs_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZL7threshs_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZL7threshs_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZL7threshs_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZL7threshs_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZL7threshs_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZL7threshs_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZL7threshs_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZL7threshs_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZL7threshs_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZL7threshs_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZL7threshs_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL7threshs_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Matrix_Vector_Activate_Stream_Batch"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="grp_Matrix_Vector_Activate_Stream_Batch_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="0" index="3" bw="8" slack="0"/>
<pin id="65" dir="0" index="4" bw="5" slack="0"/>
<pin id="66" dir="0" index="5" bw="6" slack="0"/>
<pin id="67" dir="0" index="6" bw="7" slack="0"/>
<pin id="68" dir="0" index="7" bw="6" slack="0"/>
<pin id="69" dir="0" index="8" bw="8" slack="0"/>
<pin id="70" dir="0" index="9" bw="8" slack="0"/>
<pin id="71" dir="0" index="10" bw="7" slack="0"/>
<pin id="72" dir="0" index="11" bw="5" slack="0"/>
<pin id="73" dir="0" index="12" bw="9" slack="0"/>
<pin id="74" dir="0" index="13" bw="9" slack="0"/>
<pin id="75" dir="0" index="14" bw="9" slack="0"/>
<pin id="76" dir="0" index="15" bw="9" slack="0"/>
<pin id="77" dir="0" index="16" bw="8" slack="0"/>
<pin id="78" dir="0" index="17" bw="8" slack="0"/>
<pin id="79" dir="0" index="18" bw="7" slack="0"/>
<pin id="80" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="60" pin=5"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="60" pin=6"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="60" pin=7"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="60" pin=8"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="60" pin=9"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="60" pin=10"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="60" pin=11"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="60" pin=12"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="60" pin=13"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="60" pin=14"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="60" pin=15"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="60" pin=16"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="60" pin=17"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="60" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 3 }
 - Input state : 
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : in0_V | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : weights_V | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_0 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_1 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_2 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_3 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_4 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_5 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_6 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_7 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_8 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_9 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_10 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_11 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_12 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_13 | {2 3 }
	Port: StreamingDataflowPartition_1_MVAU_hls_2 : p_ZL7threshs_14 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Matrix_Vector_Activate_Stream_Batch_fu_60 |    1    | 27.1153 |   532   |   1471  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    1    | 27.1153 |   532   |   1471  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
| p_ZL7threshs_0|    0   |    5   |    1   |
| p_ZL7threshs_1|    0   |    6   |    1   |
|p_ZL7threshs_10|    0   |    9   |    2   |
|p_ZL7threshs_11|    0   |    9   |    2   |
|p_ZL7threshs_12|    0   |    8   |    2   |
|p_ZL7threshs_13|    0   |    8   |    2   |
|p_ZL7threshs_14|    0   |    7   |    2   |
| p_ZL7threshs_2|    0   |    7   |    2   |
| p_ZL7threshs_3|    0   |    6   |    1   |
| p_ZL7threshs_4|    0   |    8   |    2   |
| p_ZL7threshs_5|    0   |    8   |    2   |
| p_ZL7threshs_6|    0   |    7   |    2   |
| p_ZL7threshs_7|    0   |    5   |    1   |
| p_ZL7threshs_8|    0   |    9   |    2   |
| p_ZL7threshs_9|    0   |    9   |    2   |
+---------------+--------+--------+--------+
|     Total     |    0   |   111  |   26   |
+---------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   27   |   532  |  1471  |
|   Memory  |    0   |    -   |    -   |   111  |   26   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   27   |   643  |  1497  |
+-----------+--------+--------+--------+--------+--------+
