
DRAM_IMG_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000102a0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08010470  08010470  00011470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080108e4  080108e4  000122d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080108e4  080108e4  000118e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080108ec  080108ec  000122d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080108ec  080108ec  000118ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080108f0  080108f0  000118f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d8  20000000  080108f4  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000fa90  200002d8  08010bcc  000122d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000fd68  08010bcc  00012d68  2**0
                  ALLOC
 11 .sdram        00800000  c0000000  c0000000  00013000  2**2
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000122d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026ad0  00000000  00000000  00012308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000061f9  00000000  00000000  00038dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002180  00000000  00000000  0003efd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001969  00000000  00000000  00041158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002dc4c  00000000  00000000  00042ac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a26b  00000000  00000000  0007070d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011009c  00000000  00000000  0009a978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001aaa14  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009b08  00000000  00000000  001aaa58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  001b4560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002d8 	.word	0x200002d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010458 	.word	0x08010458

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002dc 	.word	0x200002dc
 800020c:	08010458 	.word	0x08010458

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b988 	b.w	8000f30 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	468e      	mov	lr, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	4688      	mov	r8, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4617      	mov	r7, r2
 8000c4c:	d962      	bls.n	8000d14 <__udivmoddi4+0xdc>
 8000c4e:	fab2 f682 	clz	r6, r2
 8000c52:	b14e      	cbz	r6, 8000c68 <__udivmoddi4+0x30>
 8000c54:	f1c6 0320 	rsb	r3, r6, #32
 8000c58:	fa01 f806 	lsl.w	r8, r1, r6
 8000c5c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c60:	40b7      	lsls	r7, r6
 8000c62:	ea43 0808 	orr.w	r8, r3, r8
 8000c66:	40b4      	lsls	r4, r6
 8000c68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c74:	0c23      	lsrs	r3, r4, #16
 8000c76:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c7a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c7e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c8c:	f080 80ea 	bcs.w	8000e64 <__udivmoddi4+0x22c>
 8000c90:	429a      	cmp	r2, r3
 8000c92:	f240 80e7 	bls.w	8000e64 <__udivmoddi4+0x22c>
 8000c96:	3902      	subs	r1, #2
 8000c98:	443b      	add	r3, r7
 8000c9a:	1a9a      	subs	r2, r3, r2
 8000c9c:	b2a3      	uxth	r3, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000caa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cae:	459c      	cmp	ip, r3
 8000cb0:	d909      	bls.n	8000cc6 <__udivmoddi4+0x8e>
 8000cb2:	18fb      	adds	r3, r7, r3
 8000cb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cb8:	f080 80d6 	bcs.w	8000e68 <__udivmoddi4+0x230>
 8000cbc:	459c      	cmp	ip, r3
 8000cbe:	f240 80d3 	bls.w	8000e68 <__udivmoddi4+0x230>
 8000cc2:	443b      	add	r3, r7
 8000cc4:	3802      	subs	r0, #2
 8000cc6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cca:	eba3 030c 	sub.w	r3, r3, ip
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11d      	cbz	r5, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40f3      	lsrs	r3, r6
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d905      	bls.n	8000cee <__udivmoddi4+0xb6>
 8000ce2:	b10d      	cbz	r5, 8000ce8 <__udivmoddi4+0xb0>
 8000ce4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4608      	mov	r0, r1
 8000cec:	e7f5      	b.n	8000cda <__udivmoddi4+0xa2>
 8000cee:	fab3 f183 	clz	r1, r3
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	d146      	bne.n	8000d84 <__udivmoddi4+0x14c>
 8000cf6:	4573      	cmp	r3, lr
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0xc8>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 8105 	bhi.w	8000f0a <__udivmoddi4+0x2d2>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	4690      	mov	r8, r2
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0e5      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d0e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d12:	e7e2      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f000 8090 	beq.w	8000e3a <__udivmoddi4+0x202>
 8000d1a:	fab2 f682 	clz	r6, r2
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	f040 80a4 	bne.w	8000e6c <__udivmoddi4+0x234>
 8000d24:	1a8a      	subs	r2, r1, r2
 8000d26:	0c03      	lsrs	r3, r0, #16
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	b280      	uxth	r0, r0
 8000d2e:	b2bc      	uxth	r4, r7
 8000d30:	2101      	movs	r1, #1
 8000d32:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d36:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d907      	bls.n	8000d56 <__udivmoddi4+0x11e>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x11c>
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	f200 80e0 	bhi.w	8000f14 <__udivmoddi4+0x2dc>
 8000d54:	46c4      	mov	ip, r8
 8000d56:	1a9b      	subs	r3, r3, r2
 8000d58:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d5c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d60:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d64:	fb02 f404 	mul.w	r4, r2, r4
 8000d68:	429c      	cmp	r4, r3
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x144>
 8000d6c:	18fb      	adds	r3, r7, r3
 8000d6e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x142>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f200 80ca 	bhi.w	8000f0e <__udivmoddi4+0x2d6>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	1b1b      	subs	r3, r3, r4
 8000d7e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d82:	e7a5      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d84:	f1c1 0620 	rsb	r6, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d8e:	431f      	orrs	r7, r3
 8000d90:	fa0e f401 	lsl.w	r4, lr, r1
 8000d94:	fa20 f306 	lsr.w	r3, r0, r6
 8000d98:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d9c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	fa1f fc87 	uxth.w	ip, r7
 8000daa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000db4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000db8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc2:	d909      	bls.n	8000dd8 <__udivmoddi4+0x1a0>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dca:	f080 809c 	bcs.w	8000f06 <__udivmoddi4+0x2ce>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f240 8099 	bls.w	8000f06 <__udivmoddi4+0x2ce>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	443c      	add	r4, r7
 8000dd8:	eba4 040e 	sub.w	r4, r4, lr
 8000ddc:	fa1f fe83 	uxth.w	lr, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dec:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df0:	45a4      	cmp	ip, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1ce>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dfa:	f080 8082 	bcs.w	8000f02 <__udivmoddi4+0x2ca>
 8000dfe:	45a4      	cmp	ip, r4
 8000e00:	d97f      	bls.n	8000f02 <__udivmoddi4+0x2ca>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	443c      	add	r4, r7
 8000e06:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e0a:	eba4 040c 	sub.w	r4, r4, ip
 8000e0e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e12:	4564      	cmp	r4, ip
 8000e14:	4673      	mov	r3, lr
 8000e16:	46e1      	mov	r9, ip
 8000e18:	d362      	bcc.n	8000ee0 <__udivmoddi4+0x2a8>
 8000e1a:	d05f      	beq.n	8000edc <__udivmoddi4+0x2a4>
 8000e1c:	b15d      	cbz	r5, 8000e36 <__udivmoddi4+0x1fe>
 8000e1e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e22:	eb64 0409 	sbc.w	r4, r4, r9
 8000e26:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e2e:	431e      	orrs	r6, r3
 8000e30:	40cc      	lsrs	r4, r1
 8000e32:	e9c5 6400 	strd	r6, r4, [r5]
 8000e36:	2100      	movs	r1, #0
 8000e38:	e74f      	b.n	8000cda <__udivmoddi4+0xa2>
 8000e3a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e3e:	0c01      	lsrs	r1, r0, #16
 8000e40:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e44:	b280      	uxth	r0, r0
 8000e46:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	4638      	mov	r0, r7
 8000e4e:	463c      	mov	r4, r7
 8000e50:	46b8      	mov	r8, r7
 8000e52:	46be      	mov	lr, r7
 8000e54:	2620      	movs	r6, #32
 8000e56:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e5a:	eba2 0208 	sub.w	r2, r2, r8
 8000e5e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e62:	e766      	b.n	8000d32 <__udivmoddi4+0xfa>
 8000e64:	4601      	mov	r1, r0
 8000e66:	e718      	b.n	8000c9a <__udivmoddi4+0x62>
 8000e68:	4610      	mov	r0, r2
 8000e6a:	e72c      	b.n	8000cc6 <__udivmoddi4+0x8e>
 8000e6c:	f1c6 0220 	rsb	r2, r6, #32
 8000e70:	fa2e f302 	lsr.w	r3, lr, r2
 8000e74:	40b7      	lsls	r7, r6
 8000e76:	40b1      	lsls	r1, r6
 8000e78:	fa20 f202 	lsr.w	r2, r0, r2
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	430a      	orrs	r2, r1
 8000e82:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e86:	b2bc      	uxth	r4, r7
 8000e88:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e8c:	0c11      	lsrs	r1, r2, #16
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb08 f904 	mul.w	r9, r8, r4
 8000e96:	40b0      	lsls	r0, r6
 8000e98:	4589      	cmp	r9, r1
 8000e9a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e9e:	b280      	uxth	r0, r0
 8000ea0:	d93e      	bls.n	8000f20 <__udivmoddi4+0x2e8>
 8000ea2:	1879      	adds	r1, r7, r1
 8000ea4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ea8:	d201      	bcs.n	8000eae <__udivmoddi4+0x276>
 8000eaa:	4589      	cmp	r9, r1
 8000eac:	d81f      	bhi.n	8000eee <__udivmoddi4+0x2b6>
 8000eae:	eba1 0109 	sub.w	r1, r1, r9
 8000eb2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb6:	fb09 f804 	mul.w	r8, r9, r4
 8000eba:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ebe:	b292      	uxth	r2, r2
 8000ec0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec4:	4542      	cmp	r2, r8
 8000ec6:	d229      	bcs.n	8000f1c <__udivmoddi4+0x2e4>
 8000ec8:	18ba      	adds	r2, r7, r2
 8000eca:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ece:	d2c4      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed0:	4542      	cmp	r2, r8
 8000ed2:	d2c2      	bcs.n	8000e5a <__udivmoddi4+0x222>
 8000ed4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ed8:	443a      	add	r2, r7
 8000eda:	e7be      	b.n	8000e5a <__udivmoddi4+0x222>
 8000edc:	45f0      	cmp	r8, lr
 8000ede:	d29d      	bcs.n	8000e1c <__udivmoddi4+0x1e4>
 8000ee0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ee4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ee8:	3801      	subs	r0, #1
 8000eea:	46e1      	mov	r9, ip
 8000eec:	e796      	b.n	8000e1c <__udivmoddi4+0x1e4>
 8000eee:	eba7 0909 	sub.w	r9, r7, r9
 8000ef2:	4449      	add	r1, r9
 8000ef4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ef8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efc:	fb09 f804 	mul.w	r8, r9, r4
 8000f00:	e7db      	b.n	8000eba <__udivmoddi4+0x282>
 8000f02:	4673      	mov	r3, lr
 8000f04:	e77f      	b.n	8000e06 <__udivmoddi4+0x1ce>
 8000f06:	4650      	mov	r0, sl
 8000f08:	e766      	b.n	8000dd8 <__udivmoddi4+0x1a0>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e6fd      	b.n	8000d0a <__udivmoddi4+0xd2>
 8000f0e:	443b      	add	r3, r7
 8000f10:	3a02      	subs	r2, #2
 8000f12:	e733      	b.n	8000d7c <__udivmoddi4+0x144>
 8000f14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f18:	443b      	add	r3, r7
 8000f1a:	e71c      	b.n	8000d56 <__udivmoddi4+0x11e>
 8000f1c:	4649      	mov	r1, r9
 8000f1e:	e79c      	b.n	8000e5a <__udivmoddi4+0x222>
 8000f20:	eba1 0109 	sub.w	r1, r1, r9
 8000f24:	46c4      	mov	ip, r8
 8000f26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2a:	fb09 f804 	mul.w	r8, r9, r4
 8000f2e:	e7c4      	b.n	8000eba <__udivmoddi4+0x282>

08000f30 <__aeabi_idiv0>:
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <CRC_HW_Calculation>:
	return CRC->CR;
}


uint32_t CRC_HW_Calculation(uint8_t *data_buffer, uint32_t length)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
    if (length == 0) return 0;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d101      	bne.n	8000f48 <CRC_HW_Calculation+0x14>
 8000f44:	2300      	movs	r3, #0
 8000f46:	e017      	b.n	8000f78 <CRC_HW_Calculation+0x44>
    uint8_t* p_data = data_buffer;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	60fb      	str	r3, [r7, #12]

    CRC->CR = CRC_CR_RESET;
 8000f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f84 <CRC_HW_Calculation+0x50>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	609a      	str	r2, [r3, #8]

    for (uint32_t i = 0; i < length; i ++)
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	e009      	b.n	8000f6c <CRC_HW_Calculation+0x38>
    {
    	CRC->DR = *p_data;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	781a      	ldrb	r2, [r3, #0]
 8000f5c:	4b09      	ldr	r3, [pc, #36]	@ (8000f84 <CRC_HW_Calculation+0x50>)
 8000f5e:	601a      	str	r2, [r3, #0]
    	p_data ++ ;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	3301      	adds	r3, #1
 8000f64:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < length; i ++)
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d3f1      	bcc.n	8000f58 <CRC_HW_Calculation+0x24>
    }
    return CRC->DR;
 8000f74:	4b03      	ldr	r3, [pc, #12]	@ (8000f84 <CRC_HW_Calculation+0x50>)
 8000f76:	681b      	ldr	r3, [r3, #0]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	40023000 	.word	0x40023000

08000f88 <Timer_Get_Counter>:
//    HAL_TIM_Base_Start(&htim3);  // ch chy timer, khng enable interrupt
//}

// Ly gi tr hin ti ca timer (0.1ms)
uint32_t Timer_Get_Counter(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(&htim3);
 8000f8c:	4b03      	ldr	r3, [pc, #12]	@ (8000f9c <Timer_Get_Counter+0x14>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	20000324 	.word	0x20000324

08000fa0 <Timer_Start_Counter>:

uint32_t Timer_Start_Counter(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
	start = Timer_Get_Counter();
 8000fa4:	f7ff fff0 	bl	8000f88 <Timer_Get_Counter>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	4a03      	ldr	r2, [pc, #12]	@ (8000fb8 <Timer_Start_Counter+0x18>)
 8000fac:	6013      	str	r3, [r2, #0]
	return start;
 8000fae:	4b02      	ldr	r3, [pc, #8]	@ (8000fb8 <Timer_Start_Counter+0x18>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200002f4 	.word	0x200002f4

08000fbc <Timer_End_Counter>:

uint32_t Timer_End_Counter(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
	end = Timer_Get_Counter();
 8000fc0:	f7ff ffe2 	bl	8000f88 <Timer_Get_Counter>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	4a03      	ldr	r2, [pc, #12]	@ (8000fd4 <Timer_End_Counter+0x18>)
 8000fc8:	6013      	str	r3, [r2, #0]
	return end;
 8000fca:	4b02      	ldr	r3, [pc, #8]	@ (8000fd4 <Timer_End_Counter+0x18>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200002f8 	.word	0x200002f8

08000fd8 <Timer_Get_Duration>:


// Tnh thi gian gia 2 ln c n v milis
uint32_t Timer_Get_Duration(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
    if (end >= start)
 8000fdc:	4b11      	ldr	r3, [pc, #68]	@ (8001024 <Timer_Get_Duration+0x4c>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <Timer_Get_Duration+0x50>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d30b      	bcc.n	8001000 <Timer_Get_Duration+0x28>
        return duration = (end - start)/10;
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <Timer_Get_Duration+0x4c>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4b0e      	ldr	r3, [pc, #56]	@ (8001028 <Timer_Get_Duration+0x50>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	4a0e      	ldr	r2, [pc, #56]	@ (800102c <Timer_Get_Duration+0x54>)
 8000ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff8:	08db      	lsrs	r3, r3, #3
 8000ffa:	4a0d      	ldr	r2, [pc, #52]	@ (8001030 <Timer_Get_Duration+0x58>)
 8000ffc:	6013      	str	r3, [r2, #0]
 8000ffe:	e00c      	b.n	800101a <Timer_Get_Duration+0x42>
    else
        return duration = ((0xFFFF - start + 1) + end)/10;  // x l khi timer b trn
 8001000:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <Timer_Get_Duration+0x4c>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	4b08      	ldr	r3, [pc, #32]	@ (8001028 <Timer_Get_Duration+0x50>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800100e:	4a07      	ldr	r2, [pc, #28]	@ (800102c <Timer_Get_Duration+0x54>)
 8001010:	fba2 2303 	umull	r2, r3, r2, r3
 8001014:	08db      	lsrs	r3, r3, #3
 8001016:	4a06      	ldr	r2, [pc, #24]	@ (8001030 <Timer_Get_Duration+0x58>)
 8001018:	6013      	str	r3, [r2, #0]
}
 800101a:	4618      	mov	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	200002f8 	.word	0x200002f8
 8001028:	200002f4 	.word	0x200002f4
 800102c:	cccccccd 	.word	0xcccccccd
 8001030:	200002fc 	.word	0x200002fc

08001034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001038:	4b04      	ldr	r3, [pc, #16]	@ (800104c <__NVIC_GetPriorityGrouping+0x18>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	0a1b      	lsrs	r3, r3, #8
 800103e:	f003 0307 	and.w	r3, r3, #7
}
 8001042:	4618      	mov	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	2b00      	cmp	r3, #0
 8001060:	db0b      	blt.n	800107a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	f003 021f 	and.w	r2, r3, #31
 8001068:	4907      	ldr	r1, [pc, #28]	@ (8001088 <__NVIC_EnableIRQ+0x38>)
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	095b      	lsrs	r3, r3, #5
 8001070:	2001      	movs	r0, #1
 8001072:	fa00 f202 	lsl.w	r2, r0, r2
 8001076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000e100 	.word	0xe000e100

0800108c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109c:	2b00      	cmp	r3, #0
 800109e:	db0a      	blt.n	80010b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	490c      	ldr	r1, [pc, #48]	@ (80010d8 <__NVIC_SetPriority+0x4c>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	0112      	lsls	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	440b      	add	r3, r1
 80010b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b4:	e00a      	b.n	80010cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4908      	ldr	r1, [pc, #32]	@ (80010dc <__NVIC_SetPriority+0x50>)
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	f003 030f 	and.w	r3, r3, #15
 80010c2:	3b04      	subs	r3, #4
 80010c4:	0112      	lsls	r2, r2, #4
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	440b      	add	r3, r1
 80010ca:	761a      	strb	r2, [r3, #24]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000e100 	.word	0xe000e100
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b089      	sub	sp, #36	@ 0x24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f1c3 0307 	rsb	r3, r3, #7
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	bf28      	it	cs
 80010fe:	2304      	movcs	r3, #4
 8001100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3304      	adds	r3, #4
 8001106:	2b06      	cmp	r3, #6
 8001108:	d902      	bls.n	8001110 <NVIC_EncodePriority+0x30>
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3b03      	subs	r3, #3
 800110e:	e000      	b.n	8001112 <NVIC_EncodePriority+0x32>
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001114:	f04f 32ff 	mov.w	r2, #4294967295
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43da      	mvns	r2, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	401a      	ands	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001128:	f04f 31ff 	mov.w	r1, #4294967295
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	43d9      	mvns	r1, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	4313      	orrs	r3, r2
         );
}
 800113a:	4618      	mov	r0, r3
 800113c:	3724      	adds	r7, #36	@ 0x24
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f043 0201 	orr.w	r2, r3, #1
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	601a      	str	r2, [r3, #0]
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr

08001166 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001166:	b480      	push	{r7}
 8001168:	b083      	sub	sp, #12
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	609a      	str	r2, [r3, #8]
}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
	...

08001194 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800119c:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800119e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011a0:	4907      	ldr	r1, [pc, #28]	@ (80011c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80011a8:	4b05      	ldr	r3, [pc, #20]	@ (80011c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4013      	ands	r3, r2
 80011b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011b2:	68fb      	ldr	r3, [r7, #12]
}
 80011b4:	bf00      	nop
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr
 80011c0:	40023800 	.word	0x40023800

080011c4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80011ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011d0:	4907      	ldr	r1, [pc, #28]	@ (80011f0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80011d8:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80011da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4013      	ands	r3, r2
 80011e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011e2:	68fb      	ldr	r3, [r7, #12]
}
 80011e4:	bf00      	nop
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	40023800 	.word	0x40023800

080011f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fa:	f000 fd92 	bl	8001d22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011fe:	f000 f86d 	bl	80012dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001202:	f000 fa99 	bl	8001738 <MX_GPIO_Init>
  MX_FMC_Init();
 8001206:	f000 f9dd 	bl	80015c4 <MX_FMC_Init>
  MX_TIM3_Init();
 800120a:	f000 f8f1 	bl	80013f0 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800120e:	f000 f93f 	bl	8001490 <MX_USART6_UART_Init>
  MX_CRC_Init();
 8001212:	f000 f8cb 	bl	80013ac <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  Queue_Init(&usb_rx_cmd_queue, command_buffer, sizeof(command_buffer));
 8001216:	2240      	movs	r2, #64	@ 0x40
 8001218:	4920      	ldr	r1, [pc, #128]	@ (800129c <main+0xa8>)
 800121a:	4821      	ldr	r0, [pc, #132]	@ (80012a0 <main+0xac>)
 800121c:	f00b fa9c 	bl	800c758 <Queue_Init>
  Queue_Init(&usb_rx_file_queue, file_buffer, sizeof(file_buffer));
 8001220:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001224:	491f      	ldr	r1, [pc, #124]	@ (80012a4 <main+0xb0>)
 8001226:	4820      	ldr	r0, [pc, #128]	@ (80012a8 <main+0xb4>)
 8001228:	f00b fa96 	bl	800c758 <Queue_Init>

  MX_USB_DEVICE_Init();
 800122c:	f00b fe72 	bl	800cf14 <MX_USB_DEVICE_Init>

  HAL_TIM_Base_Start(&htim3);
 8001230:	481e      	ldr	r0, [pc, #120]	@ (80012ac <main+0xb8>)
 8001232:	f003 fd9f 	bl	8004d74 <HAL_TIM_Base_Start>
//  command_buffer[0] = 0;
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001236:	f008 fafd 	bl	8009834 <osKernelInitialize>
  //Init
//  Chunk_Init();
//  File_Init();


  xTaskCreate(TaskBlinkLED, "BlinkTask", 256, NULL, osPriorityNormal + 1, NULL);
 800123a:	2300      	movs	r3, #0
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	2319      	movs	r3, #25
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	2300      	movs	r3, #0
 8001244:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001248:	4919      	ldr	r1, [pc, #100]	@ (80012b0 <main+0xbc>)
 800124a:	481a      	ldr	r0, [pc, #104]	@ (80012b4 <main+0xc0>)
 800124c:	f009 f9c4 	bl	800a5d8 <xTaskCreate>
  xTaskCreate(Task_Command, "Command", 512, NULL, 4, &hTaskCommand);
 8001250:	4b19      	ldr	r3, [pc, #100]	@ (80012b8 <main+0xc4>)
 8001252:	9301      	str	r3, [sp, #4]
 8001254:	2304      	movs	r3, #4
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	2300      	movs	r3, #0
 800125a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800125e:	4917      	ldr	r1, [pc, #92]	@ (80012bc <main+0xc8>)
 8001260:	4817      	ldr	r0, [pc, #92]	@ (80012c0 <main+0xcc>)
 8001262:	f009 f9b9 	bl	800a5d8 <xTaskCreate>
//  Transmit_Init(0);
  xTaskCreate(TaskSendImage, "TaskSendImage", 1024, NULL, 2, &hTaskSend);
 8001266:	4b17      	ldr	r3, [pc, #92]	@ (80012c4 <main+0xd0>)
 8001268:	9301      	str	r3, [sp, #4]
 800126a:	2302      	movs	r3, #2
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2300      	movs	r3, #0
 8001270:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001274:	4914      	ldr	r1, [pc, #80]	@ (80012c8 <main+0xd4>)
 8001276:	4815      	ldr	r0, [pc, #84]	@ (80012cc <main+0xd8>)
 8001278:	f009 f9ae 	bl	800a5d8 <xTaskCreate>
  xTaskCreate(Task_Receive, "Receive", 1024*5, NULL, 3, &hTaskReceive);   //c th  gim
 800127c:	4b14      	ldr	r3, [pc, #80]	@ (80012d0 <main+0xdc>)
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	2303      	movs	r3, #3
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	2300      	movs	r3, #0
 8001286:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 800128a:	4912      	ldr	r1, [pc, #72]	@ (80012d4 <main+0xe0>)
 800128c:	4812      	ldr	r0, [pc, #72]	@ (80012d8 <main+0xe4>)
 800128e:	f009 f9a3 	bl	800a5d8 <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001292:	f008 fb03 	bl	800989c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001296:	bf00      	nop
 8001298:	e7fd      	b.n	8001296 <main+0xa2>
 800129a:	bf00      	nop
 800129c:	200003a4 	.word	0x200003a4
 80012a0:	200003e4 	.word	0x200003e4
 80012a4:	c0000000 	.word	0xc0000000
 80012a8:	200003f4 	.word	0x200003f4
 80012ac:	20000324 	.word	0x20000324
 80012b0:	0801047c 	.word	0x0801047c
 80012b4:	08001869 	.word	0x08001869
 80012b8:	2000e200 	.word	0x2000e200
 80012bc:	08010488 	.word	0x08010488
 80012c0:	0800ca99 	.word	0x0800ca99
 80012c4:	2000e208 	.word	0x2000e208
 80012c8:	08010490 	.word	0x08010490
 80012cc:	0800cd85 	.word	0x0800cd85
 80012d0:	2000e204 	.word	0x2000e204
 80012d4:	080104a0 	.word	0x080104a0
 80012d8:	0800cb95 	.word	0x0800cb95

080012dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b094      	sub	sp, #80	@ 0x50
 80012e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e2:	f107 0320 	add.w	r3, r7, #32
 80012e6:	2230      	movs	r2, #48	@ 0x30
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f00d f9e5 	bl	800e6ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f0:	f107 030c 	add.w	r3, r7, #12
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001300:	4b28      	ldr	r3, [pc, #160]	@ (80013a4 <SystemClock_Config+0xc8>)
 8001302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001304:	4a27      	ldr	r2, [pc, #156]	@ (80013a4 <SystemClock_Config+0xc8>)
 8001306:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800130a:	6413      	str	r3, [r2, #64]	@ 0x40
 800130c:	4b25      	ldr	r3, [pc, #148]	@ (80013a4 <SystemClock_Config+0xc8>)
 800130e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001310:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001314:	60bb      	str	r3, [r7, #8]
 8001316:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001318:	4b23      	ldr	r3, [pc, #140]	@ (80013a8 <SystemClock_Config+0xcc>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001320:	4a21      	ldr	r2, [pc, #132]	@ (80013a8 <SystemClock_Config+0xcc>)
 8001322:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	4b1f      	ldr	r3, [pc, #124]	@ (80013a8 <SystemClock_Config+0xcc>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001334:	2301      	movs	r3, #1
 8001336:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001338:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800133c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133e:	2302      	movs	r3, #2
 8001340:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001342:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001346:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001348:	230f      	movs	r3, #15
 800134a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 800134c:	2390      	movs	r3, #144	@ 0x90
 800134e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001350:	2302      	movs	r3, #2
 8001352:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001354:	2305      	movs	r3, #5
 8001356:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	4618      	mov	r0, r3
 800135e:	f002 fbcf 	bl	8003b00 <HAL_RCC_OscConfig>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001368:	f000 fa99 	bl	800189e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800136c:	230f      	movs	r3, #15
 800136e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001370:	2302      	movs	r3, #2
 8001372:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001378:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800137c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800137e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001382:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001384:	f107 030c 	add.w	r3, r7, #12
 8001388:	2103      	movs	r1, #3
 800138a:	4618      	mov	r0, r3
 800138c:	f002 fe5c 	bl	8004048 <HAL_RCC_ClockConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001396:	f000 fa82 	bl	800189e <Error_Handler>
  }
}
 800139a:	bf00      	nop
 800139c:	3750      	adds	r7, #80	@ 0x50
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40023800 	.word	0x40023800
 80013a8:	40007000 	.word	0x40007000

080013ac <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80013b0:	4b0d      	ldr	r3, [pc, #52]	@ (80013e8 <MX_CRC_Init+0x3c>)
 80013b2:	4a0e      	ldr	r2, [pc, #56]	@ (80013ec <MX_CRC_Init+0x40>)
 80013b4:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80013b6:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <MX_CRC_Init+0x3c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80013bc:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <MX_CRC_Init+0x3c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80013c2:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <MX_CRC_Init+0x3c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80013c8:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <MX_CRC_Init+0x3c>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80013ce:	4b06      	ldr	r3, [pc, #24]	@ (80013e8 <MX_CRC_Init+0x3c>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80013d4:	4804      	ldr	r0, [pc, #16]	@ (80013e8 <MX_CRC_Init+0x3c>)
 80013d6:	f000 fe37 	bl	8002048 <HAL_CRC_Init>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80013e0:	f000 fa5d 	bl	800189e <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000300 	.word	0x20000300
 80013ec:	40023000 	.word	0x40023000

080013f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013f6:	f107 0310 	add.w	r3, r7, #16
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800140e:	4b1e      	ldr	r3, [pc, #120]	@ (8001488 <MX_TIM3_Init+0x98>)
 8001410:	4a1e      	ldr	r2, [pc, #120]	@ (800148c <MX_TIM3_Init+0x9c>)
 8001412:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8001414:	4b1c      	ldr	r3, [pc, #112]	@ (8001488 <MX_TIM3_Init+0x98>)
 8001416:	f242 720f 	movw	r2, #9999	@ 0x270f
 800141a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141c:	4b1a      	ldr	r3, [pc, #104]	@ (8001488 <MX_TIM3_Init+0x98>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001422:	4b19      	ldr	r3, [pc, #100]	@ (8001488 <MX_TIM3_Init+0x98>)
 8001424:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001428:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142a:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <MX_TIM3_Init+0x98>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001430:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <MX_TIM3_Init+0x98>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001436:	4814      	ldr	r0, [pc, #80]	@ (8001488 <MX_TIM3_Init+0x98>)
 8001438:	f003 fc45 	bl	8004cc6 <HAL_TIM_Base_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001442:	f000 fa2c 	bl	800189e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001446:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800144a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800144c:	f107 0310 	add.w	r3, r7, #16
 8001450:	4619      	mov	r1, r3
 8001452:	480d      	ldr	r0, [pc, #52]	@ (8001488 <MX_TIM3_Init+0x98>)
 8001454:	f003 fcfe 	bl	8004e54 <HAL_TIM_ConfigClockSource>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800145e:	f000 fa1e 	bl	800189e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	4619      	mov	r1, r3
 800146e:	4806      	ldr	r0, [pc, #24]	@ (8001488 <MX_TIM3_Init+0x98>)
 8001470:	f003 fefa 	bl	8005268 <HAL_TIMEx_MasterConfigSynchronization>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800147a:	f000 fa10 	bl	800189e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	3720      	adds	r7, #32
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000324 	.word	0x20000324
 800148c:	40000400 	.word	0x40000400

08001490 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b0ae      	sub	sp, #184	@ 0xb8
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001496:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]
 80014a6:	615a      	str	r2, [r3, #20]
 80014a8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014aa:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]
 80014ba:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014bc:	463b      	mov	r3, r7
 80014be:	2284      	movs	r2, #132	@ 0x84
 80014c0:	2100      	movs	r1, #0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f00d f8f9 	bl	800e6ba <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80014c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80014cc:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80014ce:	2300      	movs	r3, #0
 80014d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014d2:	463b      	mov	r3, r7
 80014d4:	4618      	mov	r0, r3
 80014d6:	f002 ff75 	bl	80043c4 <HAL_RCCEx_PeriphCLKConfig>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_USART6_UART_Init+0x54>
  {
    Error_Handler();
 80014e0:	f000 f9dd 	bl	800189e <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 80014e4:	2020      	movs	r0, #32
 80014e6:	f7ff fe6d 	bl	80011c4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80014ea:	2004      	movs	r0, #4
 80014ec:	f7ff fe52 	bl	8001194 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC7   ------> USART6_RX
  PC6   ------> USART6_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80014f0:	2380      	movs	r3, #128	@ 0x80
 80014f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80014f6:	2302      	movs	r3, #2
 80014f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80014fc:	2303      	movs	r3, #3
 80014fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001508:	2300      	movs	r3, #0
 800150a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800150e:	2308      	movs	r3, #8
 8001510:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001514:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001518:	4619      	mov	r1, r3
 800151a:	4828      	ldr	r0, [pc, #160]	@ (80015bc <MX_USART6_UART_Init+0x12c>)
 800151c:	f004 f939 	bl	8005792 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001520:	2340      	movs	r3, #64	@ 0x40
 8001522:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001526:	2302      	movs	r3, #2
 8001528:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800152c:	2303      	movs	r3, #3
 800152e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001538:	2300      	movs	r3, #0
 800153a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800153e:	2308      	movs	r3, #8
 8001540:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001544:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001548:	4619      	mov	r1, r3
 800154a:	481c      	ldr	r0, [pc, #112]	@ (80015bc <MX_USART6_UART_Init+0x12c>)
 800154c:	f004 f921 	bl	8005792 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8001550:	f7ff fd70 	bl	8001034 <__NVIC_GetPriorityGrouping>
 8001554:	4603      	mov	r3, r0
 8001556:	2200      	movs	r2, #0
 8001558:	2105      	movs	r1, #5
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff fdc0 	bl	80010e0 <NVIC_EncodePriority>
 8001560:	4603      	mov	r3, r0
 8001562:	4619      	mov	r1, r3
 8001564:	2047      	movs	r0, #71	@ 0x47
 8001566:	f7ff fd91 	bl	800108c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 800156a:	2047      	movs	r0, #71	@ 0x47
 800156c:	f7ff fd70 	bl	8001050 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001570:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001574:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001578:	2300      	movs	r3, #0
 800157a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800157e:	2300      	movs	r3, #0
 8001580:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001584:	2300      	movs	r3, #0
 8001586:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800158a:	230c      	movs	r3, #12
 800158c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001590:	2300      	movs	r3, #0
 8001592:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001596:	2300      	movs	r3, #0
 8001598:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  LL_USART_Init(USART6, &USART_InitStruct);
 800159c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015a0:	4619      	mov	r1, r3
 80015a2:	4807      	ldr	r0, [pc, #28]	@ (80015c0 <MX_USART6_UART_Init+0x130>)
 80015a4:	f004 fd40 	bl	8006028 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 80015a8:	4805      	ldr	r0, [pc, #20]	@ (80015c0 <MX_USART6_UART_Init+0x130>)
 80015aa:	f7ff fddc 	bl	8001166 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 80015ae:	4804      	ldr	r0, [pc, #16]	@ (80015c0 <MX_USART6_UART_Init+0x130>)
 80015b0:	f7ff fdc9 	bl	8001146 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80015b4:	bf00      	nop
 80015b6:	37b8      	adds	r7, #184	@ 0xb8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40020800 	.word	0x40020800
 80015c0:	40011400 	.word	0x40011400

080015c4 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08e      	sub	sp, #56	@ 0x38
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */
	const uint32_t RefreshCount = 0x0603; // ti 100MHz
 80015ca:	f240 6303 	movw	r3, #1539	@ 0x603
 80015ce:	637b      	str	r3, [r7, #52]	@ 0x34
  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80015d0:	f107 0318 	add.w	r3, r7, #24
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]
 80015de:	611a      	str	r2, [r3, #16]
 80015e0:	615a      	str	r2, [r3, #20]
 80015e2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80015e4:	4b51      	ldr	r3, [pc, #324]	@ (800172c <MX_FMC_Init+0x168>)
 80015e6:	4a52      	ldr	r2, [pc, #328]	@ (8001730 <MX_FMC_Init+0x16c>)
 80015e8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80015ea:	4b50      	ldr	r3, [pc, #320]	@ (800172c <MX_FMC_Init+0x168>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80015f0:	4b4e      	ldr	r3, [pc, #312]	@ (800172c <MX_FMC_Init+0x168>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80015f6:	4b4d      	ldr	r3, [pc, #308]	@ (800172c <MX_FMC_Init+0x168>)
 80015f8:	2204      	movs	r2, #4
 80015fa:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80015fc:	4b4b      	ldr	r3, [pc, #300]	@ (800172c <MX_FMC_Init+0x168>)
 80015fe:	2210      	movs	r2, #16
 8001600:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001602:	4b4a      	ldr	r3, [pc, #296]	@ (800172c <MX_FMC_Init+0x168>)
 8001604:	2240      	movs	r2, #64	@ 0x40
 8001606:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8001608:	4b48      	ldr	r3, [pc, #288]	@ (800172c <MX_FMC_Init+0x168>)
 800160a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800160e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001610:	4b46      	ldr	r3, [pc, #280]	@ (800172c <MX_FMC_Init+0x168>)
 8001612:	2200      	movs	r2, #0
 8001614:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001616:	4b45      	ldr	r3, [pc, #276]	@ (800172c <MX_FMC_Init+0x168>)
 8001618:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800161c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800161e:	4b43      	ldr	r3, [pc, #268]	@ (800172c <MX_FMC_Init+0x168>)
 8001620:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001624:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8001626:	4b41      	ldr	r3, [pc, #260]	@ (800172c <MX_FMC_Init+0x168>)
 8001628:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800162c:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800162e:	2302      	movs	r3, #2
 8001630:	61bb      	str	r3, [r7, #24]
  SdramTiming.ExitSelfRefreshDelay = 8;
 8001632:	2308      	movs	r3, #8
 8001634:	61fb      	str	r3, [r7, #28]
  SdramTiming.SelfRefreshTime = 6;
 8001636:	2306      	movs	r3, #6
 8001638:	623b      	str	r3, [r7, #32]
  SdramTiming.RowCycleDelay = 7;
 800163a:	2307      	movs	r3, #7
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
  SdramTiming.WriteRecoveryTime = 12;
 800163e:	230c      	movs	r3, #12
 8001640:	62bb      	str	r3, [r7, #40]	@ 0x28
  SdramTiming.RPDelay = 2;
 8001642:	2302      	movs	r3, #2
 8001644:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SdramTiming.RCDDelay = 2;
 8001646:	2302      	movs	r3, #2
 8001648:	633b      	str	r3, [r7, #48]	@ 0x30

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800164a:	f107 0318 	add.w	r3, r7, #24
 800164e:	4619      	mov	r1, r3
 8001650:	4836      	ldr	r0, [pc, #216]	@ (800172c <MX_FMC_Init+0x168>)
 8001652:	f003 faa7 	bl	8004ba4 <HAL_SDRAM_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_FMC_Init+0x9c>
  {
    Error_Handler( );
 800165c:	f000 f91f 	bl	800189e <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  FMC_SDRAM_CommandTypeDef Command = {0};
 8001660:	f107 0308 	add.w	r3, r7, #8
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
  __IO uint32_t tmpmrd = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	607b      	str	r3, [r7, #4]

  /* Khi to SDRAM */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001672:	4b30      	ldr	r3, [pc, #192]	@ (8001734 <MX_FMC_Init+0x170>)
 8001674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001676:	4a2f      	ldr	r2, [pc, #188]	@ (8001734 <MX_FMC_Init+0x170>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6393      	str	r3, [r2, #56]	@ 0x38
 800167e:	4b2d      	ldr	r3, [pc, #180]	@ (8001734 <MX_FMC_Init+0x170>)
 8001680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	603b      	str	r3, [r7, #0]
 8001688:	683b      	ldr	r3, [r7, #0]



  Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 800168a:	2301      	movs	r3, #1
 800168c:	60bb      	str	r3, [r7, #8]
  Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800168e:	2310      	movs	r3, #16
 8001690:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber = 1;
 8001692:	2301      	movs	r3, #1
 8001694:	613b      	str	r3, [r7, #16]
  Command.ModeRegisterDefinition = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800169a:	f107 0308 	add.w	r3, r7, #8
 800169e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016a2:	4619      	mov	r1, r3
 80016a4:	4821      	ldr	r0, [pc, #132]	@ (800172c <MX_FMC_Init+0x168>)
 80016a6:	f003 fab1 	bl	8004c0c <HAL_SDRAM_SendCommand>
  HAL_Delay(1); // Delay 1ms (ti thiu 100s)
 80016aa:	2001      	movs	r0, #1
 80016ac:	f000 fb96 	bl	8001ddc <HAL_Delay>


  Command.CommandMode = FMC_SDRAM_CMD_PALL;
 80016b0:	2302      	movs	r3, #2
 80016b2:	60bb      	str	r3, [r7, #8]
  Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80016b4:	2310      	movs	r3, #16
 80016b6:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber = 1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	613b      	str	r3, [r7, #16]
  Command.ModeRegisterDefinition = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
  HAL_SDRAM_SendCommand(&hsdram1, &Command, 0xFFFF);
 80016c0:	f107 0308 	add.w	r3, r7, #8
 80016c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016c8:	4619      	mov	r1, r3
 80016ca:	4818      	ldr	r0, [pc, #96]	@ (800172c <MX_FMC_Init+0x168>)
 80016cc:	f003 fa9e 	bl	8004c0c <HAL_SDRAM_SendCommand>
  HAL_Delay(1); // i mt thi gian ngn
 80016d0:	2001      	movs	r0, #1
 80016d2:	f000 fb83 	bl	8001ddc <HAL_Delay>



  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80016d6:	2303      	movs	r3, #3
 80016d8:	60bb      	str	r3, [r7, #8]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80016da:	2310      	movs	r3, #16
 80016dc:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber      = 8;
 80016de:	2308      	movs	r3, #8
 80016e0:	613b      	str	r3, [r7, #16]
  Command.ModeRegisterDefinition = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	617b      	str	r3, [r7, #20]
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ee:	4619      	mov	r1, r3
 80016f0:	480e      	ldr	r0, [pc, #56]	@ (800172c <MX_FMC_Init+0x168>)
 80016f2:	f003 fa8b 	bl	8004c0c <HAL_SDRAM_SendCommand>

  // Bc 4: Gi lnh Mode Register Set (MRS)
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80016f6:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80016fa:	607b      	str	r3, [r7, #4]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80016fc:	2304      	movs	r3, #4
 80016fe:	60bb      	str	r3, [r7, #8]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001700:	2310      	movs	r3, #16
 8001702:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber      = 1;
 8001704:	2301      	movs	r3, #1
 8001706:	613b      	str	r3, [r7, #16]
  Command.ModeRegisterDefinition = tmpmrd;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	617b      	str	r3, [r7, #20]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800170c:	f107 0308 	add.w	r3, r7, #8
 8001710:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001714:	4619      	mov	r1, r3
 8001716:	4805      	ldr	r0, [pc, #20]	@ (800172c <MX_FMC_Init+0x168>)
 8001718:	f003 fa78 	bl	8004c0c <HAL_SDRAM_SendCommand>

  // Bc 5: Cu hnh tn s refresh
  HAL_SDRAM_ProgramRefreshRate(&hsdram1, RefreshCount);
 800171c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800171e:	4803      	ldr	r0, [pc, #12]	@ (800172c <MX_FMC_Init+0x168>)
 8001720:	f003 faa9 	bl	8004c76 <HAL_SDRAM_ProgramRefreshRate>

  /* USER CODE END FMC_Init 2 */
}
 8001724:	bf00      	nop
 8001726:	3738      	adds	r7, #56	@ 0x38
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000370 	.word	0x20000370
 8001730:	a0000140 	.word	0xa0000140
 8001734:	40023800 	.word	0x40023800

08001738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08e      	sub	sp, #56	@ 0x38
 800173c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	4b43      	ldr	r3, [pc, #268]	@ (800185c <MX_GPIO_Init+0x124>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	4a42      	ldr	r2, [pc, #264]	@ (800185c <MX_GPIO_Init+0x124>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6313      	str	r3, [r2, #48]	@ 0x30
 800175a:	4b40      	ldr	r3, [pc, #256]	@ (800185c <MX_GPIO_Init+0x124>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	623b      	str	r3, [r7, #32]
 8001764:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001766:	4b3d      	ldr	r3, [pc, #244]	@ (800185c <MX_GPIO_Init+0x124>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	4a3c      	ldr	r2, [pc, #240]	@ (800185c <MX_GPIO_Init+0x124>)
 800176c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001770:	6313      	str	r3, [r2, #48]	@ 0x30
 8001772:	4b3a      	ldr	r3, [pc, #232]	@ (800185c <MX_GPIO_Init+0x124>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800177a:	61fb      	str	r3, [r7, #28]
 800177c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800177e:	4b37      	ldr	r3, [pc, #220]	@ (800185c <MX_GPIO_Init+0x124>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	4a36      	ldr	r2, [pc, #216]	@ (800185c <MX_GPIO_Init+0x124>)
 8001784:	f043 0308 	orr.w	r3, r3, #8
 8001788:	6313      	str	r3, [r2, #48]	@ 0x30
 800178a:	4b34      	ldr	r3, [pc, #208]	@ (800185c <MX_GPIO_Init+0x124>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	f003 0308 	and.w	r3, r3, #8
 8001792:	61bb      	str	r3, [r7, #24]
 8001794:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001796:	4b31      	ldr	r3, [pc, #196]	@ (800185c <MX_GPIO_Init+0x124>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	4a30      	ldr	r2, [pc, #192]	@ (800185c <MX_GPIO_Init+0x124>)
 800179c:	f043 0320 	orr.w	r3, r3, #32
 80017a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a2:	4b2e      	ldr	r3, [pc, #184]	@ (800185c <MX_GPIO_Init+0x124>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	f003 0320 	and.w	r3, r3, #32
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80017ae:	4b2b      	ldr	r3, [pc, #172]	@ (800185c <MX_GPIO_Init+0x124>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	4a2a      	ldr	r2, [pc, #168]	@ (800185c <MX_GPIO_Init+0x124>)
 80017b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ba:	4b28      	ldr	r3, [pc, #160]	@ (800185c <MX_GPIO_Init+0x124>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017c6:	4b25      	ldr	r3, [pc, #148]	@ (800185c <MX_GPIO_Init+0x124>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	4a24      	ldr	r2, [pc, #144]	@ (800185c <MX_GPIO_Init+0x124>)
 80017cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d2:	4b22      	ldr	r3, [pc, #136]	@ (800185c <MX_GPIO_Init+0x124>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017de:	4b1f      	ldr	r3, [pc, #124]	@ (800185c <MX_GPIO_Init+0x124>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	4a1e      	ldr	r2, [pc, #120]	@ (800185c <MX_GPIO_Init+0x124>)
 80017e4:	f043 0304 	orr.w	r3, r3, #4
 80017e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ea:	4b1c      	ldr	r3, [pc, #112]	@ (800185c <MX_GPIO_Init+0x124>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	f003 0304 	and.w	r3, r3, #4
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017f6:	4b19      	ldr	r3, [pc, #100]	@ (800185c <MX_GPIO_Init+0x124>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	4a18      	ldr	r2, [pc, #96]	@ (800185c <MX_GPIO_Init+0x124>)
 80017fc:	f043 0310 	orr.w	r3, r3, #16
 8001800:	6313      	str	r3, [r2, #48]	@ 0x30
 8001802:	4b16      	ldr	r3, [pc, #88]	@ (800185c <MX_GPIO_Init+0x124>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	f003 0310 	and.w	r3, r3, #16
 800180a:	607b      	str	r3, [r7, #4]
 800180c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 800180e:	2200      	movs	r2, #0
 8001810:	2102      	movs	r1, #2
 8001812:	4813      	ldr	r0, [pc, #76]	@ (8001860 <MX_GPIO_Init+0x128>)
 8001814:	f000 feb6 	bl	8002584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001818:	2302      	movs	r3, #2
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181c:	2301      	movs	r3, #1
 800181e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001824:	2300      	movs	r3, #0
 8001826:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001828:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800182c:	4619      	mov	r1, r3
 800182e:	480c      	ldr	r0, [pc, #48]	@ (8001860 <MX_GPIO_Init+0x128>)
 8001830:	f000 fcfc 	bl	800222c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001834:	2304      	movs	r3, #4
 8001836:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001838:	2302      	movs	r3, #2
 800183a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001840:	2303      	movs	r3, #3
 8001842:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001844:	230a      	movs	r3, #10
 8001846:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001848:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800184c:	4619      	mov	r1, r3
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <MX_GPIO_Init+0x12c>)
 8001850:	f000 fcec 	bl	800222c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001854:	bf00      	nop
 8001856:	3738      	adds	r7, #56	@ 0x38
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40023800 	.word	0x40023800
 8001860:	40022000 	.word	0x40022000
 8001864:	40020800 	.word	0x40020800

08001868 <TaskBlinkLED>:

/* USER CODE BEGIN 4 */

void TaskBlinkLED(void *pvParameters)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
    while (1)
    {
//    	Timer_Start_Counter();
    	HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
 8001870:	2102      	movs	r1, #2
 8001872:	4804      	ldr	r0, [pc, #16]	@ (8001884 <TaskBlinkLED+0x1c>)
 8001874:	f000 fe9f 	bl	80025b6 <HAL_GPIO_TogglePin>
//    	uart_ring_buffer_put("LED Toggle\n", 11);
        vTaskDelay(pdMS_TO_TICKS(500));
 8001878:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800187c:	f009 f80c 	bl	800a898 <vTaskDelay>
    	HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
 8001880:	bf00      	nop
 8001882:	e7f5      	b.n	8001870 <TaskBlinkLED+0x8>
 8001884:	40022000 	.word	0x40022000

08001888 <vApplicationStackOverflowHook>:
		vTaskDelay(50);
	}
}

void vApplicationStackOverflowHook (TaskHandle_t xTask, signed char *pcTaskName)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]

}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018a2:	b672      	cpsid	i
}
 80018a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018a6:	bf00      	nop
 80018a8:	e7fd      	b.n	80018a6 <Error_Handler+0x8>
	...

080018ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80018b2:	4b11      	ldr	r3, [pc, #68]	@ (80018f8 <HAL_MspInit+0x4c>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b6:	4a10      	ldr	r2, [pc, #64]	@ (80018f8 <HAL_MspInit+0x4c>)
 80018b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018be:	4b0e      	ldr	r3, [pc, #56]	@ (80018f8 <HAL_MspInit+0x4c>)
 80018c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ca:	4b0b      	ldr	r3, [pc, #44]	@ (80018f8 <HAL_MspInit+0x4c>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ce:	4a0a      	ldr	r2, [pc, #40]	@ (80018f8 <HAL_MspInit+0x4c>)
 80018d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018d6:	4b08      	ldr	r3, [pc, #32]	@ (80018f8 <HAL_MspInit+0x4c>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018de:	603b      	str	r3, [r7, #0]
 80018e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	210f      	movs	r1, #15
 80018e6:	f06f 0001 	mvn.w	r0, #1
 80018ea:	f000 fb76 	bl	8001fda <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40023800 	.word	0x40023800

080018fc <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a0a      	ldr	r2, [pc, #40]	@ (8001934 <HAL_CRC_MspInit+0x38>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d10b      	bne.n	8001926 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800190e:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <HAL_CRC_MspInit+0x3c>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	4a09      	ldr	r2, [pc, #36]	@ (8001938 <HAL_CRC_MspInit+0x3c>)
 8001914:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001918:	6313      	str	r3, [r2, #48]	@ 0x30
 800191a:	4b07      	ldr	r3, [pc, #28]	@ (8001938 <HAL_CRC_MspInit+0x3c>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001926:	bf00      	nop
 8001928:	3714      	adds	r7, #20
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	40023000 	.word	0x40023000
 8001938:	40023800 	.word	0x40023800

0800193c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a0a      	ldr	r2, [pc, #40]	@ (8001974 <HAL_TIM_Base_MspInit+0x38>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d10b      	bne.n	8001966 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800194e:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <HAL_TIM_Base_MspInit+0x3c>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	4a09      	ldr	r2, [pc, #36]	@ (8001978 <HAL_TIM_Base_MspInit+0x3c>)
 8001954:	f043 0302 	orr.w	r3, r3, #2
 8001958:	6413      	str	r3, [r2, #64]	@ 0x40
 800195a:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <HAL_TIM_Base_MspInit+0x3c>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001966:	bf00      	nop
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	40000400 	.word	0x40000400
 8001978:	40023800 	.word	0x40023800

0800197c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001982:	1d3b      	adds	r3, r7, #4
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]
 800198e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001990:	4b3a      	ldr	r3, [pc, #232]	@ (8001a7c <HAL_FMC_MspInit+0x100>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d16d      	bne.n	8001a74 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8001998:	4b38      	ldr	r3, [pc, #224]	@ (8001a7c <HAL_FMC_MspInit+0x100>)
 800199a:	2201      	movs	r2, #1
 800199c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800199e:	4b38      	ldr	r3, [pc, #224]	@ (8001a80 <HAL_FMC_MspInit+0x104>)
 80019a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019a2:	4a37      	ldr	r2, [pc, #220]	@ (8001a80 <HAL_FMC_MspInit+0x104>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6393      	str	r3, [r2, #56]	@ 0x38
 80019aa:	4b35      	ldr	r3, [pc, #212]	@ (8001a80 <HAL_FMC_MspInit+0x104>)
 80019ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	603b      	str	r3, [r7, #0]
 80019b4:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 80019b6:	f248 1333 	movw	r3, #33075	@ 0x8133
 80019ba:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c4:	2303      	movs	r3, #3
 80019c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80019c8:	230c      	movs	r3, #12
 80019ca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019cc:	1d3b      	adds	r3, r7, #4
 80019ce:	4619      	mov	r1, r3
 80019d0:	482c      	ldr	r0, [pc, #176]	@ (8001a84 <HAL_FMC_MspInit+0x108>)
 80019d2:	f000 fc2b 	bl	800222c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 80019d6:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80019da:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019dc:	2302      	movs	r3, #2
 80019de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e4:	2303      	movs	r3, #3
 80019e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80019e8:	230c      	movs	r3, #12
 80019ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019ec:	1d3b      	adds	r3, r7, #4
 80019ee:	4619      	mov	r1, r3
 80019f0:	4825      	ldr	r0, [pc, #148]	@ (8001a88 <HAL_FMC_MspInit+0x10c>)
 80019f2:	f000 fc1b 	bl	800222c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80019f6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80019fa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a08:	230c      	movs	r3, #12
 8001a0a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	4619      	mov	r1, r3
 8001a10:	481e      	ldr	r0, [pc, #120]	@ (8001a8c <HAL_FMC_MspInit+0x110>)
 8001a12:	f000 fc0b 	bl	800222c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 8001a16:	2328      	movs	r3, #40	@ 0x28
 8001a18:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a26:	230c      	movs	r3, #12
 8001a28:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4818      	ldr	r0, [pc, #96]	@ (8001a90 <HAL_FMC_MspInit+0x114>)
 8001a30:	f000 fbfc 	bl	800222c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a34:	2308      	movs	r3, #8
 8001a36:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a40:	2303      	movs	r3, #3
 8001a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a44:	230c      	movs	r3, #12
 8001a46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a48:	1d3b      	adds	r3, r7, #4
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4811      	ldr	r0, [pc, #68]	@ (8001a94 <HAL_FMC_MspInit+0x118>)
 8001a4e:	f000 fbed 	bl	800222c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14
 8001a52:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001a56:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a60:	2303      	movs	r3, #3
 8001a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a64:	230c      	movs	r3, #12
 8001a66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	480a      	ldr	r0, [pc, #40]	@ (8001a98 <HAL_FMC_MspInit+0x11c>)
 8001a6e:	f000 fbdd 	bl	800222c <HAL_GPIO_Init>
 8001a72:	e000      	b.n	8001a76 <HAL_FMC_MspInit+0xfa>
    return;
 8001a74:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000404 	.word	0x20000404
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40021800 	.word	0x40021800
 8001a88:	40020c00 	.word	0x40020c00
 8001a8c:	40021400 	.word	0x40021400
 8001a90:	40021c00 	.word	0x40021c00
 8001a94:	40020800 	.word	0x40020800
 8001a98:	40021000 	.word	0x40021000

08001a9c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001aa4:	f7ff ff6a 	bl	800197c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001aa8:	bf00      	nop
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ab4:	bf00      	nop
 8001ab6:	e7fd      	b.n	8001ab4 <NMI_Handler+0x4>

08001ab8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001abc:	bf00      	nop
 8001abe:	e7fd      	b.n	8001abc <HardFault_Handler+0x4>

08001ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac4:	bf00      	nop
 8001ac6:	e7fd      	b.n	8001ac4 <MemManage_Handler+0x4>

08001ac8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001acc:	bf00      	nop
 8001ace:	e7fd      	b.n	8001acc <BusFault_Handler+0x4>

08001ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <UsageFault_Handler+0x4>

08001ad8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aea:	f000 f957 	bl	8001d9c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001aee:	f009 fc63 	bl	800b3b8 <xTaskGetSchedulerState>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d001      	beq.n	8001afc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001af8:	f00a fa4e 	bl	800bf98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001afc:	bf00      	nop
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001b04:	4802      	ldr	r0, [pc, #8]	@ (8001b10 <OTG_FS_IRQHandler+0x10>)
 8001b06:	f000 fea8 	bl	800285a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	2000f73c 	.word	0x2000f73c

08001b14 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	uart_IRQ_handler();
 8001b18:	f00a fdd2 	bl	800c6c0 <uart_IRQ_handler>
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return 1;
 8001b24:	2301      	movs	r3, #1
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <_kill>:

int _kill(int pid, int sig)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b3a:	f00c fe7f 	bl	800e83c <__errno>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2216      	movs	r2, #22
 8001b42:	601a      	str	r2, [r3, #0]
  return -1;
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <_exit>:

void _exit (int status)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b58:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ffe7 	bl	8001b30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b62:	bf00      	nop
 8001b64:	e7fd      	b.n	8001b62 <_exit+0x12>

08001b66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b086      	sub	sp, #24
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	60f8      	str	r0, [r7, #12]
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	e00a      	b.n	8001b8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b78:	f3af 8000 	nop.w
 8001b7c:	4601      	mov	r1, r0
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	1c5a      	adds	r2, r3, #1
 8001b82:	60ba      	str	r2, [r7, #8]
 8001b84:	b2ca      	uxtb	r2, r1
 8001b86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	dbf0      	blt.n	8001b78 <_read+0x12>
  }

  return len;
 8001b96:	687b      	ldr	r3, [r7, #4]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	e009      	b.n	8001bc6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1c5a      	adds	r2, r3, #1
 8001bb6:	60ba      	str	r2, [r7, #8]
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	617b      	str	r3, [r7, #20]
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	dbf1      	blt.n	8001bb2 <_write+0x12>
  }
  return len;
 8001bce:	687b      	ldr	r3, [r7, #4]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <_close>:

int _close(int file)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001be0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c00:	605a      	str	r2, [r3, #4]
  return 0;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <_isatty>:

int _isatty(int file)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c18:	2301      	movs	r3, #1
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c26:	b480      	push	{r7}
 8001c28:	b085      	sub	sp, #20
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	60f8      	str	r0, [r7, #12]
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c32:	2300      	movs	r3, #0
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c48:	4a14      	ldr	r2, [pc, #80]	@ (8001c9c <_sbrk+0x5c>)
 8001c4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <_sbrk+0x60>)
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c54:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d102      	bne.n	8001c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <_sbrk+0x64>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ca8 <_sbrk+0x68>)
 8001c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c62:	4b10      	ldr	r3, [pc, #64]	@ (8001ca4 <_sbrk+0x64>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d207      	bcs.n	8001c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c70:	f00c fde4 	bl	800e83c <__errno>
 8001c74:	4603      	mov	r3, r0
 8001c76:	220c      	movs	r2, #12
 8001c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7e:	e009      	b.n	8001c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c80:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <_sbrk+0x64>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c86:	4b07      	ldr	r3, [pc, #28]	@ (8001ca4 <_sbrk+0x64>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <_sbrk+0x64>)
 8001c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c92:	68fb      	ldr	r3, [r7, #12]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20050000 	.word	0x20050000
 8001ca0:	00000400 	.word	0x00000400
 8001ca4:	20000408 	.word	0x20000408
 8001ca8:	2000fd68 	.word	0x2000fd68

08001cac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <SystemInit+0x20>)
 8001cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cb6:	4a05      	ldr	r2, [pc, #20]	@ (8001ccc <SystemInit+0x20>)
 8001cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cd4:	f7ff ffea 	bl	8001cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cd8:	480c      	ldr	r0, [pc, #48]	@ (8001d0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cda:	490d      	ldr	r1, [pc, #52]	@ (8001d10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001d14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ce0:	e002      	b.n	8001ce8 <LoopCopyDataInit>

08001ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ce6:	3304      	adds	r3, #4

08001ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cec:	d3f9      	bcc.n	8001ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cee:	4a0a      	ldr	r2, [pc, #40]	@ (8001d18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cf0:	4c0a      	ldr	r4, [pc, #40]	@ (8001d1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf4:	e001      	b.n	8001cfa <LoopFillZerobss>

08001cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cf8:	3204      	adds	r2, #4

08001cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cfc:	d3fb      	bcc.n	8001cf6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001cfe:	f00c fda3 	bl	800e848 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d02:	f7ff fa77 	bl	80011f4 <main>
  bx  lr    
 8001d06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d08:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d10:	200002d8 	.word	0x200002d8
  ldr r2, =_sidata
 8001d14:	080108f4 	.word	0x080108f4
  ldr r2, =_sbss
 8001d18:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 8001d1c:	2000fd68 	.word	0x2000fd68

08001d20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d20:	e7fe      	b.n	8001d20 <ADC_IRQHandler>

08001d22 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d26:	2003      	movs	r0, #3
 8001d28:	f000 f94c 	bl	8001fc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d2c:	200f      	movs	r0, #15
 8001d2e:	f000 f805 	bl	8001d3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d32:	f7ff fdbb 	bl	80018ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d44:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <HAL_InitTick+0x54>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <HAL_InitTick+0x58>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f000 f967 	bl	800202e <HAL_SYSTICK_Config>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e00e      	b.n	8001d88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b0f      	cmp	r3, #15
 8001d6e:	d80a      	bhi.n	8001d86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d70:	2200      	movs	r2, #0
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	f04f 30ff 	mov.w	r0, #4294967295
 8001d78:	f000 f92f 	bl	8001fda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d7c:	4a06      	ldr	r2, [pc, #24]	@ (8001d98 <HAL_InitTick+0x5c>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
 8001d84:	e000      	b.n	8001d88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000000 	.word	0x20000000
 8001d94:	20000008 	.word	0x20000008
 8001d98:	20000004 	.word	0x20000004

08001d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <HAL_IncTick+0x20>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	461a      	mov	r2, r3
 8001da6:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <HAL_IncTick+0x24>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4413      	add	r3, r2
 8001dac:	4a04      	ldr	r2, [pc, #16]	@ (8001dc0 <HAL_IncTick+0x24>)
 8001dae:	6013      	str	r3, [r2, #0]
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	20000008 	.word	0x20000008
 8001dc0:	2000040c 	.word	0x2000040c

08001dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dc8:	4b03      	ldr	r3, [pc, #12]	@ (8001dd8 <HAL_GetTick+0x14>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	2000040c 	.word	0x2000040c

08001ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de4:	f7ff ffee 	bl	8001dc4 <HAL_GetTick>
 8001de8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df4:	d005      	beq.n	8001e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001df6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e20 <HAL_Delay+0x44>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4413      	add	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e02:	bf00      	nop
 8001e04:	f7ff ffde 	bl	8001dc4 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d8f7      	bhi.n	8001e04 <HAL_Delay+0x28>
  {
  }
}
 8001e14:	bf00      	nop
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000008 	.word	0x20000008

08001e24 <__NVIC_SetPriorityGrouping>:
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <__NVIC_SetPriorityGrouping+0x40>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e3a:	68ba      	ldr	r2, [r7, #8]
 8001e3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e40:	4013      	ands	r3, r2
 8001e42:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001e4c:	4b06      	ldr	r3, [pc, #24]	@ (8001e68 <__NVIC_SetPriorityGrouping+0x44>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e52:	4a04      	ldr	r2, [pc, #16]	@ (8001e64 <__NVIC_SetPriorityGrouping+0x40>)
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	60d3      	str	r3, [r2, #12]
}
 8001e58:	bf00      	nop
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr
 8001e64:	e000ed00 	.word	0xe000ed00
 8001e68:	05fa0000 	.word	0x05fa0000

08001e6c <__NVIC_GetPriorityGrouping>:
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e70:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <__NVIC_GetPriorityGrouping+0x18>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	f003 0307 	and.w	r3, r3, #7
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_EnableIRQ>:
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	db0b      	blt.n	8001eb2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	f003 021f 	and.w	r2, r3, #31
 8001ea0:	4907      	ldr	r1, [pc, #28]	@ (8001ec0 <__NVIC_EnableIRQ+0x38>)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	095b      	lsrs	r3, r3, #5
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8001eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	e000e100 	.word	0xe000e100

08001ec4 <__NVIC_SetPriority>:
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	6039      	str	r1, [r7, #0]
 8001ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	db0a      	blt.n	8001eee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	490c      	ldr	r1, [pc, #48]	@ (8001f10 <__NVIC_SetPriority+0x4c>)
 8001ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee2:	0112      	lsls	r2, r2, #4
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	440b      	add	r3, r1
 8001ee8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001eec:	e00a      	b.n	8001f04 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	b2da      	uxtb	r2, r3
 8001ef2:	4908      	ldr	r1, [pc, #32]	@ (8001f14 <__NVIC_SetPriority+0x50>)
 8001ef4:	79fb      	ldrb	r3, [r7, #7]
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	3b04      	subs	r3, #4
 8001efc:	0112      	lsls	r2, r2, #4
 8001efe:	b2d2      	uxtb	r2, r2
 8001f00:	440b      	add	r3, r1
 8001f02:	761a      	strb	r2, [r3, #24]
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	e000e100 	.word	0xe000e100
 8001f14:	e000ed00 	.word	0xe000ed00

08001f18 <NVIC_EncodePriority>:
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b089      	sub	sp, #36	@ 0x24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	f1c3 0307 	rsb	r3, r3, #7
 8001f32:	2b04      	cmp	r3, #4
 8001f34:	bf28      	it	cs
 8001f36:	2304      	movcs	r3, #4
 8001f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	2b06      	cmp	r3, #6
 8001f40:	d902      	bls.n	8001f48 <NVIC_EncodePriority+0x30>
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	3b03      	subs	r3, #3
 8001f46:	e000      	b.n	8001f4a <NVIC_EncodePriority+0x32>
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	43da      	mvns	r2, r3
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	401a      	ands	r2, r3
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f60:	f04f 31ff 	mov.w	r1, #4294967295
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6a:	43d9      	mvns	r1, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f70:	4313      	orrs	r3, r2
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3724      	adds	r7, #36	@ 0x24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
	...

08001f80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f90:	d301      	bcc.n	8001f96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f92:	2301      	movs	r3, #1
 8001f94:	e00f      	b.n	8001fb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f96:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc0 <SysTick_Config+0x40>)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f9e:	210f      	movs	r1, #15
 8001fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa4:	f7ff ff8e 	bl	8001ec4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fa8:	4b05      	ldr	r3, [pc, #20]	@ (8001fc0 <SysTick_Config+0x40>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fae:	4b04      	ldr	r3, [pc, #16]	@ (8001fc0 <SysTick_Config+0x40>)
 8001fb0:	2207      	movs	r2, #7
 8001fb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	e000e010 	.word	0xe000e010

08001fc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f7ff ff29 	bl	8001e24 <__NVIC_SetPriorityGrouping>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b086      	sub	sp, #24
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	60b9      	str	r1, [r7, #8]
 8001fe4:	607a      	str	r2, [r7, #4]
 8001fe6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fec:	f7ff ff3e 	bl	8001e6c <__NVIC_GetPriorityGrouping>
 8001ff0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	68b9      	ldr	r1, [r7, #8]
 8001ff6:	6978      	ldr	r0, [r7, #20]
 8001ff8:	f7ff ff8e 	bl	8001f18 <NVIC_EncodePriority>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002002:	4611      	mov	r1, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff ff5d 	bl	8001ec4 <__NVIC_SetPriority>
}
 800200a:	bf00      	nop
 800200c:	3718      	adds	r7, #24
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b082      	sub	sp, #8
 8002016:	af00      	add	r7, sp, #0
 8002018:	4603      	mov	r3, r0
 800201a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800201c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff31 	bl	8001e88 <__NVIC_EnableIRQ>
}
 8002026:	bf00      	nop
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7ff ffa2 	bl	8001f80 <SysTick_Config>
 800203c:	4603      	mov	r3, r0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e054      	b.n	8002104 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	7f5b      	ldrb	r3, [r3, #29]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	d105      	bne.n	8002070 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff fc46 	bl	80018fc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2202      	movs	r2, #2
 8002074:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	791b      	ldrb	r3, [r3, #4]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d10c      	bne.n	8002098 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a22      	ldr	r2, [pc, #136]	@ (800210c <HAL_CRC_Init+0xc4>)
 8002084:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 0218 	bic.w	r2, r2, #24
 8002094:	609a      	str	r2, [r3, #8]
 8002096:	e00c      	b.n	80020b2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6899      	ldr	r1, [r3, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	461a      	mov	r2, r3
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f000 f834 	bl	8002110 <HAL_CRCEx_Polynomial_Set>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e028      	b.n	8002104 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	795b      	ldrb	r3, [r3, #5]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d105      	bne.n	80020c6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f04f 32ff 	mov.w	r2, #4294967295
 80020c2:	611a      	str	r2, [r3, #16]
 80020c4:	e004      	b.n	80020d0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	6912      	ldr	r2, [r2, #16]
 80020ce:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	695a      	ldr	r2, [r3, #20]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	699a      	ldr	r2, [r3, #24]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	430a      	orrs	r2, r1
 80020fa:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	04c11db7 	.word	0x04c11db7

08002110 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002110:	b480      	push	{r7}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800211c:	2300      	movs	r3, #0
 800211e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002120:	231f      	movs	r3, #31
 8002122:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b00      	cmp	r3, #0
 800212c:	d102      	bne.n	8002134 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	75fb      	strb	r3, [r7, #23]
 8002132:	e063      	b.n	80021fc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002134:	bf00      	nop
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1e5a      	subs	r2, r3, #1
 800213a:	613a      	str	r2, [r7, #16]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d009      	beq.n	8002154 <HAL_CRCEx_Polynomial_Set+0x44>
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	f003 031f 	and.w	r3, r3, #31
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	fa22 f303 	lsr.w	r3, r2, r3
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0f0      	beq.n	8002136 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b18      	cmp	r3, #24
 8002158:	d846      	bhi.n	80021e8 <HAL_CRCEx_Polynomial_Set+0xd8>
 800215a:	a201      	add	r2, pc, #4	@ (adr r2, 8002160 <HAL_CRCEx_Polynomial_Set+0x50>)
 800215c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002160:	080021ef 	.word	0x080021ef
 8002164:	080021e9 	.word	0x080021e9
 8002168:	080021e9 	.word	0x080021e9
 800216c:	080021e9 	.word	0x080021e9
 8002170:	080021e9 	.word	0x080021e9
 8002174:	080021e9 	.word	0x080021e9
 8002178:	080021e9 	.word	0x080021e9
 800217c:	080021e9 	.word	0x080021e9
 8002180:	080021dd 	.word	0x080021dd
 8002184:	080021e9 	.word	0x080021e9
 8002188:	080021e9 	.word	0x080021e9
 800218c:	080021e9 	.word	0x080021e9
 8002190:	080021e9 	.word	0x080021e9
 8002194:	080021e9 	.word	0x080021e9
 8002198:	080021e9 	.word	0x080021e9
 800219c:	080021e9 	.word	0x080021e9
 80021a0:	080021d1 	.word	0x080021d1
 80021a4:	080021e9 	.word	0x080021e9
 80021a8:	080021e9 	.word	0x080021e9
 80021ac:	080021e9 	.word	0x080021e9
 80021b0:	080021e9 	.word	0x080021e9
 80021b4:	080021e9 	.word	0x080021e9
 80021b8:	080021e9 	.word	0x080021e9
 80021bc:	080021e9 	.word	0x080021e9
 80021c0:	080021c5 	.word	0x080021c5
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	2b06      	cmp	r3, #6
 80021c8:	d913      	bls.n	80021f2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80021ce:	e010      	b.n	80021f2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	2b07      	cmp	r3, #7
 80021d4:	d90f      	bls.n	80021f6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80021da:	e00c      	b.n	80021f6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	2b0f      	cmp	r3, #15
 80021e0:	d90b      	bls.n	80021fa <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80021e6:	e008      	b.n	80021fa <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	75fb      	strb	r3, [r7, #23]
        break;
 80021ec:	e006      	b.n	80021fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80021ee:	bf00      	nop
 80021f0:	e004      	b.n	80021fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80021f2:	bf00      	nop
 80021f4:	e002      	b.n	80021fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80021f6:	bf00      	nop
 80021f8:	e000      	b.n	80021fc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80021fa:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80021fc:	7dfb      	ldrb	r3, [r7, #23]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d10d      	bne.n	800221e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68ba      	ldr	r2, [r7, #8]
 8002208:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f023 0118 	bic.w	r1, r3, #24
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	430a      	orrs	r2, r1
 800221c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800221e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002220:	4618      	mov	r0, r3
 8002222:	371c      	adds	r7, #28
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800222c:	b480      	push	{r7}
 800222e:	b089      	sub	sp, #36	@ 0x24
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002236:	2300      	movs	r3, #0
 8002238:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800223e:	2300      	movs	r3, #0
 8002240:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002242:	2300      	movs	r3, #0
 8002244:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
 800224a:	e175      	b.n	8002538 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800224c:	2201      	movs	r2, #1
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	4013      	ands	r3, r2
 800225e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	429a      	cmp	r2, r3
 8002266:	f040 8164 	bne.w	8002532 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f003 0303 	and.w	r3, r3, #3
 8002272:	2b01      	cmp	r3, #1
 8002274:	d005      	beq.n	8002282 <HAL_GPIO_Init+0x56>
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f003 0303 	and.w	r3, r3, #3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d130      	bne.n	80022e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	2203      	movs	r2, #3
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	4013      	ands	r3, r2
 8002298:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	68da      	ldr	r2, [r3, #12]
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022b8:	2201      	movs	r2, #1
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4013      	ands	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	091b      	lsrs	r3, r3, #4
 80022ce:	f003 0201 	and.w	r2, r3, #1
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	4313      	orrs	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f003 0303 	and.w	r3, r3, #3
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	d017      	beq.n	8002320 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	2203      	movs	r2, #3
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	43db      	mvns	r3, r3
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4013      	ands	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	689a      	ldr	r2, [r3, #8]
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f003 0303 	and.w	r3, r3, #3
 8002328:	2b02      	cmp	r3, #2
 800232a:	d123      	bne.n	8002374 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	08da      	lsrs	r2, r3, #3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3208      	adds	r2, #8
 8002334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002338:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	f003 0307 	and.w	r3, r3, #7
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	220f      	movs	r2, #15
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	4013      	ands	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	691a      	ldr	r2, [r3, #16]
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	08da      	lsrs	r2, r3, #3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	3208      	adds	r2, #8
 800236e:	69b9      	ldr	r1, [r7, #24]
 8002370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	2203      	movs	r2, #3
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 0203 	and.w	r2, r3, #3
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	f000 80be 	beq.w	8002532 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b6:	4b66      	ldr	r3, [pc, #408]	@ (8002550 <HAL_GPIO_Init+0x324>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ba:	4a65      	ldr	r2, [pc, #404]	@ (8002550 <HAL_GPIO_Init+0x324>)
 80023bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023c2:	4b63      	ldr	r3, [pc, #396]	@ (8002550 <HAL_GPIO_Init+0x324>)
 80023c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80023ce:	4a61      	ldr	r2, [pc, #388]	@ (8002554 <HAL_GPIO_Init+0x328>)
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	089b      	lsrs	r3, r3, #2
 80023d4:	3302      	adds	r3, #2
 80023d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	f003 0303 	and.w	r3, r3, #3
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	220f      	movs	r2, #15
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43db      	mvns	r3, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a58      	ldr	r2, [pc, #352]	@ (8002558 <HAL_GPIO_Init+0x32c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d037      	beq.n	800246a <HAL_GPIO_Init+0x23e>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a57      	ldr	r2, [pc, #348]	@ (800255c <HAL_GPIO_Init+0x330>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d031      	beq.n	8002466 <HAL_GPIO_Init+0x23a>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a56      	ldr	r2, [pc, #344]	@ (8002560 <HAL_GPIO_Init+0x334>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d02b      	beq.n	8002462 <HAL_GPIO_Init+0x236>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a55      	ldr	r2, [pc, #340]	@ (8002564 <HAL_GPIO_Init+0x338>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d025      	beq.n	800245e <HAL_GPIO_Init+0x232>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a54      	ldr	r2, [pc, #336]	@ (8002568 <HAL_GPIO_Init+0x33c>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d01f      	beq.n	800245a <HAL_GPIO_Init+0x22e>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a53      	ldr	r2, [pc, #332]	@ (800256c <HAL_GPIO_Init+0x340>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d019      	beq.n	8002456 <HAL_GPIO_Init+0x22a>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a52      	ldr	r2, [pc, #328]	@ (8002570 <HAL_GPIO_Init+0x344>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d013      	beq.n	8002452 <HAL_GPIO_Init+0x226>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a51      	ldr	r2, [pc, #324]	@ (8002574 <HAL_GPIO_Init+0x348>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d00d      	beq.n	800244e <HAL_GPIO_Init+0x222>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a50      	ldr	r2, [pc, #320]	@ (8002578 <HAL_GPIO_Init+0x34c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d007      	beq.n	800244a <HAL_GPIO_Init+0x21e>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a4f      	ldr	r2, [pc, #316]	@ (800257c <HAL_GPIO_Init+0x350>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d101      	bne.n	8002446 <HAL_GPIO_Init+0x21a>
 8002442:	2309      	movs	r3, #9
 8002444:	e012      	b.n	800246c <HAL_GPIO_Init+0x240>
 8002446:	230a      	movs	r3, #10
 8002448:	e010      	b.n	800246c <HAL_GPIO_Init+0x240>
 800244a:	2308      	movs	r3, #8
 800244c:	e00e      	b.n	800246c <HAL_GPIO_Init+0x240>
 800244e:	2307      	movs	r3, #7
 8002450:	e00c      	b.n	800246c <HAL_GPIO_Init+0x240>
 8002452:	2306      	movs	r3, #6
 8002454:	e00a      	b.n	800246c <HAL_GPIO_Init+0x240>
 8002456:	2305      	movs	r3, #5
 8002458:	e008      	b.n	800246c <HAL_GPIO_Init+0x240>
 800245a:	2304      	movs	r3, #4
 800245c:	e006      	b.n	800246c <HAL_GPIO_Init+0x240>
 800245e:	2303      	movs	r3, #3
 8002460:	e004      	b.n	800246c <HAL_GPIO_Init+0x240>
 8002462:	2302      	movs	r3, #2
 8002464:	e002      	b.n	800246c <HAL_GPIO_Init+0x240>
 8002466:	2301      	movs	r3, #1
 8002468:	e000      	b.n	800246c <HAL_GPIO_Init+0x240>
 800246a:	2300      	movs	r3, #0
 800246c:	69fa      	ldr	r2, [r7, #28]
 800246e:	f002 0203 	and.w	r2, r2, #3
 8002472:	0092      	lsls	r2, r2, #2
 8002474:	4093      	lsls	r3, r2
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800247c:	4935      	ldr	r1, [pc, #212]	@ (8002554 <HAL_GPIO_Init+0x328>)
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	089b      	lsrs	r3, r3, #2
 8002482:	3302      	adds	r3, #2
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800248a:	4b3d      	ldr	r3, [pc, #244]	@ (8002580 <HAL_GPIO_Init+0x354>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	43db      	mvns	r3, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4013      	ands	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ae:	4a34      	ldr	r2, [pc, #208]	@ (8002580 <HAL_GPIO_Init+0x354>)
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024b4:	4b32      	ldr	r3, [pc, #200]	@ (8002580 <HAL_GPIO_Init+0x354>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	43db      	mvns	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d003      	beq.n	80024d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024d8:	4a29      	ldr	r2, [pc, #164]	@ (8002580 <HAL_GPIO_Init+0x354>)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024de:	4b28      	ldr	r3, [pc, #160]	@ (8002580 <HAL_GPIO_Init+0x354>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	43db      	mvns	r3, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4013      	ands	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	4313      	orrs	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002502:	4a1f      	ldr	r2, [pc, #124]	@ (8002580 <HAL_GPIO_Init+0x354>)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002508:	4b1d      	ldr	r3, [pc, #116]	@ (8002580 <HAL_GPIO_Init+0x354>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d003      	beq.n	800252c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800252c:	4a14      	ldr	r2, [pc, #80]	@ (8002580 <HAL_GPIO_Init+0x354>)
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	3301      	adds	r3, #1
 8002536:	61fb      	str	r3, [r7, #28]
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	2b0f      	cmp	r3, #15
 800253c:	f67f ae86 	bls.w	800224c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002540:	bf00      	nop
 8002542:	bf00      	nop
 8002544:	3724      	adds	r7, #36	@ 0x24
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40023800 	.word	0x40023800
 8002554:	40013800 	.word	0x40013800
 8002558:	40020000 	.word	0x40020000
 800255c:	40020400 	.word	0x40020400
 8002560:	40020800 	.word	0x40020800
 8002564:	40020c00 	.word	0x40020c00
 8002568:	40021000 	.word	0x40021000
 800256c:	40021400 	.word	0x40021400
 8002570:	40021800 	.word	0x40021800
 8002574:	40021c00 	.word	0x40021c00
 8002578:	40022000 	.word	0x40022000
 800257c:	40022400 	.word	0x40022400
 8002580:	40013c00 	.word	0x40013c00

08002584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	807b      	strh	r3, [r7, #2]
 8002590:	4613      	mov	r3, r2
 8002592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002594:	787b      	ldrb	r3, [r7, #1]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800259a:	887a      	ldrh	r2, [r7, #2]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80025a0:	e003      	b.n	80025aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80025a2:	887b      	ldrh	r3, [r7, #2]
 80025a4:	041a      	lsls	r2, r3, #16
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	619a      	str	r2, [r3, #24]
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b085      	sub	sp, #20
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
 80025be:	460b      	mov	r3, r1
 80025c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025c8:	887a      	ldrh	r2, [r7, #2]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	4013      	ands	r3, r2
 80025ce:	041a      	lsls	r2, r3, #16
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	43d9      	mvns	r1, r3
 80025d4:	887b      	ldrh	r3, [r7, #2]
 80025d6:	400b      	ands	r3, r1
 80025d8:	431a      	orrs	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	619a      	str	r2, [r3, #24]
}
 80025de:	bf00      	nop
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr

080025ea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b086      	sub	sp, #24
 80025ee:	af02      	add	r7, sp, #8
 80025f0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e108      	b.n	800280e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d106      	bne.n	800261c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f00a fec8 	bl	800d3ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2203      	movs	r2, #3
 8002620:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800262a:	d102      	bne.n	8002632 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4618      	mov	r0, r3
 8002638:	f003 fea3 	bl	8006382 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6818      	ldr	r0, [r3, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7c1a      	ldrb	r2, [r3, #16]
 8002644:	f88d 2000 	strb.w	r2, [sp]
 8002648:	3304      	adds	r3, #4
 800264a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800264c:	f003 fd8c 	bl	8006168 <USB_CoreInit>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d005      	beq.n	8002662 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2202      	movs	r2, #2
 800265a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e0d5      	b.n	800280e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2100      	movs	r1, #0
 8002668:	4618      	mov	r0, r3
 800266a:	f003 fe9b 	bl	80063a4 <USB_SetCurrentMode>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d005      	beq.n	8002680 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2202      	movs	r2, #2
 8002678:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e0c6      	b.n	800280e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002680:	2300      	movs	r3, #0
 8002682:	73fb      	strb	r3, [r7, #15]
 8002684:	e04a      	b.n	800271c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002686:	7bfa      	ldrb	r2, [r7, #15]
 8002688:	6879      	ldr	r1, [r7, #4]
 800268a:	4613      	mov	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	4413      	add	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	440b      	add	r3, r1
 8002694:	3315      	adds	r3, #21
 8002696:	2201      	movs	r2, #1
 8002698:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800269a:	7bfa      	ldrb	r2, [r7, #15]
 800269c:	6879      	ldr	r1, [r7, #4]
 800269e:	4613      	mov	r3, r2
 80026a0:	00db      	lsls	r3, r3, #3
 80026a2:	4413      	add	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	440b      	add	r3, r1
 80026a8:	3314      	adds	r3, #20
 80026aa:	7bfa      	ldrb	r2, [r7, #15]
 80026ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80026ae:	7bfa      	ldrb	r2, [r7, #15]
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
 80026b2:	b298      	uxth	r0, r3
 80026b4:	6879      	ldr	r1, [r7, #4]
 80026b6:	4613      	mov	r3, r2
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	4413      	add	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	440b      	add	r3, r1
 80026c0:	332e      	adds	r3, #46	@ 0x2e
 80026c2:	4602      	mov	r2, r0
 80026c4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80026c6:	7bfa      	ldrb	r2, [r7, #15]
 80026c8:	6879      	ldr	r1, [r7, #4]
 80026ca:	4613      	mov	r3, r2
 80026cc:	00db      	lsls	r3, r3, #3
 80026ce:	4413      	add	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	440b      	add	r3, r1
 80026d4:	3318      	adds	r3, #24
 80026d6:	2200      	movs	r2, #0
 80026d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80026da:	7bfa      	ldrb	r2, [r7, #15]
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	00db      	lsls	r3, r3, #3
 80026e2:	4413      	add	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	440b      	add	r3, r1
 80026e8:	331c      	adds	r3, #28
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80026ee:	7bfa      	ldrb	r2, [r7, #15]
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	4613      	mov	r3, r2
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	4413      	add	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	440b      	add	r3, r1
 80026fc:	3320      	adds	r3, #32
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002702:	7bfa      	ldrb	r2, [r7, #15]
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	4613      	mov	r3, r2
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	4413      	add	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	3324      	adds	r3, #36	@ 0x24
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	3301      	adds	r3, #1
 800271a:	73fb      	strb	r3, [r7, #15]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	791b      	ldrb	r3, [r3, #4]
 8002720:	7bfa      	ldrb	r2, [r7, #15]
 8002722:	429a      	cmp	r2, r3
 8002724:	d3af      	bcc.n	8002686 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002726:	2300      	movs	r3, #0
 8002728:	73fb      	strb	r3, [r7, #15]
 800272a:	e044      	b.n	80027b6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800272c:	7bfa      	ldrb	r2, [r7, #15]
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4413      	add	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800273e:	2200      	movs	r2, #0
 8002740:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002742:	7bfa      	ldrb	r2, [r7, #15]
 8002744:	6879      	ldr	r1, [r7, #4]
 8002746:	4613      	mov	r3, r2
 8002748:	00db      	lsls	r3, r3, #3
 800274a:	4413      	add	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	440b      	add	r3, r1
 8002750:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002754:	7bfa      	ldrb	r2, [r7, #15]
 8002756:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002758:	7bfa      	ldrb	r2, [r7, #15]
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	4413      	add	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800276a:	2200      	movs	r2, #0
 800276c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800276e:	7bfa      	ldrb	r2, [r7, #15]
 8002770:	6879      	ldr	r1, [r7, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	440b      	add	r3, r1
 800277c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002784:	7bfa      	ldrb	r2, [r7, #15]
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4413      	add	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800279a:	7bfa      	ldrb	r2, [r7, #15]
 800279c:	6879      	ldr	r1, [r7, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	00db      	lsls	r3, r3, #3
 80027a2:	4413      	add	r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	440b      	add	r3, r1
 80027a8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027b0:	7bfb      	ldrb	r3, [r7, #15]
 80027b2:	3301      	adds	r3, #1
 80027b4:	73fb      	strb	r3, [r7, #15]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	791b      	ldrb	r3, [r3, #4]
 80027ba:	7bfa      	ldrb	r2, [r7, #15]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d3b5      	bcc.n	800272c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6818      	ldr	r0, [r3, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	7c1a      	ldrb	r2, [r3, #16]
 80027c8:	f88d 2000 	strb.w	r2, [sp]
 80027cc:	3304      	adds	r3, #4
 80027ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027d0:	f003 fe34 	bl	800643c <USB_DevInit>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d005      	beq.n	80027e6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2202      	movs	r2, #2
 80027de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e013      	b.n	800280e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	7b1b      	ldrb	r3, [r3, #12]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d102      	bne.n	8002802 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f001 f95b 	bl	8003ab8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f004 fe77 	bl	80074fa <USB_DevDisconnect>

  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_PCD_Start+0x16>
 8002828:	2302      	movs	r3, #2
 800282a:	e012      	b.n	8002852 <HAL_PCD_Start+0x3c>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f003 fd91 	bl	8006360 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f004 fe38 	bl	80074b8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800285a:	b590      	push	{r4, r7, lr}
 800285c:	b08d      	sub	sp, #52	@ 0x34
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002868:	6a3b      	ldr	r3, [r7, #32]
 800286a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4618      	mov	r0, r3
 8002872:	f004 fef6 	bl	8007662 <USB_GetMode>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	f040 84b9 	bne.w	80031f0 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f004 fe5a 	bl	800753c <USB_ReadInterrupts>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	f000 84af 	beq.w	80031ee <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	0a1b      	lsrs	r3, r3, #8
 800289a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f004 fe47 	bl	800753c <USB_ReadInterrupts>
 80028ae:	4603      	mov	r3, r0
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d107      	bne.n	80028c8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	695a      	ldr	r2, [r3, #20]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f002 0202 	and.w	r2, r2, #2
 80028c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f004 fe35 	bl	800753c <USB_ReadInterrupts>
 80028d2:	4603      	mov	r3, r0
 80028d4:	f003 0310 	and.w	r3, r3, #16
 80028d8:	2b10      	cmp	r3, #16
 80028da:	d161      	bne.n	80029a0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	699a      	ldr	r2, [r3, #24]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 0210 	bic.w	r2, r2, #16
 80028ea:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80028ec:	6a3b      	ldr	r3, [r7, #32]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	f003 020f 	and.w	r2, r3, #15
 80028f8:	4613      	mov	r3, r2
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4413      	add	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	4413      	add	r3, r2
 8002908:	3304      	adds	r3, #4
 800290a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002912:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002916:	d124      	bne.n	8002962 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800291e:	4013      	ands	r3, r2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d035      	beq.n	8002990 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	091b      	lsrs	r3, r3, #4
 800292c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800292e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002932:	b29b      	uxth	r3, r3
 8002934:	461a      	mov	r2, r3
 8002936:	6a38      	ldr	r0, [r7, #32]
 8002938:	f004 fc6c 	bl	8007214 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002948:	441a      	add	r2, r3
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	695a      	ldr	r2, [r3, #20]
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	091b      	lsrs	r3, r3, #4
 8002956:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800295a:	441a      	add	r2, r3
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	615a      	str	r2, [r3, #20]
 8002960:	e016      	b.n	8002990 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002968:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800296c:	d110      	bne.n	8002990 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002974:	2208      	movs	r2, #8
 8002976:	4619      	mov	r1, r3
 8002978:	6a38      	ldr	r0, [r7, #32]
 800297a:	f004 fc4b 	bl	8007214 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	695a      	ldr	r2, [r3, #20]
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	091b      	lsrs	r3, r3, #4
 8002986:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800298a:	441a      	add	r2, r3
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	699a      	ldr	r2, [r3, #24]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0210 	orr.w	r2, r2, #16
 800299e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f004 fdc9 	bl	800753c <USB_ReadInterrupts>
 80029aa:	4603      	mov	r3, r0
 80029ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80029b4:	f040 80a7 	bne.w	8002b06 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80029b8:	2300      	movs	r3, #0
 80029ba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f004 fdce 	bl	8007562 <USB_ReadDevAllOutEpInterrupt>
 80029c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80029c8:	e099      	b.n	8002afe <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80029ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f000 808e 	beq.w	8002af2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029dc:	b2d2      	uxtb	r2, r2
 80029de:	4611      	mov	r1, r2
 80029e0:	4618      	mov	r0, r3
 80029e2:	f004 fdf2 	bl	80075ca <USB_ReadDevOutEPInterrupt>
 80029e6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00c      	beq.n	8002a0c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80029f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f4:	015a      	lsls	r2, r3, #5
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	4413      	add	r3, r2
 80029fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029fe:	461a      	mov	r2, r3
 8002a00:	2301      	movs	r3, #1
 8002a02:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002a04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 fed0 	bl	80037ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	f003 0308 	and.w	r3, r3, #8
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00c      	beq.n	8002a30 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a18:	015a      	lsls	r2, r3, #5
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a22:	461a      	mov	r2, r3
 8002a24:	2308      	movs	r3, #8
 8002a26:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002a28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 ffa6 	bl	800397c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	f003 0310 	and.w	r3, r3, #16
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d008      	beq.n	8002a4c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3c:	015a      	lsls	r2, r3, #5
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	4413      	add	r3, r2
 8002a42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a46:	461a      	mov	r2, r3
 8002a48:	2310      	movs	r3, #16
 8002a4a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d030      	beq.n	8002ab8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002a56:	6a3b      	ldr	r3, [r7, #32]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a5e:	2b80      	cmp	r3, #128	@ 0x80
 8002a60:	d109      	bne.n	8002a76 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	69fa      	ldr	r2, [r7, #28]
 8002a6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a74:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a78:	4613      	mov	r3, r2
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	4413      	add	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	4413      	add	r3, r2
 8002a88:	3304      	adds	r3, #4
 8002a8a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	78db      	ldrb	r3, [r3, #3]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d108      	bne.n	8002aa6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	2200      	movs	r2, #0
 8002a98:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f00a fda7 	bl	800d5f4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa8:	015a      	lsls	r2, r3, #5
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	4413      	add	r3, r2
 8002aae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d008      	beq.n	8002ad4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac4:	015a      	lsls	r2, r3, #5
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	4413      	add	r3, r2
 8002aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ace:	461a      	mov	r2, r3
 8002ad0:	2320      	movs	r3, #32
 8002ad2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d009      	beq.n	8002af2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae0:	015a      	lsls	r2, r3, #5
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002aea:	461a      	mov	r2, r3
 8002aec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002af0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af4:	3301      	adds	r3, #1
 8002af6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002afa:	085b      	lsrs	r3, r3, #1
 8002afc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f47f af62 	bne.w	80029ca <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f004 fd16 	bl	800753c <USB_ReadInterrupts>
 8002b10:	4603      	mov	r3, r0
 8002b12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b16:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002b1a:	f040 80db 	bne.w	8002cd4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f004 fd37 	bl	8007596 <USB_ReadDevAllInEpInterrupt>
 8002b28:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002b2e:	e0cd      	b.n	8002ccc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f000 80c2 	beq.w	8002cc0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	4611      	mov	r1, r2
 8002b46:	4618      	mov	r0, r3
 8002b48:	f004 fd5d 	bl	8007606 <USB_ReadDevInEPInterrupt>
 8002b4c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d057      	beq.n	8002c08 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	2201      	movs	r2, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69f9      	ldr	r1, [r7, #28]
 8002b74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b78:	4013      	ands	r3, r2
 8002b7a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7e:	015a      	lsls	r2, r3, #5
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	4413      	add	r3, r2
 8002b84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b88:	461a      	mov	r2, r3
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	799b      	ldrb	r3, [r3, #6]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d132      	bne.n	8002bfc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	4413      	add	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	3320      	adds	r3, #32
 8002ba6:	6819      	ldr	r1, [r3, #0]
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bac:	4613      	mov	r3, r2
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4403      	add	r3, r0
 8002bb6:	331c      	adds	r3, #28
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4419      	add	r1, r3
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	4413      	add	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4403      	add	r3, r0
 8002bca:	3320      	adds	r3, #32
 8002bcc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d113      	bne.n	8002bfc <HAL_PCD_IRQHandler+0x3a2>
 8002bd4:	6879      	ldr	r1, [r7, #4]
 8002bd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bd8:	4613      	mov	r3, r2
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	4413      	add	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	3324      	adds	r3, #36	@ 0x24
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d108      	bne.n	8002bfc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	2101      	movs	r1, #1
 8002bf8:	f004 fd66 	bl	80076c8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	4619      	mov	r1, r3
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f00a fc71 	bl	800d4ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	f003 0308 	and.w	r3, r3, #8
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d008      	beq.n	8002c24 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c14:	015a      	lsls	r2, r3, #5
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	4413      	add	r3, r2
 8002c1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c1e:	461a      	mov	r2, r3
 8002c20:	2308      	movs	r3, #8
 8002c22:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d008      	beq.n	8002c40 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c30:	015a      	lsls	r2, r3, #5
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	4413      	add	r3, r2
 8002c36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4c:	015a      	lsls	r2, r3, #5
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	4413      	add	r3, r2
 8002c52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c56:	461a      	mov	r2, r3
 8002c58:	2340      	movs	r3, #64	@ 0x40
 8002c5a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d023      	beq.n	8002cae <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002c66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c68:	6a38      	ldr	r0, [r7, #32]
 8002c6a:	f003 fd45 	bl	80066f8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c70:	4613      	mov	r3, r2
 8002c72:	00db      	lsls	r3, r3, #3
 8002c74:	4413      	add	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	3310      	adds	r3, #16
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	3304      	adds	r3, #4
 8002c80:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	78db      	ldrb	r3, [r3, #3]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d108      	bne.n	8002c9c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	4619      	mov	r1, r3
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f00a fcbe 	bl	800d618 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	015a      	lsls	r2, r3, #5
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ca8:	461a      	mov	r2, r3
 8002caa:	2302      	movs	r3, #2
 8002cac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002cb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 fcea 	bl	8003694 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cc8:	085b      	lsrs	r3, r3, #1
 8002cca:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f47f af2e 	bne.w	8002b30 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f004 fc2f 	bl	800753c <USB_ReadInterrupts>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002ce4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ce8:	d122      	bne.n	8002d30 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	69fa      	ldr	r2, [r7, #28]
 8002cf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cf8:	f023 0301 	bic.w	r3, r3, #1
 8002cfc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d108      	bne.n	8002d1a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002d10:	2100      	movs	r1, #0
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f00a fe38 	bl	800d988 <HAL_PCDEx_LPM_Callback>
 8002d18:	e002      	b.n	8002d20 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f00a fc5c 	bl	800d5d8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	695a      	ldr	r2, [r3, #20]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002d2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f004 fc01 	bl	800753c <USB_ReadInterrupts>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d44:	d112      	bne.n	8002d6c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d102      	bne.n	8002d5c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f00a fc18 	bl	800d58c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	695a      	ldr	r2, [r3, #20]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002d6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4618      	mov	r0, r3
 8002d72:	f004 fbe3 	bl	800753c <USB_ReadInterrupts>
 8002d76:	4603      	mov	r3, r0
 8002d78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d80:	d121      	bne.n	8002dc6 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	695a      	ldr	r2, [r3, #20]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002d90:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d111      	bne.n	8002dc0 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002daa:	089b      	lsrs	r3, r3, #2
 8002dac:	f003 020f 	and.w	r2, r3, #15
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002db6:	2101      	movs	r1, #1
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f00a fde5 	bl	800d988 <HAL_PCDEx_LPM_Callback>
 8002dbe:	e002      	b.n	8002dc6 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f00a fbe3 	bl	800d58c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f004 fbb6 	bl	800753c <USB_ReadInterrupts>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dda:	f040 80b7 	bne.w	8002f4c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	69fa      	ldr	r2, [r7, #28]
 8002de8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002dec:	f023 0301 	bic.w	r3, r3, #1
 8002df0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2110      	movs	r1, #16
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f003 fc7d 	bl	80066f8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dfe:	2300      	movs	r3, #0
 8002e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e02:	e046      	b.n	8002e92 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e06:	015a      	lsls	r2, r3, #5
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e10:	461a      	mov	r2, r3
 8002e12:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002e16:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e1a:	015a      	lsls	r2, r3, #5
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	4413      	add	r3, r2
 8002e20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e28:	0151      	lsls	r1, r2, #5
 8002e2a:	69fa      	ldr	r2, [r7, #28]
 8002e2c:	440a      	add	r2, r1
 8002e2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002e32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e36:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e3a:	015a      	lsls	r2, r3, #5
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	4413      	add	r3, r2
 8002e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e44:	461a      	mov	r2, r3
 8002e46:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002e4a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e4e:	015a      	lsls	r2, r3, #5
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	4413      	add	r3, r2
 8002e54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e5c:	0151      	lsls	r1, r2, #5
 8002e5e:	69fa      	ldr	r2, [r7, #28]
 8002e60:	440a      	add	r2, r1
 8002e62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002e66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002e6a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e6e:	015a      	lsls	r2, r3, #5
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	4413      	add	r3, r2
 8002e74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e7c:	0151      	lsls	r1, r2, #5
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	440a      	add	r2, r1
 8002e82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002e86:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002e8a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e8e:	3301      	adds	r3, #1
 8002e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	791b      	ldrb	r3, [r3, #4]
 8002e96:	461a      	mov	r2, r3
 8002e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d3b2      	bcc.n	8002e04 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	69fa      	ldr	r2, [r7, #28]
 8002ea8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002eac:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002eb0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	7bdb      	ldrb	r3, [r3, #15]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d016      	beq.n	8002ee8 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ec4:	69fa      	ldr	r2, [r7, #28]
 8002ec6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002eca:	f043 030b 	orr.w	r3, r3, #11
 8002ece:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eda:	69fa      	ldr	r2, [r7, #28]
 8002edc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ee0:	f043 030b 	orr.w	r3, r3, #11
 8002ee4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ee6:	e015      	b.n	8002f14 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002eee:	695a      	ldr	r2, [r3, #20]
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002efc:	4313      	orrs	r3, r2
 8002efe:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	69fa      	ldr	r2, [r7, #28]
 8002f0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f0e:	f043 030b 	orr.w	r3, r3, #11
 8002f12:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	69fa      	ldr	r2, [r7, #28]
 8002f1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f22:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002f26:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6818      	ldr	r0, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002f36:	461a      	mov	r2, r3
 8002f38:	f004 fbc6 	bl	80076c8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695a      	ldr	r2, [r3, #20]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002f4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f004 faf3 	bl	800753c <USB_ReadInterrupts>
 8002f56:	4603      	mov	r3, r0
 8002f58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f60:	d123      	bne.n	8002faa <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f004 fb8a 	bl	8007680 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f003 fc3a 	bl	80067ea <USB_GetDevSpeed>
 8002f76:	4603      	mov	r3, r0
 8002f78:	461a      	mov	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681c      	ldr	r4, [r3, #0]
 8002f82:	f001 fa13 	bl	80043ac <HAL_RCC_GetHCLKFreq>
 8002f86:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	4620      	mov	r0, r4
 8002f90:	f003 f944 	bl	800621c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f00a fad0 	bl	800d53a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	695a      	ldr	r2, [r3, #20]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002fa8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f004 fac4 	bl	800753c <USB_ReadInterrupts>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	f003 0308 	and.w	r3, r3, #8
 8002fba:	2b08      	cmp	r3, #8
 8002fbc:	d10a      	bne.n	8002fd4 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f00a faad 	bl	800d51e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	695a      	ldr	r2, [r3, #20]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f002 0208 	and.w	r2, r2, #8
 8002fd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f004 faaf 	bl	800753c <USB_ReadInterrupts>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe4:	2b80      	cmp	r3, #128	@ 0x80
 8002fe6:	d123      	bne.n	8003030 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002fe8:	6a3b      	ldr	r3, [r7, #32]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ff0:	6a3b      	ldr	r3, [r7, #32]
 8002ff2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff8:	e014      	b.n	8003024 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ffe:	4613      	mov	r3, r2
 8003000:	00db      	lsls	r3, r3, #3
 8003002:	4413      	add	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	440b      	add	r3, r1
 8003008:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d105      	bne.n	800301e <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003014:	b2db      	uxtb	r3, r3
 8003016:	4619      	mov	r1, r3
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 fb0a 	bl	8003632 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800301e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003020:	3301      	adds	r3, #1
 8003022:	627b      	str	r3, [r7, #36]	@ 0x24
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	791b      	ldrb	r3, [r3, #4]
 8003028:	461a      	mov	r2, r3
 800302a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302c:	4293      	cmp	r3, r2
 800302e:	d3e4      	bcc.n	8002ffa <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4618      	mov	r0, r3
 8003036:	f004 fa81 	bl	800753c <USB_ReadInterrupts>
 800303a:	4603      	mov	r3, r0
 800303c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003040:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003044:	d13c      	bne.n	80030c0 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003046:	2301      	movs	r3, #1
 8003048:	627b      	str	r3, [r7, #36]	@ 0x24
 800304a:	e02b      	b.n	80030a4 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800304c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304e:	015a      	lsls	r2, r3, #5
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	4413      	add	r3, r2
 8003054:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003060:	4613      	mov	r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	4413      	add	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	440b      	add	r3, r1
 800306a:	3318      	adds	r3, #24
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d115      	bne.n	800309e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003072:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003074:	2b00      	cmp	r3, #0
 8003076:	da12      	bge.n	800309e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003078:	6879      	ldr	r1, [r7, #4]
 800307a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800307c:	4613      	mov	r3, r2
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	4413      	add	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	3317      	adds	r3, #23
 8003088:	2201      	movs	r2, #1
 800308a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800308c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308e:	b2db      	uxtb	r3, r3
 8003090:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003094:	b2db      	uxtb	r3, r3
 8003096:	4619      	mov	r1, r3
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 faca 	bl	8003632 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	3301      	adds	r3, #1
 80030a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	791b      	ldrb	r3, [r3, #4]
 80030a8:	461a      	mov	r2, r3
 80030aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d3cd      	bcc.n	800304c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	695a      	ldr	r2, [r3, #20]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80030be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f004 fa39 	bl	800753c <USB_ReadInterrupts>
 80030ca:	4603      	mov	r3, r0
 80030cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80030d4:	d156      	bne.n	8003184 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030d6:	2301      	movs	r3, #1
 80030d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80030da:	e045      	b.n	8003168 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80030dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030de:	015a      	lsls	r2, r3, #5
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	4413      	add	r3, r2
 80030e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030f0:	4613      	mov	r3, r2
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	4413      	add	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	440b      	add	r3, r1
 80030fa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d12e      	bne.n	8003162 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003104:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003106:	2b00      	cmp	r3, #0
 8003108:	da2b      	bge.n	8003162 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	0c1a      	lsrs	r2, r3, #16
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003114:	4053      	eors	r3, r2
 8003116:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800311a:	2b00      	cmp	r3, #0
 800311c:	d121      	bne.n	8003162 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003122:	4613      	mov	r3, r2
 8003124:	00db      	lsls	r3, r3, #3
 8003126:	4413      	add	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003130:	2201      	movs	r2, #1
 8003132:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003134:	6a3b      	ldr	r3, [r7, #32]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10a      	bne.n	8003162 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	69fa      	ldr	r2, [r7, #28]
 8003156:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800315a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800315e:	6053      	str	r3, [r2, #4]
            break;
 8003160:	e008      	b.n	8003174 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003164:	3301      	adds	r3, #1
 8003166:	627b      	str	r3, [r7, #36]	@ 0x24
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	791b      	ldrb	r3, [r3, #4]
 800316c:	461a      	mov	r2, r3
 800316e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003170:	4293      	cmp	r3, r2
 8003172:	d3b3      	bcc.n	80030dc <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	695a      	ldr	r2, [r3, #20]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003182:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4618      	mov	r0, r3
 800318a:	f004 f9d7 	bl	800753c <USB_ReadInterrupts>
 800318e:	4603      	mov	r3, r0
 8003190:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003198:	d10a      	bne.n	80031b0 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f00a fa4e 	bl	800d63c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	695a      	ldr	r2, [r3, #20]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80031ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f004 f9c1 	bl	800753c <USB_ReadInterrupts>
 80031ba:	4603      	mov	r3, r0
 80031bc:	f003 0304 	and.w	r3, r3, #4
 80031c0:	2b04      	cmp	r3, #4
 80031c2:	d115      	bne.n	80031f0 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	f003 0304 	and.w	r3, r3, #4
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d002      	beq.n	80031dc <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f00a fa3e 	bl	800d658 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6859      	ldr	r1, [r3, #4]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	605a      	str	r2, [r3, #4]
 80031ec:	e000      	b.n	80031f0 <HAL_PCD_IRQHandler+0x996>
      return;
 80031ee:	bf00      	nop
    }
  }
}
 80031f0:	3734      	adds	r7, #52	@ 0x34
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd90      	pop	{r4, r7, pc}

080031f6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b082      	sub	sp, #8
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
 80031fe:	460b      	mov	r3, r1
 8003200:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003208:	2b01      	cmp	r3, #1
 800320a:	d101      	bne.n	8003210 <HAL_PCD_SetAddress+0x1a>
 800320c:	2302      	movs	r3, #2
 800320e:	e012      	b.n	8003236 <HAL_PCD_SetAddress+0x40>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	78fa      	ldrb	r2, [r7, #3]
 8003224:	4611      	mov	r1, r2
 8003226:	4618      	mov	r0, r3
 8003228:	f004 f920 	bl	800746c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b084      	sub	sp, #16
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	4608      	mov	r0, r1
 8003248:	4611      	mov	r1, r2
 800324a:	461a      	mov	r2, r3
 800324c:	4603      	mov	r3, r0
 800324e:	70fb      	strb	r3, [r7, #3]
 8003250:	460b      	mov	r3, r1
 8003252:	803b      	strh	r3, [r7, #0]
 8003254:	4613      	mov	r3, r2
 8003256:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003258:	2300      	movs	r3, #0
 800325a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800325c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003260:	2b00      	cmp	r3, #0
 8003262:	da0f      	bge.n	8003284 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003264:	78fb      	ldrb	r3, [r7, #3]
 8003266:	f003 020f 	and.w	r2, r3, #15
 800326a:	4613      	mov	r3, r2
 800326c:	00db      	lsls	r3, r3, #3
 800326e:	4413      	add	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	3310      	adds	r3, #16
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	4413      	add	r3, r2
 8003278:	3304      	adds	r3, #4
 800327a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2201      	movs	r2, #1
 8003280:	705a      	strb	r2, [r3, #1]
 8003282:	e00f      	b.n	80032a4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003284:	78fb      	ldrb	r3, [r7, #3]
 8003286:	f003 020f 	and.w	r2, r3, #15
 800328a:	4613      	mov	r3, r2
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	4413      	add	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	4413      	add	r3, r2
 800329a:	3304      	adds	r3, #4
 800329c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80032a4:	78fb      	ldrb	r3, [r7, #3]
 80032a6:	f003 030f 	and.w	r3, r3, #15
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80032b0:	883b      	ldrh	r3, [r7, #0]
 80032b2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	78ba      	ldrb	r2, [r7, #2]
 80032be:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	785b      	ldrb	r3, [r3, #1]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d004      	beq.n	80032d2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	461a      	mov	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80032d2:	78bb      	ldrb	r3, [r7, #2]
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d102      	bne.n	80032de <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d101      	bne.n	80032ec <HAL_PCD_EP_Open+0xae>
 80032e8:	2302      	movs	r3, #2
 80032ea:	e00e      	b.n	800330a <HAL_PCD_EP_Open+0xcc>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68f9      	ldr	r1, [r7, #12]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f003 fa9a 	bl	8006834 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003308:	7afb      	ldrb	r3, [r7, #11]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b084      	sub	sp, #16
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
 800331a:	460b      	mov	r3, r1
 800331c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800331e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003322:	2b00      	cmp	r3, #0
 8003324:	da0f      	bge.n	8003346 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003326:	78fb      	ldrb	r3, [r7, #3]
 8003328:	f003 020f 	and.w	r2, r3, #15
 800332c:	4613      	mov	r3, r2
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	4413      	add	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	3310      	adds	r3, #16
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	4413      	add	r3, r2
 800333a:	3304      	adds	r3, #4
 800333c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2201      	movs	r2, #1
 8003342:	705a      	strb	r2, [r3, #1]
 8003344:	e00f      	b.n	8003366 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003346:	78fb      	ldrb	r3, [r7, #3]
 8003348:	f003 020f 	and.w	r2, r3, #15
 800334c:	4613      	mov	r3, r2
 800334e:	00db      	lsls	r3, r3, #3
 8003350:	4413      	add	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	4413      	add	r3, r2
 800335c:	3304      	adds	r3, #4
 800335e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003366:	78fb      	ldrb	r3, [r7, #3]
 8003368:	f003 030f 	and.w	r3, r3, #15
 800336c:	b2da      	uxtb	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003378:	2b01      	cmp	r3, #1
 800337a:	d101      	bne.n	8003380 <HAL_PCD_EP_Close+0x6e>
 800337c:	2302      	movs	r3, #2
 800337e:	e00e      	b.n	800339e <HAL_PCD_EP_Close+0x8c>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68f9      	ldr	r1, [r7, #12]
 800338e:	4618      	mov	r0, r3
 8003390:	f003 fad8 	bl	8006944 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b086      	sub	sp, #24
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	607a      	str	r2, [r7, #4]
 80033b0:	603b      	str	r3, [r7, #0]
 80033b2:	460b      	mov	r3, r1
 80033b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033b6:	7afb      	ldrb	r3, [r7, #11]
 80033b8:	f003 020f 	and.w	r2, r3, #15
 80033bc:	4613      	mov	r3, r2
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	4413      	add	r3, r2
 80033cc:	3304      	adds	r3, #4
 80033ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	2200      	movs	r2, #0
 80033e0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	2200      	movs	r2, #0
 80033e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033e8:	7afb      	ldrb	r3, [r7, #11]
 80033ea:	f003 030f 	and.w	r3, r3, #15
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	799b      	ldrb	r3, [r3, #6]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d102      	bne.n	8003402 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6818      	ldr	r0, [r3, #0]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	799b      	ldrb	r3, [r3, #6]
 800340a:	461a      	mov	r2, r3
 800340c:	6979      	ldr	r1, [r7, #20]
 800340e:	f003 fb75 	bl	8006afc <USB_EPStartXfer>

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3718      	adds	r7, #24
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	460b      	mov	r3, r1
 8003426:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	f003 020f 	and.w	r2, r3, #15
 800342e:	6879      	ldr	r1, [r7, #4]
 8003430:	4613      	mov	r3, r2
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	4413      	add	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	440b      	add	r3, r1
 800343a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800343e:	681b      	ldr	r3, [r3, #0]
}
 8003440:	4618      	mov	r0, r3
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	607a      	str	r2, [r7, #4]
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	460b      	mov	r3, r1
 800345a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800345c:	7afb      	ldrb	r3, [r7, #11]
 800345e:	f003 020f 	and.w	r2, r3, #15
 8003462:	4613      	mov	r3, r2
 8003464:	00db      	lsls	r3, r3, #3
 8003466:	4413      	add	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	3310      	adds	r3, #16
 800346c:	68fa      	ldr	r2, [r7, #12]
 800346e:	4413      	add	r3, r2
 8003470:	3304      	adds	r3, #4
 8003472:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	2200      	movs	r2, #0
 8003484:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	2201      	movs	r2, #1
 800348a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800348c:	7afb      	ldrb	r3, [r7, #11]
 800348e:	f003 030f 	and.w	r3, r3, #15
 8003492:	b2da      	uxtb	r2, r3
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	799b      	ldrb	r3, [r3, #6]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d102      	bne.n	80034a6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6818      	ldr	r0, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	799b      	ldrb	r3, [r3, #6]
 80034ae:	461a      	mov	r2, r3
 80034b0:	6979      	ldr	r1, [r7, #20]
 80034b2:	f003 fb23 	bl	8006afc <USB_EPStartXfer>

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	460b      	mov	r3, r1
 80034ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80034cc:	78fb      	ldrb	r3, [r7, #3]
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	7912      	ldrb	r2, [r2, #4]
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d901      	bls.n	80034de <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e04f      	b.n	800357e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80034de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	da0f      	bge.n	8003506 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034e6:	78fb      	ldrb	r3, [r7, #3]
 80034e8:	f003 020f 	and.w	r2, r3, #15
 80034ec:	4613      	mov	r3, r2
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	3310      	adds	r3, #16
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	4413      	add	r3, r2
 80034fa:	3304      	adds	r3, #4
 80034fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2201      	movs	r2, #1
 8003502:	705a      	strb	r2, [r3, #1]
 8003504:	e00d      	b.n	8003522 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003506:	78fa      	ldrb	r2, [r7, #3]
 8003508:	4613      	mov	r3, r2
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	4413      	add	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	4413      	add	r3, r2
 8003518:	3304      	adds	r3, #4
 800351a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2201      	movs	r2, #1
 8003526:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003528:	78fb      	ldrb	r3, [r7, #3]
 800352a:	f003 030f 	and.w	r3, r3, #15
 800352e:	b2da      	uxtb	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800353a:	2b01      	cmp	r3, #1
 800353c:	d101      	bne.n	8003542 <HAL_PCD_EP_SetStall+0x82>
 800353e:	2302      	movs	r3, #2
 8003540:	e01d      	b.n	800357e <HAL_PCD_EP_SetStall+0xbe>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	68f9      	ldr	r1, [r7, #12]
 8003550:	4618      	mov	r0, r3
 8003552:	f003 feb7 	bl	80072c4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003556:	78fb      	ldrb	r3, [r7, #3]
 8003558:	f003 030f 	and.w	r3, r3, #15
 800355c:	2b00      	cmp	r3, #0
 800355e:	d109      	bne.n	8003574 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6818      	ldr	r0, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	7999      	ldrb	r1, [r3, #6]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800356e:	461a      	mov	r2, r3
 8003570:	f004 f8aa 	bl	80076c8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b084      	sub	sp, #16
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
 800358e:	460b      	mov	r3, r1
 8003590:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003592:	78fb      	ldrb	r3, [r7, #3]
 8003594:	f003 030f 	and.w	r3, r3, #15
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	7912      	ldrb	r2, [r2, #4]
 800359c:	4293      	cmp	r3, r2
 800359e:	d901      	bls.n	80035a4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e042      	b.n	800362a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80035a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	da0f      	bge.n	80035cc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035ac:	78fb      	ldrb	r3, [r7, #3]
 80035ae:	f003 020f 	and.w	r2, r3, #15
 80035b2:	4613      	mov	r3, r2
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	4413      	add	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	3310      	adds	r3, #16
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	4413      	add	r3, r2
 80035c0:	3304      	adds	r3, #4
 80035c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2201      	movs	r2, #1
 80035c8:	705a      	strb	r2, [r3, #1]
 80035ca:	e00f      	b.n	80035ec <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035cc:	78fb      	ldrb	r3, [r7, #3]
 80035ce:	f003 020f 	and.w	r2, r3, #15
 80035d2:	4613      	mov	r3, r2
 80035d4:	00db      	lsls	r3, r3, #3
 80035d6:	4413      	add	r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	4413      	add	r3, r2
 80035e2:	3304      	adds	r3, #4
 80035e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035f2:	78fb      	ldrb	r3, [r7, #3]
 80035f4:	f003 030f 	and.w	r3, r3, #15
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003604:	2b01      	cmp	r3, #1
 8003606:	d101      	bne.n	800360c <HAL_PCD_EP_ClrStall+0x86>
 8003608:	2302      	movs	r3, #2
 800360a:	e00e      	b.n	800362a <HAL_PCD_EP_ClrStall+0xa4>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68f9      	ldr	r1, [r7, #12]
 800361a:	4618      	mov	r0, r3
 800361c:	f003 fec0 	bl	80073a0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b084      	sub	sp, #16
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
 800363a:	460b      	mov	r3, r1
 800363c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800363e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003642:	2b00      	cmp	r3, #0
 8003644:	da0c      	bge.n	8003660 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003646:	78fb      	ldrb	r3, [r7, #3]
 8003648:	f003 020f 	and.w	r2, r3, #15
 800364c:	4613      	mov	r3, r2
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	4413      	add	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	3310      	adds	r3, #16
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	4413      	add	r3, r2
 800365a:	3304      	adds	r3, #4
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	e00c      	b.n	800367a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003660:	78fb      	ldrb	r3, [r7, #3]
 8003662:	f003 020f 	and.w	r2, r3, #15
 8003666:	4613      	mov	r3, r2
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	4413      	add	r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	4413      	add	r3, r2
 8003676:	3304      	adds	r3, #4
 8003678:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68f9      	ldr	r1, [r7, #12]
 8003680:	4618      	mov	r0, r3
 8003682:	f003 fcdf 	bl	8007044 <USB_EPStopXfer>
 8003686:	4603      	mov	r3, r0
 8003688:	72fb      	strb	r3, [r7, #11]

  return ret;
 800368a:	7afb      	ldrb	r3, [r7, #11]
}
 800368c:	4618      	mov	r0, r3
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b08a      	sub	sp, #40	@ 0x28
 8003698:	af02      	add	r7, sp, #8
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	4613      	mov	r3, r2
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	4413      	add	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	3310      	adds	r3, #16
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	4413      	add	r3, r2
 80036b8:	3304      	adds	r3, #4
 80036ba:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	695a      	ldr	r2, [r3, #20]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d901      	bls.n	80036cc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e06b      	b.n	80037a4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	691a      	ldr	r2, [r3, #16]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	69fa      	ldr	r2, [r7, #28]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d902      	bls.n	80036e8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	3303      	adds	r3, #3
 80036ec:	089b      	lsrs	r3, r3, #2
 80036ee:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036f0:	e02a      	b.n	8003748 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	691a      	ldr	r2, [r3, #16]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	69fa      	ldr	r2, [r7, #28]
 8003704:	429a      	cmp	r2, r3
 8003706:	d902      	bls.n	800370e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	3303      	adds	r3, #3
 8003712:	089b      	lsrs	r3, r3, #2
 8003714:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	68d9      	ldr	r1, [r3, #12]
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	b2da      	uxtb	r2, r3
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	4603      	mov	r3, r0
 800372a:	6978      	ldr	r0, [r7, #20]
 800372c:	f003 fd34 	bl	8007198 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	68da      	ldr	r2, [r3, #12]
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	441a      	add	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	695a      	ldr	r2, [r3, #20]
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	441a      	add	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	015a      	lsls	r2, r3, #5
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	4413      	add	r3, r2
 8003750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	429a      	cmp	r2, r3
 800375c:	d809      	bhi.n	8003772 <PCD_WriteEmptyTxFifo+0xde>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	695a      	ldr	r2, [r3, #20]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003766:	429a      	cmp	r2, r3
 8003768:	d203      	bcs.n	8003772 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1bf      	bne.n	80036f2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	691a      	ldr	r2, [r3, #16]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	429a      	cmp	r2, r3
 800377c:	d811      	bhi.n	80037a2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	f003 030f 	and.w	r3, r3, #15
 8003784:	2201      	movs	r2, #1
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003792:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	43db      	mvns	r3, r3
 8003798:	6939      	ldr	r1, [r7, #16]
 800379a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800379e:	4013      	ands	r3, r2
 80037a0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3720      	adds	r7, #32
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b088      	sub	sp, #32
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	333c      	adds	r3, #60	@ 0x3c
 80037c4:	3304      	adds	r3, #4
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	015a      	lsls	r2, r3, #5
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	4413      	add	r3, r2
 80037d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	799b      	ldrb	r3, [r3, #6]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d17b      	bne.n	80038da <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	f003 0308 	and.w	r3, r3, #8
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d015      	beq.n	8003818 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	4a61      	ldr	r2, [pc, #388]	@ (8003974 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	f240 80b9 	bls.w	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 80b3 	beq.w	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	015a      	lsls	r2, r3, #5
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	4413      	add	r3, r2
 800380a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800380e:	461a      	mov	r2, r3
 8003810:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003814:	6093      	str	r3, [r2, #8]
 8003816:	e0a7      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	f003 0320 	and.w	r3, r3, #32
 800381e:	2b00      	cmp	r3, #0
 8003820:	d009      	beq.n	8003836 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	015a      	lsls	r2, r3, #5
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	4413      	add	r3, r2
 800382a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800382e:	461a      	mov	r2, r3
 8003830:	2320      	movs	r3, #32
 8003832:	6093      	str	r3, [r2, #8]
 8003834:	e098      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800383c:	2b00      	cmp	r3, #0
 800383e:	f040 8093 	bne.w	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	4a4b      	ldr	r2, [pc, #300]	@ (8003974 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d90f      	bls.n	800386a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00a      	beq.n	800386a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	015a      	lsls	r2, r3, #5
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	4413      	add	r3, r2
 800385c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003860:	461a      	mov	r2, r3
 8003862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003866:	6093      	str	r3, [r2, #8]
 8003868:	e07e      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800386a:	683a      	ldr	r2, [r7, #0]
 800386c:	4613      	mov	r3, r2
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	4413      	add	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	4413      	add	r3, r2
 800387c:	3304      	adds	r3, #4
 800387e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6a1a      	ldr	r2, [r3, #32]
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	0159      	lsls	r1, r3, #5
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	440b      	add	r3, r1
 800388c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003896:	1ad2      	subs	r2, r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d114      	bne.n	80038cc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d109      	bne.n	80038be <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6818      	ldr	r0, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038b4:	461a      	mov	r2, r3
 80038b6:	2101      	movs	r1, #1
 80038b8:	f003 ff06 	bl	80076c8 <USB_EP0_OutStart>
 80038bc:	e006      	b.n	80038cc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	68da      	ldr	r2, [r3, #12]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	441a      	add	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	4619      	mov	r1, r3
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f009 fdee 	bl	800d4b4 <HAL_PCD_DataOutStageCallback>
 80038d8:	e046      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	4a26      	ldr	r2, [pc, #152]	@ (8003978 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d124      	bne.n	800392c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00a      	beq.n	8003902 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	015a      	lsls	r2, r3, #5
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	4413      	add	r3, r2
 80038f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038f8:	461a      	mov	r2, r3
 80038fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038fe:	6093      	str	r3, [r2, #8]
 8003900:	e032      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d008      	beq.n	800391e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	015a      	lsls	r2, r3, #5
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	4413      	add	r3, r2
 8003914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003918:	461a      	mov	r2, r3
 800391a:	2320      	movs	r3, #32
 800391c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	b2db      	uxtb	r3, r3
 8003922:	4619      	mov	r1, r3
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f009 fdc5 	bl	800d4b4 <HAL_PCD_DataOutStageCallback>
 800392a:	e01d      	b.n	8003968 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d114      	bne.n	800395c <PCD_EP_OutXfrComplete_int+0x1b0>
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	4613      	mov	r3, r2
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	4413      	add	r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	440b      	add	r3, r1
 8003940:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d108      	bne.n	800395c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6818      	ldr	r0, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003954:	461a      	mov	r2, r3
 8003956:	2100      	movs	r1, #0
 8003958:	f003 feb6 	bl	80076c8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	b2db      	uxtb	r3, r3
 8003960:	4619      	mov	r1, r3
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f009 fda6 	bl	800d4b4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3720      	adds	r7, #32
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	4f54300a 	.word	0x4f54300a
 8003978:	4f54310a 	.word	0x4f54310a

0800397c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	333c      	adds	r3, #60	@ 0x3c
 8003994:	3304      	adds	r3, #4
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	4a15      	ldr	r2, [pc, #84]	@ (8003a04 <PCD_EP_OutSetupPacket_int+0x88>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d90e      	bls.n	80039d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d009      	beq.n	80039d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039c8:	461a      	mov	r2, r3
 80039ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f009 fd5d 	bl	800d490 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003a04 <PCD_EP_OutSetupPacket_int+0x88>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d90c      	bls.n	80039f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	799b      	ldrb	r3, [r3, #6]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d108      	bne.n	80039f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6818      	ldr	r0, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80039f0:	461a      	mov	r2, r3
 80039f2:	2101      	movs	r1, #1
 80039f4:	f003 fe68 	bl	80076c8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	4f54300a 	.word	0x4f54300a

08003a08 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b085      	sub	sp, #20
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	70fb      	strb	r3, [r7, #3]
 8003a14:	4613      	mov	r3, r2
 8003a16:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d107      	bne.n	8003a36 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003a26:	883b      	ldrh	r3, [r7, #0]
 8003a28:	0419      	lsls	r1, r3, #16
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a34:	e028      	b.n	8003a88 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3c:	0c1b      	lsrs	r3, r3, #16
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	4413      	add	r3, r2
 8003a42:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a44:	2300      	movs	r3, #0
 8003a46:	73fb      	strb	r3, [r7, #15]
 8003a48:	e00d      	b.n	8003a66 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	7bfb      	ldrb	r3, [r7, #15]
 8003a50:	3340      	adds	r3, #64	@ 0x40
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	4413      	add	r3, r2
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	0c1b      	lsrs	r3, r3, #16
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a60:	7bfb      	ldrb	r3, [r7, #15]
 8003a62:	3301      	adds	r3, #1
 8003a64:	73fb      	strb	r3, [r7, #15]
 8003a66:	7bfa      	ldrb	r2, [r7, #15]
 8003a68:	78fb      	ldrb	r3, [r7, #3]
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d3ec      	bcc.n	8003a4a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003a70:	883b      	ldrh	r3, [r7, #0]
 8003a72:	0418      	lsls	r0, r3, #16
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6819      	ldr	r1, [r3, #0]
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	4302      	orrs	r2, r0
 8003a80:	3340      	adds	r3, #64	@ 0x40
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003a96:	b480      	push	{r7}
 8003a98:	b083      	sub	sp, #12
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	887a      	ldrh	r2, [r7, #2]
 8003aa8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ae6:	4b05      	ldr	r3, [pc, #20]	@ (8003afc <HAL_PCDEx_ActivateLPM+0x44>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	68fa      	ldr	r2, [r7, #12]
 8003aec:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3714      	adds	r7, #20
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	10000003 	.word	0x10000003

08003b00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e291      	b.n	800403a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f000 8087 	beq.w	8003c32 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b24:	4b96      	ldr	r3, [pc, #600]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f003 030c 	and.w	r3, r3, #12
 8003b2c:	2b04      	cmp	r3, #4
 8003b2e:	d00c      	beq.n	8003b4a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b30:	4b93      	ldr	r3, [pc, #588]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f003 030c 	and.w	r3, r3, #12
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d112      	bne.n	8003b62 <HAL_RCC_OscConfig+0x62>
 8003b3c:	4b90      	ldr	r3, [pc, #576]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b48:	d10b      	bne.n	8003b62 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b4a:	4b8d      	ldr	r3, [pc, #564]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d06c      	beq.n	8003c30 <HAL_RCC_OscConfig+0x130>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d168      	bne.n	8003c30 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e26b      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b6a:	d106      	bne.n	8003b7a <HAL_RCC_OscConfig+0x7a>
 8003b6c:	4b84      	ldr	r3, [pc, #528]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a83      	ldr	r2, [pc, #524]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b76:	6013      	str	r3, [r2, #0]
 8003b78:	e02e      	b.n	8003bd8 <HAL_RCC_OscConfig+0xd8>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10c      	bne.n	8003b9c <HAL_RCC_OscConfig+0x9c>
 8003b82:	4b7f      	ldr	r3, [pc, #508]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a7e      	ldr	r2, [pc, #504]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	4b7c      	ldr	r3, [pc, #496]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a7b      	ldr	r2, [pc, #492]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003b94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	e01d      	b.n	8003bd8 <HAL_RCC_OscConfig+0xd8>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ba4:	d10c      	bne.n	8003bc0 <HAL_RCC_OscConfig+0xc0>
 8003ba6:	4b76      	ldr	r3, [pc, #472]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a75      	ldr	r2, [pc, #468]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003bac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bb0:	6013      	str	r3, [r2, #0]
 8003bb2:	4b73      	ldr	r3, [pc, #460]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a72      	ldr	r2, [pc, #456]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bbc:	6013      	str	r3, [r2, #0]
 8003bbe:	e00b      	b.n	8003bd8 <HAL_RCC_OscConfig+0xd8>
 8003bc0:	4b6f      	ldr	r3, [pc, #444]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a6e      	ldr	r2, [pc, #440]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003bc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bca:	6013      	str	r3, [r2, #0]
 8003bcc:	4b6c      	ldr	r3, [pc, #432]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a6b      	ldr	r2, [pc, #428]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003bd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d013      	beq.n	8003c08 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be0:	f7fe f8f0 	bl	8001dc4 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003be8:	f7fe f8ec 	bl	8001dc4 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b64      	cmp	r3, #100	@ 0x64
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e21f      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bfa:	4b61      	ldr	r3, [pc, #388]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0f0      	beq.n	8003be8 <HAL_RCC_OscConfig+0xe8>
 8003c06:	e014      	b.n	8003c32 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c08:	f7fe f8dc 	bl	8001dc4 <HAL_GetTick>
 8003c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c0e:	e008      	b.n	8003c22 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c10:	f7fe f8d8 	bl	8001dc4 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	2b64      	cmp	r3, #100	@ 0x64
 8003c1c:	d901      	bls.n	8003c22 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e20b      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c22:	4b57      	ldr	r3, [pc, #348]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1f0      	bne.n	8003c10 <HAL_RCC_OscConfig+0x110>
 8003c2e:	e000      	b.n	8003c32 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d069      	beq.n	8003d12 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c3e:	4b50      	ldr	r3, [pc, #320]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 030c 	and.w	r3, r3, #12
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00b      	beq.n	8003c62 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c4a:	4b4d      	ldr	r3, [pc, #308]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f003 030c 	and.w	r3, r3, #12
 8003c52:	2b08      	cmp	r3, #8
 8003c54:	d11c      	bne.n	8003c90 <HAL_RCC_OscConfig+0x190>
 8003c56:	4b4a      	ldr	r3, [pc, #296]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d116      	bne.n	8003c90 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c62:	4b47      	ldr	r3, [pc, #284]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d005      	beq.n	8003c7a <HAL_RCC_OscConfig+0x17a>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d001      	beq.n	8003c7a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e1df      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c7a:	4b41      	ldr	r3, [pc, #260]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	493d      	ldr	r1, [pc, #244]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c8e:	e040      	b.n	8003d12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d023      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c98:	4b39      	ldr	r3, [pc, #228]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a38      	ldr	r2, [pc, #224]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003c9e:	f043 0301 	orr.w	r3, r3, #1
 8003ca2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca4:	f7fe f88e 	bl	8001dc4 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cac:	f7fe f88a 	bl	8001dc4 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e1bd      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cbe:	4b30      	ldr	r3, [pc, #192]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0f0      	beq.n	8003cac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cca:	4b2d      	ldr	r3, [pc, #180]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	4929      	ldr	r1, [pc, #164]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	600b      	str	r3, [r1, #0]
 8003cde:	e018      	b.n	8003d12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ce0:	4b27      	ldr	r3, [pc, #156]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a26      	ldr	r2, [pc, #152]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003ce6:	f023 0301 	bic.w	r3, r3, #1
 8003cea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cec:	f7fe f86a 	bl	8001dc4 <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cf4:	f7fe f866 	bl	8001dc4 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e199      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d06:	4b1e      	ldr	r3, [pc, #120]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1f0      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0308 	and.w	r3, r3, #8
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d038      	beq.n	8003d90 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d019      	beq.n	8003d5a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d26:	4b16      	ldr	r3, [pc, #88]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003d28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d2a:	4a15      	ldr	r2, [pc, #84]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d32:	f7fe f847 	bl	8001dc4 <HAL_GetTick>
 8003d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d38:	e008      	b.n	8003d4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d3a:	f7fe f843 	bl	8001dc4 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e176      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003d4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d50:	f003 0302 	and.w	r3, r3, #2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d0f0      	beq.n	8003d3a <HAL_RCC_OscConfig+0x23a>
 8003d58:	e01a      	b.n	8003d90 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d5a:	4b09      	ldr	r3, [pc, #36]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003d5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d5e:	4a08      	ldr	r2, [pc, #32]	@ (8003d80 <HAL_RCC_OscConfig+0x280>)
 8003d60:	f023 0301 	bic.w	r3, r3, #1
 8003d64:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d66:	f7fe f82d 	bl	8001dc4 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d6c:	e00a      	b.n	8003d84 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d6e:	f7fe f829 	bl	8001dc4 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d903      	bls.n	8003d84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e15c      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
 8003d80:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d84:	4b91      	ldr	r3, [pc, #580]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003d86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1ee      	bne.n	8003d6e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0304 	and.w	r3, r3, #4
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 80a4 	beq.w	8003ee6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d9e:	4b8b      	ldr	r3, [pc, #556]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10d      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003daa:	4b88      	ldr	r3, [pc, #544]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dae:	4a87      	ldr	r2, [pc, #540]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003db4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003db6:	4b85      	ldr	r3, [pc, #532]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dbe:	60bb      	str	r3, [r7, #8]
 8003dc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dc6:	4b82      	ldr	r3, [pc, #520]	@ (8003fd0 <HAL_RCC_OscConfig+0x4d0>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d118      	bne.n	8003e04 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003dd2:	4b7f      	ldr	r3, [pc, #508]	@ (8003fd0 <HAL_RCC_OscConfig+0x4d0>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a7e      	ldr	r2, [pc, #504]	@ (8003fd0 <HAL_RCC_OscConfig+0x4d0>)
 8003dd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ddc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dde:	f7fd fff1 	bl	8001dc4 <HAL_GetTick>
 8003de2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003de4:	e008      	b.n	8003df8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003de6:	f7fd ffed 	bl	8001dc4 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	2b64      	cmp	r3, #100	@ 0x64
 8003df2:	d901      	bls.n	8003df8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e120      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003df8:	4b75      	ldr	r3, [pc, #468]	@ (8003fd0 <HAL_RCC_OscConfig+0x4d0>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0f0      	beq.n	8003de6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d106      	bne.n	8003e1a <HAL_RCC_OscConfig+0x31a>
 8003e0c:	4b6f      	ldr	r3, [pc, #444]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e10:	4a6e      	ldr	r2, [pc, #440]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e12:	f043 0301 	orr.w	r3, r3, #1
 8003e16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e18:	e02d      	b.n	8003e76 <HAL_RCC_OscConfig+0x376>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10c      	bne.n	8003e3c <HAL_RCC_OscConfig+0x33c>
 8003e22:	4b6a      	ldr	r3, [pc, #424]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e26:	4a69      	ldr	r2, [pc, #420]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e28:	f023 0301 	bic.w	r3, r3, #1
 8003e2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e2e:	4b67      	ldr	r3, [pc, #412]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e32:	4a66      	ldr	r2, [pc, #408]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e34:	f023 0304 	bic.w	r3, r3, #4
 8003e38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e3a:	e01c      	b.n	8003e76 <HAL_RCC_OscConfig+0x376>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	2b05      	cmp	r3, #5
 8003e42:	d10c      	bne.n	8003e5e <HAL_RCC_OscConfig+0x35e>
 8003e44:	4b61      	ldr	r3, [pc, #388]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e48:	4a60      	ldr	r2, [pc, #384]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e4a:	f043 0304 	orr.w	r3, r3, #4
 8003e4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e50:	4b5e      	ldr	r3, [pc, #376]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e54:	4a5d      	ldr	r2, [pc, #372]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e56:	f043 0301 	orr.w	r3, r3, #1
 8003e5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e5c:	e00b      	b.n	8003e76 <HAL_RCC_OscConfig+0x376>
 8003e5e:	4b5b      	ldr	r3, [pc, #364]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e62:	4a5a      	ldr	r2, [pc, #360]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e64:	f023 0301 	bic.w	r3, r3, #1
 8003e68:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e6a:	4b58      	ldr	r3, [pc, #352]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e6e:	4a57      	ldr	r2, [pc, #348]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e70:	f023 0304 	bic.w	r3, r3, #4
 8003e74:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d015      	beq.n	8003eaa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e7e:	f7fd ffa1 	bl	8001dc4 <HAL_GetTick>
 8003e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e84:	e00a      	b.n	8003e9c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e86:	f7fd ff9d 	bl	8001dc4 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e0ce      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e9c:	4b4b      	ldr	r3, [pc, #300]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003e9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0ee      	beq.n	8003e86 <HAL_RCC_OscConfig+0x386>
 8003ea8:	e014      	b.n	8003ed4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eaa:	f7fd ff8b 	bl	8001dc4 <HAL_GetTick>
 8003eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eb0:	e00a      	b.n	8003ec8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eb2:	f7fd ff87 	bl	8001dc4 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d901      	bls.n	8003ec8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e0b8      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ec8:	4b40      	ldr	r3, [pc, #256]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d1ee      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ed4:	7dfb      	ldrb	r3, [r7, #23]
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d105      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eda:	4b3c      	ldr	r3, [pc, #240]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ede:	4a3b      	ldr	r2, [pc, #236]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003ee0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ee4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 80a4 	beq.w	8004038 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ef0:	4b36      	ldr	r3, [pc, #216]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f003 030c 	and.w	r3, r3, #12
 8003ef8:	2b08      	cmp	r3, #8
 8003efa:	d06b      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d149      	bne.n	8003f98 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f04:	4b31      	ldr	r3, [pc, #196]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a30      	ldr	r2, [pc, #192]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003f0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fd ff58 	bl	8001dc4 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f18:	f7fd ff54 	bl	8001dc4 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e087      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f2a:	4b28      	ldr	r3, [pc, #160]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69da      	ldr	r2, [r3, #28]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f44:	019b      	lsls	r3, r3, #6
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4c:	085b      	lsrs	r3, r3, #1
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	041b      	lsls	r3, r3, #16
 8003f52:	431a      	orrs	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f58:	061b      	lsls	r3, r3, #24
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003f5e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003f62:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f64:	4b19      	ldr	r3, [pc, #100]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a18      	ldr	r2, [pc, #96]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003f6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f70:	f7fd ff28 	bl	8001dc4 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f78:	f7fd ff24 	bl	8001dc4 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e057      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f8a:	4b10      	ldr	r3, [pc, #64]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d0f0      	beq.n	8003f78 <HAL_RCC_OscConfig+0x478>
 8003f96:	e04f      	b.n	8004038 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f98:	4b0c      	ldr	r3, [pc, #48]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003f9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa4:	f7fd ff0e 	bl	8001dc4 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fac:	f7fd ff0a 	bl	8001dc4 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e03d      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fbe:	4b03      	ldr	r3, [pc, #12]	@ (8003fcc <HAL_RCC_OscConfig+0x4cc>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x4ac>
 8003fca:	e035      	b.n	8004038 <HAL_RCC_OscConfig+0x538>
 8003fcc:	40023800 	.word	0x40023800
 8003fd0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8004044 <HAL_RCC_OscConfig+0x544>)
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d028      	beq.n	8004034 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d121      	bne.n	8004034 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d11a      	bne.n	8004034 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004004:	4013      	ands	r3, r2
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800400a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800400c:	4293      	cmp	r3, r2
 800400e:	d111      	bne.n	8004034 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401a:	085b      	lsrs	r3, r3, #1
 800401c:	3b01      	subs	r3, #1
 800401e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004020:	429a      	cmp	r2, r3
 8004022:	d107      	bne.n	8004034 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004030:	429a      	cmp	r2, r3
 8004032:	d001      	beq.n	8004038 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e000      	b.n	800403a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3718      	adds	r7, #24
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40023800 	.word	0x40023800

08004048 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004052:	2300      	movs	r3, #0
 8004054:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e0d0      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004060:	4b6a      	ldr	r3, [pc, #424]	@ (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 030f 	and.w	r3, r3, #15
 8004068:	683a      	ldr	r2, [r7, #0]
 800406a:	429a      	cmp	r2, r3
 800406c:	d910      	bls.n	8004090 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800406e:	4b67      	ldr	r3, [pc, #412]	@ (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f023 020f 	bic.w	r2, r3, #15
 8004076:	4965      	ldr	r1, [pc, #404]	@ (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	4313      	orrs	r3, r2
 800407c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800407e:	4b63      	ldr	r3, [pc, #396]	@ (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	429a      	cmp	r2, r3
 800408a:	d001      	beq.n	8004090 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e0b8      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d020      	beq.n	80040de <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d005      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040a8:	4b59      	ldr	r3, [pc, #356]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	4a58      	ldr	r2, [pc, #352]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80040b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0308 	and.w	r3, r3, #8
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d005      	beq.n	80040cc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040c0:	4b53      	ldr	r3, [pc, #332]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	4a52      	ldr	r2, [pc, #328]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80040ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040cc:	4b50      	ldr	r3, [pc, #320]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	494d      	ldr	r1, [pc, #308]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d040      	beq.n	800416c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d107      	bne.n	8004102 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f2:	4b47      	ldr	r3, [pc, #284]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d115      	bne.n	800412a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e07f      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2b02      	cmp	r3, #2
 8004108:	d107      	bne.n	800411a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800410a:	4b41      	ldr	r3, [pc, #260]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d109      	bne.n	800412a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e073      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800411a:	4b3d      	ldr	r3, [pc, #244]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e06b      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800412a:	4b39      	ldr	r3, [pc, #228]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f023 0203 	bic.w	r2, r3, #3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	4936      	ldr	r1, [pc, #216]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 8004138:	4313      	orrs	r3, r2
 800413a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800413c:	f7fd fe42 	bl	8001dc4 <HAL_GetTick>
 8004140:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004142:	e00a      	b.n	800415a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004144:	f7fd fe3e 	bl	8001dc4 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004152:	4293      	cmp	r3, r2
 8004154:	d901      	bls.n	800415a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e053      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415a:	4b2d      	ldr	r3, [pc, #180]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f003 020c 	and.w	r2, r3, #12
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	429a      	cmp	r2, r3
 800416a:	d1eb      	bne.n	8004144 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800416c:	4b27      	ldr	r3, [pc, #156]	@ (800420c <HAL_RCC_ClockConfig+0x1c4>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 030f 	and.w	r3, r3, #15
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	429a      	cmp	r2, r3
 8004178:	d210      	bcs.n	800419c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800417a:	4b24      	ldr	r3, [pc, #144]	@ (800420c <HAL_RCC_ClockConfig+0x1c4>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 020f 	bic.w	r2, r3, #15
 8004182:	4922      	ldr	r1, [pc, #136]	@ (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	4313      	orrs	r3, r2
 8004188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800418a:	4b20      	ldr	r3, [pc, #128]	@ (800420c <HAL_RCC_ClockConfig+0x1c4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 030f 	and.w	r3, r3, #15
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	429a      	cmp	r2, r3
 8004196:	d001      	beq.n	800419c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e032      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0304 	and.w	r3, r3, #4
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d008      	beq.n	80041ba <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041a8:	4b19      	ldr	r3, [pc, #100]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	4916      	ldr	r1, [pc, #88]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0308 	and.w	r3, r3, #8
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d009      	beq.n	80041da <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041c6:	4b12      	ldr	r3, [pc, #72]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	490e      	ldr	r1, [pc, #56]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041d6:	4313      	orrs	r3, r2
 80041d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041da:	f000 f821 	bl	8004220 <HAL_RCC_GetSysClockFreq>
 80041de:	4602      	mov	r2, r0
 80041e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	091b      	lsrs	r3, r3, #4
 80041e6:	f003 030f 	and.w	r3, r3, #15
 80041ea:	490a      	ldr	r1, [pc, #40]	@ (8004214 <HAL_RCC_ClockConfig+0x1cc>)
 80041ec:	5ccb      	ldrb	r3, [r1, r3]
 80041ee:	fa22 f303 	lsr.w	r3, r2, r3
 80041f2:	4a09      	ldr	r2, [pc, #36]	@ (8004218 <HAL_RCC_ClockConfig+0x1d0>)
 80041f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041f6:	4b09      	ldr	r3, [pc, #36]	@ (800421c <HAL_RCC_ClockConfig+0x1d4>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fd fd9e 	bl	8001d3c <HAL_InitTick>

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3710      	adds	r7, #16
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	40023c00 	.word	0x40023c00
 8004210:	40023800 	.word	0x40023800
 8004214:	08010558 	.word	0x08010558
 8004218:	20000000 	.word	0x20000000
 800421c:	20000004 	.word	0x20000004

08004220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004220:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004224:	b090      	sub	sp, #64	@ 0x40
 8004226:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004228:	2300      	movs	r3, #0
 800422a:	637b      	str	r3, [r7, #52]	@ 0x34
 800422c:	2300      	movs	r3, #0
 800422e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004230:	2300      	movs	r3, #0
 8004232:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8004234:	2300      	movs	r3, #0
 8004236:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004238:	4b59      	ldr	r3, [pc, #356]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f003 030c 	and.w	r3, r3, #12
 8004240:	2b08      	cmp	r3, #8
 8004242:	d00d      	beq.n	8004260 <HAL_RCC_GetSysClockFreq+0x40>
 8004244:	2b08      	cmp	r3, #8
 8004246:	f200 80a1 	bhi.w	800438c <HAL_RCC_GetSysClockFreq+0x16c>
 800424a:	2b00      	cmp	r3, #0
 800424c:	d002      	beq.n	8004254 <HAL_RCC_GetSysClockFreq+0x34>
 800424e:	2b04      	cmp	r3, #4
 8004250:	d003      	beq.n	800425a <HAL_RCC_GetSysClockFreq+0x3a>
 8004252:	e09b      	b.n	800438c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004254:	4b53      	ldr	r3, [pc, #332]	@ (80043a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004256:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004258:	e09b      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800425a:	4b53      	ldr	r3, [pc, #332]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800425c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800425e:	e098      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004260:	4b4f      	ldr	r3, [pc, #316]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004268:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800426a:	4b4d      	ldr	r3, [pc, #308]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d028      	beq.n	80042c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004276:	4b4a      	ldr	r3, [pc, #296]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	099b      	lsrs	r3, r3, #6
 800427c:	2200      	movs	r2, #0
 800427e:	623b      	str	r3, [r7, #32]
 8004280:	627a      	str	r2, [r7, #36]	@ 0x24
 8004282:	6a3b      	ldr	r3, [r7, #32]
 8004284:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004288:	2100      	movs	r1, #0
 800428a:	4b47      	ldr	r3, [pc, #284]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800428c:	fb03 f201 	mul.w	r2, r3, r1
 8004290:	2300      	movs	r3, #0
 8004292:	fb00 f303 	mul.w	r3, r0, r3
 8004296:	4413      	add	r3, r2
 8004298:	4a43      	ldr	r2, [pc, #268]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800429a:	fba0 1202 	umull	r1, r2, r0, r2
 800429e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042a0:	460a      	mov	r2, r1
 80042a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80042a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042a6:	4413      	add	r3, r2
 80042a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ac:	2200      	movs	r2, #0
 80042ae:	61bb      	str	r3, [r7, #24]
 80042b0:	61fa      	str	r2, [r7, #28]
 80042b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80042ba:	f7fc fca5 	bl	8000c08 <__aeabi_uldivmod>
 80042be:	4602      	mov	r2, r0
 80042c0:	460b      	mov	r3, r1
 80042c2:	4613      	mov	r3, r2
 80042c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042c6:	e053      	b.n	8004370 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042c8:	4b35      	ldr	r3, [pc, #212]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x180>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	099b      	lsrs	r3, r3, #6
 80042ce:	2200      	movs	r2, #0
 80042d0:	613b      	str	r3, [r7, #16]
 80042d2:	617a      	str	r2, [r7, #20]
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80042da:	f04f 0b00 	mov.w	fp, #0
 80042de:	4652      	mov	r2, sl
 80042e0:	465b      	mov	r3, fp
 80042e2:	f04f 0000 	mov.w	r0, #0
 80042e6:	f04f 0100 	mov.w	r1, #0
 80042ea:	0159      	lsls	r1, r3, #5
 80042ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042f0:	0150      	lsls	r0, r2, #5
 80042f2:	4602      	mov	r2, r0
 80042f4:	460b      	mov	r3, r1
 80042f6:	ebb2 080a 	subs.w	r8, r2, sl
 80042fa:	eb63 090b 	sbc.w	r9, r3, fp
 80042fe:	f04f 0200 	mov.w	r2, #0
 8004302:	f04f 0300 	mov.w	r3, #0
 8004306:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800430a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800430e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004312:	ebb2 0408 	subs.w	r4, r2, r8
 8004316:	eb63 0509 	sbc.w	r5, r3, r9
 800431a:	f04f 0200 	mov.w	r2, #0
 800431e:	f04f 0300 	mov.w	r3, #0
 8004322:	00eb      	lsls	r3, r5, #3
 8004324:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004328:	00e2      	lsls	r2, r4, #3
 800432a:	4614      	mov	r4, r2
 800432c:	461d      	mov	r5, r3
 800432e:	eb14 030a 	adds.w	r3, r4, sl
 8004332:	603b      	str	r3, [r7, #0]
 8004334:	eb45 030b 	adc.w	r3, r5, fp
 8004338:	607b      	str	r3, [r7, #4]
 800433a:	f04f 0200 	mov.w	r2, #0
 800433e:	f04f 0300 	mov.w	r3, #0
 8004342:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004346:	4629      	mov	r1, r5
 8004348:	028b      	lsls	r3, r1, #10
 800434a:	4621      	mov	r1, r4
 800434c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004350:	4621      	mov	r1, r4
 8004352:	028a      	lsls	r2, r1, #10
 8004354:	4610      	mov	r0, r2
 8004356:	4619      	mov	r1, r3
 8004358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800435a:	2200      	movs	r2, #0
 800435c:	60bb      	str	r3, [r7, #8]
 800435e:	60fa      	str	r2, [r7, #12]
 8004360:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004364:	f7fc fc50 	bl	8000c08 <__aeabi_uldivmod>
 8004368:	4602      	mov	r2, r0
 800436a:	460b      	mov	r3, r1
 800436c:	4613      	mov	r3, r2
 800436e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004370:	4b0b      	ldr	r3, [pc, #44]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	0c1b      	lsrs	r3, r3, #16
 8004376:	f003 0303 	and.w	r3, r3, #3
 800437a:	3301      	adds	r3, #1
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004380:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004384:	fbb2 f3f3 	udiv	r3, r2, r3
 8004388:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800438a:	e002      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800438c:	4b05      	ldr	r3, [pc, #20]	@ (80043a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800438e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004390:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004394:	4618      	mov	r0, r3
 8004396:	3740      	adds	r7, #64	@ 0x40
 8004398:	46bd      	mov	sp, r7
 800439a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800439e:	bf00      	nop
 80043a0:	40023800 	.word	0x40023800
 80043a4:	00f42400 	.word	0x00f42400
 80043a8:	017d7840 	.word	0x017d7840

080043ac <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043b0:	4b03      	ldr	r3, [pc, #12]	@ (80043c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80043b2:	681b      	ldr	r3, [r3, #0]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	20000000 	.word	0x20000000

080043c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b088      	sub	sp, #32
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80043cc:	2300      	movs	r3, #0
 80043ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80043d0:	2300      	movs	r3, #0
 80043d2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80043d4:	2300      	movs	r3, #0
 80043d6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80043d8:	2300      	movs	r3, #0
 80043da:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80043dc:	2300      	movs	r3, #0
 80043de:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d012      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80043ec:	4b69      	ldr	r3, [pc, #420]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	4a68      	ldr	r2, [pc, #416]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043f2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80043f6:	6093      	str	r3, [r2, #8]
 80043f8:	4b66      	ldr	r3, [pc, #408]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043fa:	689a      	ldr	r2, [r3, #8]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004400:	4964      	ldr	r1, [pc, #400]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004402:	4313      	orrs	r3, r2
 8004404:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800440e:	2301      	movs	r3, #1
 8004410:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d017      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800441e:	4b5d      	ldr	r3, [pc, #372]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004420:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004424:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800442c:	4959      	ldr	r1, [pc, #356]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800442e:	4313      	orrs	r3, r2
 8004430:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004438:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800443c:	d101      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800443e:	2301      	movs	r3, #1
 8004440:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800444a:	2301      	movs	r3, #1
 800444c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d017      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800445a:	4b4e      	ldr	r3, [pc, #312]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800445c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004460:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004468:	494a      	ldr	r1, [pc, #296]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800446a:	4313      	orrs	r3, r2
 800446c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004474:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004478:	d101      	bne.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800447a:	2301      	movs	r3, #1
 800447c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004486:	2301      	movs	r3, #1
 8004488:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004496:	2301      	movs	r3, #1
 8004498:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0320 	and.w	r3, r3, #32
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	f000 808b 	beq.w	80045be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80044a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ac:	4a39      	ldr	r2, [pc, #228]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80044b4:	4b37      	ldr	r3, [pc, #220]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044bc:	60bb      	str	r3, [r7, #8]
 80044be:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80044c0:	4b35      	ldr	r3, [pc, #212]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a34      	ldr	r2, [pc, #208]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80044c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044cc:	f7fd fc7a 	bl	8001dc4 <HAL_GetTick>
 80044d0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80044d2:	e008      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044d4:	f7fd fc76 	bl	8001dc4 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b64      	cmp	r3, #100	@ 0x64
 80044e0:	d901      	bls.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e357      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80044e6:	4b2c      	ldr	r3, [pc, #176]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0f0      	beq.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80044f2:	4b28      	ldr	r3, [pc, #160]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044fa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d035      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004506:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	429a      	cmp	r2, r3
 800450e:	d02e      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004510:	4b20      	ldr	r3, [pc, #128]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004512:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004514:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004518:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800451a:	4b1e      	ldr	r3, [pc, #120]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800451c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800451e:	4a1d      	ldr	r2, [pc, #116]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004524:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004526:	4b1b      	ldr	r3, [pc, #108]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800452a:	4a1a      	ldr	r2, [pc, #104]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800452c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004530:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004532:	4a18      	ldr	r2, [pc, #96]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004538:	4b16      	ldr	r3, [pc, #88]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800453a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800453c:	f003 0301 	and.w	r3, r3, #1
 8004540:	2b01      	cmp	r3, #1
 8004542:	d114      	bne.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004544:	f7fd fc3e 	bl	8001dc4 <HAL_GetTick>
 8004548:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800454a:	e00a      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800454c:	f7fd fc3a 	bl	8001dc4 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800455a:	4293      	cmp	r3, r2
 800455c:	d901      	bls.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e319      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004562:	4b0c      	ldr	r3, [pc, #48]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d0ee      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004572:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004576:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800457a:	d111      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800457c:	4b05      	ldr	r3, [pc, #20]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004588:	4b04      	ldr	r3, [pc, #16]	@ (800459c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800458a:	400b      	ands	r3, r1
 800458c:	4901      	ldr	r1, [pc, #4]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800458e:	4313      	orrs	r3, r2
 8004590:	608b      	str	r3, [r1, #8]
 8004592:	e00b      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004594:	40023800 	.word	0x40023800
 8004598:	40007000 	.word	0x40007000
 800459c:	0ffffcff 	.word	0x0ffffcff
 80045a0:	4baa      	ldr	r3, [pc, #680]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	4aa9      	ldr	r2, [pc, #676]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045a6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80045aa:	6093      	str	r3, [r2, #8]
 80045ac:	4ba7      	ldr	r3, [pc, #668]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045b8:	49a4      	ldr	r1, [pc, #656]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0310 	and.w	r3, r3, #16
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d010      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80045ca:	4ba0      	ldr	r3, [pc, #640]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045d0:	4a9e      	ldr	r2, [pc, #632]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80045da:	4b9c      	ldr	r3, [pc, #624]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045dc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e4:	4999      	ldr	r1, [pc, #612]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00a      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045f8:	4b94      	ldr	r3, [pc, #592]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045fe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004606:	4991      	ldr	r1, [pc, #580]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004608:	4313      	orrs	r3, r2
 800460a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00a      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800461a:	4b8c      	ldr	r3, [pc, #560]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800461c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004620:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004628:	4988      	ldr	r1, [pc, #544]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800462a:	4313      	orrs	r3, r2
 800462c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00a      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800463c:	4b83      	ldr	r3, [pc, #524]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800463e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004642:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800464a:	4980      	ldr	r1, [pc, #512]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800464c:	4313      	orrs	r3, r2
 800464e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00a      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800465e:	4b7b      	ldr	r3, [pc, #492]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004664:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800466c:	4977      	ldr	r1, [pc, #476]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800466e:	4313      	orrs	r3, r2
 8004670:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00a      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004680:	4b72      	ldr	r3, [pc, #456]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004686:	f023 0203 	bic.w	r2, r3, #3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468e:	496f      	ldr	r1, [pc, #444]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004690:	4313      	orrs	r3, r2
 8004692:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d00a      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046a2:	4b6a      	ldr	r3, [pc, #424]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a8:	f023 020c 	bic.w	r2, r3, #12
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046b0:	4966      	ldr	r1, [pc, #408]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00a      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80046c4:	4b61      	ldr	r3, [pc, #388]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ca:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046d2:	495e      	ldr	r1, [pc, #376]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00a      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046e6:	4b59      	ldr	r3, [pc, #356]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ec:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046f4:	4955      	ldr	r1, [pc, #340]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004704:	2b00      	cmp	r3, #0
 8004706:	d00a      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004708:	4b50      	ldr	r3, [pc, #320]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800470a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004716:	494d      	ldr	r1, [pc, #308]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004718:	4313      	orrs	r3, r2
 800471a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00a      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800472a:	4b48      	ldr	r3, [pc, #288]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800472c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004730:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004738:	4944      	ldr	r1, [pc, #272]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800473a:	4313      	orrs	r3, r2
 800473c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00a      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800474c:	4b3f      	ldr	r3, [pc, #252]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800474e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004752:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800475a:	493c      	ldr	r1, [pc, #240]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800475c:	4313      	orrs	r3, r2
 800475e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00a      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800476e:	4b37      	ldr	r3, [pc, #220]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004774:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800477c:	4933      	ldr	r1, [pc, #204]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800477e:	4313      	orrs	r3, r2
 8004780:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d00a      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004790:	4b2e      	ldr	r3, [pc, #184]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004796:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800479e:	492b      	ldr	r1, [pc, #172]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d011      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80047b2:	4b26      	ldr	r3, [pc, #152]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047c0:	4922      	ldr	r1, [pc, #136]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047d0:	d101      	bne.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80047d2:	2301      	movs	r3, #1
 80047d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0308 	and.w	r3, r3, #8
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d001      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80047e2:	2301      	movs	r3, #1
 80047e4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00a      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047f2:	4b16      	ldr	r3, [pc, #88]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004800:	4912      	ldr	r1, [pc, #72]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004802:	4313      	orrs	r3, r2
 8004804:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00b      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004814:	4b0d      	ldr	r3, [pc, #52]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800481a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004824:	4909      	ldr	r1, [pc, #36]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d006      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800483a:	2b00      	cmp	r3, #0
 800483c:	f000 80d9 	beq.w	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004840:	4b02      	ldr	r3, [pc, #8]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a01      	ldr	r2, [pc, #4]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004846:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800484a:	e001      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800484c:	40023800 	.word	0x40023800
 8004850:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004852:	f7fd fab7 	bl	8001dc4 <HAL_GetTick>
 8004856:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004858:	e008      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800485a:	f7fd fab3 	bl	8001dc4 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b64      	cmp	r3, #100	@ 0x64
 8004866:	d901      	bls.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e194      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800486c:	4b6c      	ldr	r3, [pc, #432]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1f0      	bne.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	2b00      	cmp	r3, #0
 8004882:	d021      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004888:	2b00      	cmp	r3, #0
 800488a:	d11d      	bne.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800488c:	4b64      	ldr	r3, [pc, #400]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800488e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004892:	0c1b      	lsrs	r3, r3, #16
 8004894:	f003 0303 	and.w	r3, r3, #3
 8004898:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800489a:	4b61      	ldr	r3, [pc, #388]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800489c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048a0:	0e1b      	lsrs	r3, r3, #24
 80048a2:	f003 030f 	and.w	r3, r3, #15
 80048a6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	019a      	lsls	r2, r3, #6
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	041b      	lsls	r3, r3, #16
 80048b2:	431a      	orrs	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	061b      	lsls	r3, r3, #24
 80048b8:	431a      	orrs	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	071b      	lsls	r3, r3, #28
 80048c0:	4957      	ldr	r1, [pc, #348]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d004      	beq.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048dc:	d00a      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d02e      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048f2:	d129      	bne.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80048f4:	4b4a      	ldr	r3, [pc, #296]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048fa:	0c1b      	lsrs	r3, r3, #16
 80048fc:	f003 0303 	and.w	r3, r3, #3
 8004900:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004902:	4b47      	ldr	r3, [pc, #284]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004904:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004908:	0f1b      	lsrs	r3, r3, #28
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	019a      	lsls	r2, r3, #6
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	041b      	lsls	r3, r3, #16
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	061b      	lsls	r3, r3, #24
 8004922:	431a      	orrs	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	071b      	lsls	r3, r3, #28
 8004928:	493d      	ldr	r1, [pc, #244]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800492a:	4313      	orrs	r3, r2
 800492c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004930:	4b3b      	ldr	r3, [pc, #236]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004932:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004936:	f023 021f 	bic.w	r2, r3, #31
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493e:	3b01      	subs	r3, #1
 8004940:	4937      	ldr	r1, [pc, #220]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004942:	4313      	orrs	r3, r2
 8004944:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d01d      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004954:	4b32      	ldr	r3, [pc, #200]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004956:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800495a:	0e1b      	lsrs	r3, r3, #24
 800495c:	f003 030f 	and.w	r3, r3, #15
 8004960:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004962:	4b2f      	ldr	r3, [pc, #188]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004964:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004968:	0f1b      	lsrs	r3, r3, #28
 800496a:	f003 0307 	and.w	r3, r3, #7
 800496e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	019a      	lsls	r2, r3, #6
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	041b      	lsls	r3, r3, #16
 800497c:	431a      	orrs	r2, r3
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	061b      	lsls	r3, r3, #24
 8004982:	431a      	orrs	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	071b      	lsls	r3, r3, #28
 8004988:	4925      	ldr	r1, [pc, #148]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800498a:	4313      	orrs	r3, r2
 800498c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d011      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	019a      	lsls	r2, r3, #6
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	041b      	lsls	r3, r3, #16
 80049a8:	431a      	orrs	r2, r3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	061b      	lsls	r3, r3, #24
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	071b      	lsls	r3, r3, #28
 80049b8:	4919      	ldr	r1, [pc, #100]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80049c0:	4b17      	ldr	r3, [pc, #92]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a16      	ldr	r2, [pc, #88]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80049ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049cc:	f7fd f9fa 	bl	8001dc4 <HAL_GetTick>
 80049d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049d2:	e008      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80049d4:	f7fd f9f6 	bl	8001dc4 <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	2b64      	cmp	r3, #100	@ 0x64
 80049e0:	d901      	bls.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e0d7      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049e6:	4b0e      	ldr	r3, [pc, #56]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d0f0      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	f040 80cd 	bne.w	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80049fa:	4b09      	ldr	r3, [pc, #36]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a08      	ldr	r2, [pc, #32]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004a00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a06:	f7fd f9dd 	bl	8001dc4 <HAL_GetTick>
 8004a0a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a0c:	e00a      	b.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a0e:	f7fd f9d9 	bl	8001dc4 <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	2b64      	cmp	r3, #100	@ 0x64
 8004a1a:	d903      	bls.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e0ba      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004a20:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a24:	4b5e      	ldr	r3, [pc, #376]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a30:	d0ed      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d009      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d02e      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d12a      	bne.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004a5a:	4b51      	ldr	r3, [pc, #324]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a60:	0c1b      	lsrs	r3, r3, #16
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a68:	4b4d      	ldr	r3, [pc, #308]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6e:	0f1b      	lsrs	r3, r3, #28
 8004a70:	f003 0307 	and.w	r3, r3, #7
 8004a74:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	019a      	lsls	r2, r3, #6
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	041b      	lsls	r3, r3, #16
 8004a80:	431a      	orrs	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	061b      	lsls	r3, r3, #24
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	071b      	lsls	r3, r3, #28
 8004a8e:	4944      	ldr	r1, [pc, #272]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a90:	4313      	orrs	r3, r2
 8004a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004a96:	4b42      	ldr	r3, [pc, #264]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a9c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	021b      	lsls	r3, r3, #8
 8004aa8:	493d      	ldr	r1, [pc, #244]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d022      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ac0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ac4:	d11d      	bne.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004ac6:	4b36      	ldr	r3, [pc, #216]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004acc:	0e1b      	lsrs	r3, r3, #24
 8004ace:	f003 030f 	and.w	r3, r3, #15
 8004ad2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004ad4:	4b32      	ldr	r3, [pc, #200]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ada:	0f1b      	lsrs	r3, r3, #28
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	019a      	lsls	r2, r3, #6
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	041b      	lsls	r3, r3, #16
 8004aee:	431a      	orrs	r2, r3
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	061b      	lsls	r3, r3, #24
 8004af4:	431a      	orrs	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	071b      	lsls	r3, r3, #28
 8004afa:	4929      	ldr	r1, [pc, #164]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0308 	and.w	r3, r3, #8
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d028      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004b0e:	4b24      	ldr	r3, [pc, #144]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b14:	0e1b      	lsrs	r3, r3, #24
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004b1c:	4b20      	ldr	r3, [pc, #128]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b22:	0c1b      	lsrs	r3, r3, #16
 8004b24:	f003 0303 	and.w	r3, r3, #3
 8004b28:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	019a      	lsls	r2, r3, #6
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	041b      	lsls	r3, r3, #16
 8004b34:	431a      	orrs	r2, r3
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	061b      	lsls	r3, r3, #24
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	071b      	lsls	r3, r3, #28
 8004b42:	4917      	ldr	r1, [pc, #92]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004b4a:	4b15      	ldr	r3, [pc, #84]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b50:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b58:	4911      	ldr	r1, [pc, #68]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004b60:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a0e      	ldr	r2, [pc, #56]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b6c:	f7fd f92a 	bl	8001dc4 <HAL_GetTick>
 8004b70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004b72:	e008      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004b74:	f7fd f926 	bl	8001dc4 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b64      	cmp	r3, #100	@ 0x64
 8004b80:	d901      	bls.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e007      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004b86:	4b06      	ldr	r3, [pc, #24]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b92:	d1ef      	bne.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3720      	adds	r7, #32
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	40023800 	.word	0x40023800

08004ba4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d101      	bne.n	8004bb8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e025      	b.n	8004c04 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d106      	bne.n	8004bd2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f7fc ff65 	bl	8001a9c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2202      	movs	r2, #2
 8004bd6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	3304      	adds	r3, #4
 8004be2:	4619      	mov	r1, r3
 8004be4:	4610      	mov	r0, r2
 8004be6:	f000 fbcd 	bl	8005384 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6818      	ldr	r0, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	6839      	ldr	r1, [r7, #0]
 8004bf6:	f000 fc21 	bl	800543c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004c1e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8004c20:	7dfb      	ldrb	r3, [r7, #23]
 8004c22:	2b02      	cmp	r3, #2
 8004c24:	d101      	bne.n	8004c2a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8004c26:	2302      	movs	r3, #2
 8004c28:	e021      	b.n	8004c6e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8004c2a:	7dfb      	ldrb	r3, [r7, #23]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d002      	beq.n	8004c36 <HAL_SDRAM_SendCommand+0x2a>
 8004c30:	7dfb      	ldrb	r3, [r7, #23]
 8004c32:	2b05      	cmp	r3, #5
 8004c34:	d118      	bne.n	8004c68 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2202      	movs	r2, #2
 8004c3a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	68b9      	ldr	r1, [r7, #8]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f000 fc62 	bl	8005510 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d104      	bne.n	8004c5e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2205      	movs	r2, #5
 8004c58:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8004c5c:	e006      	b.n	8004c6c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8004c66:	e001      	b.n	8004c6c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e000      	b.n	8004c6e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3718      	adds	r7, #24
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b082      	sub	sp, #8
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
 8004c7e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d101      	bne.n	8004c90 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	e016      	b.n	8004cbe <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d10f      	bne.n	8004cbc <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	6839      	ldr	r1, [r7, #0]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 fc54 	bl	8005558 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	e000      	b.n	8004cbe <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b082      	sub	sp, #8
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d101      	bne.n	8004cd8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e049      	b.n	8004d6c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d106      	bne.n	8004cf2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f7fc fe25 	bl	800193c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	3304      	adds	r3, #4
 8004d02:	4619      	mov	r1, r3
 8004d04:	4610      	mov	r0, r2
 8004d06:	f000 f96f 	bl	8004fe8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b085      	sub	sp, #20
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d001      	beq.n	8004d8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e04c      	b.n	8004e26 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2202      	movs	r2, #2
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a26      	ldr	r2, [pc, #152]	@ (8004e34 <HAL_TIM_Base_Start+0xc0>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d022      	beq.n	8004de4 <HAL_TIM_Base_Start+0x70>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da6:	d01d      	beq.n	8004de4 <HAL_TIM_Base_Start+0x70>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a22      	ldr	r2, [pc, #136]	@ (8004e38 <HAL_TIM_Base_Start+0xc4>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d018      	beq.n	8004de4 <HAL_TIM_Base_Start+0x70>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a21      	ldr	r2, [pc, #132]	@ (8004e3c <HAL_TIM_Base_Start+0xc8>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d013      	beq.n	8004de4 <HAL_TIM_Base_Start+0x70>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a1f      	ldr	r2, [pc, #124]	@ (8004e40 <HAL_TIM_Base_Start+0xcc>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d00e      	beq.n	8004de4 <HAL_TIM_Base_Start+0x70>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a1e      	ldr	r2, [pc, #120]	@ (8004e44 <HAL_TIM_Base_Start+0xd0>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d009      	beq.n	8004de4 <HAL_TIM_Base_Start+0x70>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8004e48 <HAL_TIM_Base_Start+0xd4>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d004      	beq.n	8004de4 <HAL_TIM_Base_Start+0x70>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a1b      	ldr	r2, [pc, #108]	@ (8004e4c <HAL_TIM_Base_Start+0xd8>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d115      	bne.n	8004e10 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	689a      	ldr	r2, [r3, #8]
 8004dea:	4b19      	ldr	r3, [pc, #100]	@ (8004e50 <HAL_TIM_Base_Start+0xdc>)
 8004dec:	4013      	ands	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2b06      	cmp	r3, #6
 8004df4:	d015      	beq.n	8004e22 <HAL_TIM_Base_Start+0xae>
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dfc:	d011      	beq.n	8004e22 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f042 0201 	orr.w	r2, r2, #1
 8004e0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e0e:	e008      	b.n	8004e22 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0201 	orr.w	r2, r2, #1
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	e000      	b.n	8004e24 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e22:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	40010000 	.word	0x40010000
 8004e38:	40000400 	.word	0x40000400
 8004e3c:	40000800 	.word	0x40000800
 8004e40:	40000c00 	.word	0x40000c00
 8004e44:	40010400 	.word	0x40010400
 8004e48:	40014000 	.word	0x40014000
 8004e4c:	40001800 	.word	0x40001800
 8004e50:	00010007 	.word	0x00010007

08004e54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <HAL_TIM_ConfigClockSource+0x1c>
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	e0b4      	b.n	8004fda <HAL_TIM_ConfigClockSource+0x186>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	4b56      	ldr	r3, [pc, #344]	@ (8004fe4 <HAL_TIM_ConfigClockSource+0x190>)
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ea8:	d03e      	beq.n	8004f28 <HAL_TIM_ConfigClockSource+0xd4>
 8004eaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eae:	f200 8087 	bhi.w	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eb6:	f000 8086 	beq.w	8004fc6 <HAL_TIM_ConfigClockSource+0x172>
 8004eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ebe:	d87f      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec0:	2b70      	cmp	r3, #112	@ 0x70
 8004ec2:	d01a      	beq.n	8004efa <HAL_TIM_ConfigClockSource+0xa6>
 8004ec4:	2b70      	cmp	r3, #112	@ 0x70
 8004ec6:	d87b      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec8:	2b60      	cmp	r3, #96	@ 0x60
 8004eca:	d050      	beq.n	8004f6e <HAL_TIM_ConfigClockSource+0x11a>
 8004ecc:	2b60      	cmp	r3, #96	@ 0x60
 8004ece:	d877      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed0:	2b50      	cmp	r3, #80	@ 0x50
 8004ed2:	d03c      	beq.n	8004f4e <HAL_TIM_ConfigClockSource+0xfa>
 8004ed4:	2b50      	cmp	r3, #80	@ 0x50
 8004ed6:	d873      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed8:	2b40      	cmp	r3, #64	@ 0x40
 8004eda:	d058      	beq.n	8004f8e <HAL_TIM_ConfigClockSource+0x13a>
 8004edc:	2b40      	cmp	r3, #64	@ 0x40
 8004ede:	d86f      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee0:	2b30      	cmp	r3, #48	@ 0x30
 8004ee2:	d064      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0x15a>
 8004ee4:	2b30      	cmp	r3, #48	@ 0x30
 8004ee6:	d86b      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee8:	2b20      	cmp	r3, #32
 8004eea:	d060      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0x15a>
 8004eec:	2b20      	cmp	r3, #32
 8004eee:	d867      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d05c      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0x15a>
 8004ef4:	2b10      	cmp	r3, #16
 8004ef6:	d05a      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0x15a>
 8004ef8:	e062      	b.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f0a:	f000 f98d 	bl	8005228 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	609a      	str	r2, [r3, #8]
      break;
 8004f26:	e04f      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f38:	f000 f976 	bl	8005228 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689a      	ldr	r2, [r3, #8]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f4a:	609a      	str	r2, [r3, #8]
      break;
 8004f4c:	e03c      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	f000 f8ea 	bl	8005134 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2150      	movs	r1, #80	@ 0x50
 8004f66:	4618      	mov	r0, r3
 8004f68:	f000 f943 	bl	80051f2 <TIM_ITRx_SetConfig>
      break;
 8004f6c:	e02c      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	f000 f909 	bl	8005192 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2160      	movs	r1, #96	@ 0x60
 8004f86:	4618      	mov	r0, r3
 8004f88:	f000 f933 	bl	80051f2 <TIM_ITRx_SetConfig>
      break;
 8004f8c:	e01c      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	f000 f8ca 	bl	8005134 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	2140      	movs	r1, #64	@ 0x40
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f000 f923 	bl	80051f2 <TIM_ITRx_SetConfig>
      break;
 8004fac:	e00c      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	4610      	mov	r0, r2
 8004fba:	f000 f91a 	bl	80051f2 <TIM_ITRx_SetConfig>
      break;
 8004fbe:	e003      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8004fc4:	e000      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fc6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	fffeff88 	.word	0xfffeff88

08004fe8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b085      	sub	sp, #20
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a43      	ldr	r2, [pc, #268]	@ (8005108 <TIM_Base_SetConfig+0x120>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d013      	beq.n	8005028 <TIM_Base_SetConfig+0x40>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005006:	d00f      	beq.n	8005028 <TIM_Base_SetConfig+0x40>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a40      	ldr	r2, [pc, #256]	@ (800510c <TIM_Base_SetConfig+0x124>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d00b      	beq.n	8005028 <TIM_Base_SetConfig+0x40>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a3f      	ldr	r2, [pc, #252]	@ (8005110 <TIM_Base_SetConfig+0x128>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d007      	beq.n	8005028 <TIM_Base_SetConfig+0x40>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a3e      	ldr	r2, [pc, #248]	@ (8005114 <TIM_Base_SetConfig+0x12c>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d003      	beq.n	8005028 <TIM_Base_SetConfig+0x40>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a3d      	ldr	r2, [pc, #244]	@ (8005118 <TIM_Base_SetConfig+0x130>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d108      	bne.n	800503a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800502e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	4313      	orrs	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a32      	ldr	r2, [pc, #200]	@ (8005108 <TIM_Base_SetConfig+0x120>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d02b      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005048:	d027      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a2f      	ldr	r2, [pc, #188]	@ (800510c <TIM_Base_SetConfig+0x124>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d023      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a2e      	ldr	r2, [pc, #184]	@ (8005110 <TIM_Base_SetConfig+0x128>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d01f      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a2d      	ldr	r2, [pc, #180]	@ (8005114 <TIM_Base_SetConfig+0x12c>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d01b      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a2c      	ldr	r2, [pc, #176]	@ (8005118 <TIM_Base_SetConfig+0x130>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d017      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a2b      	ldr	r2, [pc, #172]	@ (800511c <TIM_Base_SetConfig+0x134>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d013      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a2a      	ldr	r2, [pc, #168]	@ (8005120 <TIM_Base_SetConfig+0x138>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d00f      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a29      	ldr	r2, [pc, #164]	@ (8005124 <TIM_Base_SetConfig+0x13c>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d00b      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a28      	ldr	r2, [pc, #160]	@ (8005128 <TIM_Base_SetConfig+0x140>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d007      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a27      	ldr	r2, [pc, #156]	@ (800512c <TIM_Base_SetConfig+0x144>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d003      	beq.n	800509a <TIM_Base_SetConfig+0xb2>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a26      	ldr	r2, [pc, #152]	@ (8005130 <TIM_Base_SetConfig+0x148>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d108      	bne.n	80050ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	689a      	ldr	r2, [r3, #8]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a0e      	ldr	r2, [pc, #56]	@ (8005108 <TIM_Base_SetConfig+0x120>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d003      	beq.n	80050da <TIM_Base_SetConfig+0xf2>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a10      	ldr	r2, [pc, #64]	@ (8005118 <TIM_Base_SetConfig+0x130>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d103      	bne.n	80050e2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	691a      	ldr	r2, [r3, #16]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f043 0204 	orr.w	r2, r3, #4
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2201      	movs	r2, #1
 80050f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	601a      	str	r2, [r3, #0]
}
 80050fa:	bf00      	nop
 80050fc:	3714      	adds	r7, #20
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr
 8005106:	bf00      	nop
 8005108:	40010000 	.word	0x40010000
 800510c:	40000400 	.word	0x40000400
 8005110:	40000800 	.word	0x40000800
 8005114:	40000c00 	.word	0x40000c00
 8005118:	40010400 	.word	0x40010400
 800511c:	40014000 	.word	0x40014000
 8005120:	40014400 	.word	0x40014400
 8005124:	40014800 	.word	0x40014800
 8005128:	40001800 	.word	0x40001800
 800512c:	40001c00 	.word	0x40001c00
 8005130:	40002000 	.word	0x40002000

08005134 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005134:	b480      	push	{r7}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	f023 0201 	bic.w	r2, r3, #1
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800515e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	011b      	lsls	r3, r3, #4
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	f023 030a 	bic.w	r3, r3, #10
 8005170:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	4313      	orrs	r3, r2
 8005178:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	693a      	ldr	r2, [r7, #16]
 800517e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	621a      	str	r2, [r3, #32]
}
 8005186:	bf00      	nop
 8005188:	371c      	adds	r7, #28
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr

08005192 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005192:	b480      	push	{r7}
 8005194:	b087      	sub	sp, #28
 8005196:	af00      	add	r7, sp, #0
 8005198:	60f8      	str	r0, [r7, #12]
 800519a:	60b9      	str	r1, [r7, #8]
 800519c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	f023 0210 	bic.w	r2, r3, #16
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	031b      	lsls	r3, r3, #12
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80051ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	011b      	lsls	r3, r3, #4
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	621a      	str	r2, [r3, #32]
}
 80051e6:	bf00      	nop
 80051e8:	371c      	adds	r7, #28
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b085      	sub	sp, #20
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
 80051fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005208:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800520a:	683a      	ldr	r2, [r7, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	4313      	orrs	r3, r2
 8005210:	f043 0307 	orr.w	r3, r3, #7
 8005214:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	609a      	str	r2, [r3, #8]
}
 800521c:	bf00      	nop
 800521e:	3714      	adds	r7, #20
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005228:	b480      	push	{r7}
 800522a:	b087      	sub	sp, #28
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
 8005234:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005242:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	021a      	lsls	r2, r3, #8
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	431a      	orrs	r2, r3
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	4313      	orrs	r3, r2
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	4313      	orrs	r3, r2
 8005254:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	609a      	str	r2, [r3, #8]
}
 800525c:	bf00      	nop
 800525e:	371c      	adds	r7, #28
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005278:	2b01      	cmp	r3, #1
 800527a:	d101      	bne.n	8005280 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800527c:	2302      	movs	r3, #2
 800527e:	e06d      	b.n	800535c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2202      	movs	r2, #2
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a30      	ldr	r2, [pc, #192]	@ (8005368 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d004      	beq.n	80052b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a2f      	ldr	r2, [pc, #188]	@ (800536c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d108      	bne.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80052ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a20      	ldr	r2, [pc, #128]	@ (8005368 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d022      	beq.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052f2:	d01d      	beq.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005370 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d018      	beq.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a1c      	ldr	r2, [pc, #112]	@ (8005374 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d013      	beq.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a1a      	ldr	r2, [pc, #104]	@ (8005378 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d00e      	beq.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a15      	ldr	r2, [pc, #84]	@ (800536c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d009      	beq.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a16      	ldr	r2, [pc, #88]	@ (800537c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d004      	beq.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a15      	ldr	r2, [pc, #84]	@ (8005380 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d10c      	bne.n	800534a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005336:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	4313      	orrs	r3, r2
 8005340:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3714      	adds	r7, #20
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr
 8005368:	40010000 	.word	0x40010000
 800536c:	40010400 	.word	0x40010400
 8005370:	40000400 	.word	0x40000400
 8005374:	40000800 	.word	0x40000800
 8005378:	40000c00 	.word	0x40000c00
 800537c:	40014000 	.word	0x40014000
 8005380:	40001800 	.word	0x40001800

08005384 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d121      	bne.n	80053da <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	4b27      	ldr	r3, [pc, #156]	@ (8005438 <FMC_SDRAM_Init+0xb4>)
 800539c:	4013      	ands	r3, r2
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	6851      	ldr	r1, [r2, #4]
 80053a2:	683a      	ldr	r2, [r7, #0]
 80053a4:	6892      	ldr	r2, [r2, #8]
 80053a6:	4311      	orrs	r1, r2
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	68d2      	ldr	r2, [r2, #12]
 80053ac:	4311      	orrs	r1, r2
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	6912      	ldr	r2, [r2, #16]
 80053b2:	4311      	orrs	r1, r2
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	6952      	ldr	r2, [r2, #20]
 80053b8:	4311      	orrs	r1, r2
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	6992      	ldr	r2, [r2, #24]
 80053be:	4311      	orrs	r1, r2
 80053c0:	683a      	ldr	r2, [r7, #0]
 80053c2:	69d2      	ldr	r2, [r2, #28]
 80053c4:	4311      	orrs	r1, r2
 80053c6:	683a      	ldr	r2, [r7, #0]
 80053c8:	6a12      	ldr	r2, [r2, #32]
 80053ca:	4311      	orrs	r1, r2
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053d0:	430a      	orrs	r2, r1
 80053d2:	431a      	orrs	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	601a      	str	r2, [r3, #0]
 80053d8:	e026      	b.n	8005428 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	69d9      	ldr	r1, [r3, #28]
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	4319      	orrs	r1, r3
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f0:	430b      	orrs	r3, r1
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	4b0e      	ldr	r3, [pc, #56]	@ (8005438 <FMC_SDRAM_Init+0xb4>)
 80053fe:	4013      	ands	r3, r2
 8005400:	683a      	ldr	r2, [r7, #0]
 8005402:	6851      	ldr	r1, [r2, #4]
 8005404:	683a      	ldr	r2, [r7, #0]
 8005406:	6892      	ldr	r2, [r2, #8]
 8005408:	4311      	orrs	r1, r2
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	68d2      	ldr	r2, [r2, #12]
 800540e:	4311      	orrs	r1, r2
 8005410:	683a      	ldr	r2, [r7, #0]
 8005412:	6912      	ldr	r2, [r2, #16]
 8005414:	4311      	orrs	r1, r2
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	6952      	ldr	r2, [r2, #20]
 800541a:	4311      	orrs	r1, r2
 800541c:	683a      	ldr	r2, [r7, #0]
 800541e:	6992      	ldr	r2, [r2, #24]
 8005420:	430a      	orrs	r2, r1
 8005422:	431a      	orrs	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	370c      	adds	r7, #12
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	ffff8000 	.word	0xffff8000

0800543c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800543c:	b480      	push	{r7}
 800543e:	b085      	sub	sp, #20
 8005440:	af00      	add	r7, sp, #0
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d128      	bne.n	80054a0 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	1e59      	subs	r1, r3, #1
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	3b01      	subs	r3, #1
 8005462:	011b      	lsls	r3, r3, #4
 8005464:	4319      	orrs	r1, r3
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	3b01      	subs	r3, #1
 800546c:	021b      	lsls	r3, r3, #8
 800546e:	4319      	orrs	r1, r3
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	3b01      	subs	r3, #1
 8005476:	031b      	lsls	r3, r3, #12
 8005478:	4319      	orrs	r1, r3
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	3b01      	subs	r3, #1
 8005480:	041b      	lsls	r3, r3, #16
 8005482:	4319      	orrs	r1, r3
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	3b01      	subs	r3, #1
 800548a:	051b      	lsls	r3, r3, #20
 800548c:	4319      	orrs	r1, r3
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	3b01      	subs	r3, #1
 8005494:	061b      	lsls	r3, r3, #24
 8005496:	430b      	orrs	r3, r1
 8005498:	431a      	orrs	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	609a      	str	r2, [r3, #8]
 800549e:	e02d      	b.n	80054fc <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	689a      	ldr	r2, [r3, #8]
 80054a4:	4b19      	ldr	r3, [pc, #100]	@ (800550c <FMC_SDRAM_Timing_Init+0xd0>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	68d2      	ldr	r2, [r2, #12]
 80054ac:	3a01      	subs	r2, #1
 80054ae:	0311      	lsls	r1, r2, #12
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	6952      	ldr	r2, [r2, #20]
 80054b4:	3a01      	subs	r2, #1
 80054b6:	0512      	lsls	r2, r2, #20
 80054b8:	430a      	orrs	r2, r1
 80054ba:	431a      	orrs	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	1e59      	subs	r1, r3, #1
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	3b01      	subs	r3, #1
 80054d4:	011b      	lsls	r3, r3, #4
 80054d6:	4319      	orrs	r1, r3
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	3b01      	subs	r3, #1
 80054de:	021b      	lsls	r3, r3, #8
 80054e0:	4319      	orrs	r1, r3
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	3b01      	subs	r3, #1
 80054e8:	041b      	lsls	r3, r3, #16
 80054ea:	4319      	orrs	r1, r3
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	3b01      	subs	r3, #1
 80054f2:	061b      	lsls	r3, r3, #24
 80054f4:	430b      	orrs	r3, r1
 80054f6:	431a      	orrs	r2, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3714      	adds	r7, #20
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	ff0f0fff 	.word	0xff0f0fff

08005510 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	691a      	ldr	r2, [r3, #16]
 8005520:	4b0c      	ldr	r3, [pc, #48]	@ (8005554 <FMC_SDRAM_SendCommand+0x44>)
 8005522:	4013      	ands	r3, r2
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	6811      	ldr	r1, [r2, #0]
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	6852      	ldr	r2, [r2, #4]
 800552c:	4311      	orrs	r1, r2
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	6892      	ldr	r2, [r2, #8]
 8005532:	3a01      	subs	r2, #1
 8005534:	0152      	lsls	r2, r2, #5
 8005536:	4311      	orrs	r1, r2
 8005538:	68ba      	ldr	r2, [r7, #8]
 800553a:	68d2      	ldr	r2, [r2, #12]
 800553c:	0252      	lsls	r2, r2, #9
 800553e:	430a      	orrs	r2, r1
 8005540:	431a      	orrs	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	3714      	adds	r7, #20
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr
 8005554:	ffc00000 	.word	0xffc00000

08005558 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	695a      	ldr	r2, [r3, #20]
 8005566:	4b07      	ldr	r3, [pc, #28]	@ (8005584 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8005568:	4013      	ands	r3, r2
 800556a:	683a      	ldr	r2, [r7, #0]
 800556c:	0052      	lsls	r2, r2, #1
 800556e:	431a      	orrs	r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	370c      	adds	r7, #12
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	ffffc001 	.word	0xffffc001

08005588 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8005588:	b480      	push	{r7}
 800558a:	b089      	sub	sp, #36	@ 0x24
 800558c:	af00      	add	r7, sp, #0
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	60b9      	str	r1, [r7, #8]
 8005592:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	fa93 f3a3 	rbit	r3, r3
 80055a2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	fab3 f383 	clz	r3, r3
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	2103      	movs	r1, #3
 80055b0:	fa01 f303 	lsl.w	r3, r1, r3
 80055b4:	43db      	mvns	r3, r3
 80055b6:	401a      	ands	r2, r3
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	fa93 f3a3 	rbit	r3, r3
 80055c2:	61bb      	str	r3, [r7, #24]
  return result;
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	fab3 f383 	clz	r3, r3
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	6879      	ldr	r1, [r7, #4]
 80055d0:	fa01 f303 	lsl.w	r3, r1, r3
 80055d4:	431a      	orrs	r2, r3
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	601a      	str	r2, [r3, #0]
}
 80055da:	bf00      	nop
 80055dc:	3724      	adds	r7, #36	@ 0x24
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr

080055e6 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80055e6:	b480      	push	{r7}
 80055e8:	b085      	sub	sp, #20
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	60f8      	str	r0, [r7, #12]
 80055ee:	60b9      	str	r1, [r7, #8]
 80055f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	43db      	mvns	r3, r3
 80055fa:	401a      	ands	r2, r3
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	6879      	ldr	r1, [r7, #4]
 8005600:	fb01 f303 	mul.w	r3, r1, r3
 8005604:	431a      	orrs	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	605a      	str	r2, [r3, #4]
}
 800560a:	bf00      	nop
 800560c:	3714      	adds	r7, #20
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr

08005616 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8005616:	b480      	push	{r7}
 8005618:	b089      	sub	sp, #36	@ 0x24
 800561a:	af00      	add	r7, sp, #0
 800561c:	60f8      	str	r0, [r7, #12]
 800561e:	60b9      	str	r1, [r7, #8]
 8005620:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	689a      	ldr	r2, [r3, #8]
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	fa93 f3a3 	rbit	r3, r3
 8005630:	613b      	str	r3, [r7, #16]
  return result;
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	fab3 f383 	clz	r3, r3
 8005638:	b2db      	uxtb	r3, r3
 800563a:	005b      	lsls	r3, r3, #1
 800563c:	2103      	movs	r1, #3
 800563e:	fa01 f303 	lsl.w	r3, r1, r3
 8005642:	43db      	mvns	r3, r3
 8005644:	401a      	ands	r2, r3
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	fa93 f3a3 	rbit	r3, r3
 8005650:	61bb      	str	r3, [r7, #24]
  return result;
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	fab3 f383 	clz	r3, r3
 8005658:	b2db      	uxtb	r3, r3
 800565a:	005b      	lsls	r3, r3, #1
 800565c:	6879      	ldr	r1, [r7, #4]
 800565e:	fa01 f303 	lsl.w	r3, r1, r3
 8005662:	431a      	orrs	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8005668:	bf00      	nop
 800566a:	3724      	adds	r7, #36	@ 0x24
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8005674:	b480      	push	{r7}
 8005676:	b089      	sub	sp, #36	@ 0x24
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	68da      	ldr	r2, [r3, #12]
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	fa93 f3a3 	rbit	r3, r3
 800568e:	613b      	str	r3, [r7, #16]
  return result;
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	fab3 f383 	clz	r3, r3
 8005696:	b2db      	uxtb	r3, r3
 8005698:	005b      	lsls	r3, r3, #1
 800569a:	2103      	movs	r1, #3
 800569c:	fa01 f303 	lsl.w	r3, r1, r3
 80056a0:	43db      	mvns	r3, r3
 80056a2:	401a      	ands	r2, r3
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	fa93 f3a3 	rbit	r3, r3
 80056ae:	61bb      	str	r3, [r7, #24]
  return result;
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	fab3 f383 	clz	r3, r3
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	005b      	lsls	r3, r3, #1
 80056ba:	6879      	ldr	r1, [r7, #4]
 80056bc:	fa01 f303 	lsl.w	r3, r1, r3
 80056c0:	431a      	orrs	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	60da      	str	r2, [r3, #12]
}
 80056c6:	bf00      	nop
 80056c8:	3724      	adds	r7, #36	@ 0x24
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr

080056d2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b089      	sub	sp, #36	@ 0x24
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	60b9      	str	r1, [r7, #8]
 80056dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6a1a      	ldr	r2, [r3, #32]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	fa93 f3a3 	rbit	r3, r3
 80056ec:	613b      	str	r3, [r7, #16]
  return result;
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	fab3 f383 	clz	r3, r3
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	210f      	movs	r1, #15
 80056fa:	fa01 f303 	lsl.w	r3, r1, r3
 80056fe:	43db      	mvns	r3, r3
 8005700:	401a      	ands	r2, r3
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	fa93 f3a3 	rbit	r3, r3
 800570c:	61bb      	str	r3, [r7, #24]
  return result;
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	fab3 f383 	clz	r3, r3
 8005714:	b2db      	uxtb	r3, r3
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	6879      	ldr	r1, [r7, #4]
 800571a:	fa01 f303 	lsl.w	r3, r1, r3
 800571e:	431a      	orrs	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8005724:	bf00      	nop
 8005726:	3724      	adds	r7, #36	@ 0x24
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8005730:	b480      	push	{r7}
 8005732:	b089      	sub	sp, #36	@ 0x24
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	0a1b      	lsrs	r3, r3, #8
 8005744:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	fa93 f3a3 	rbit	r3, r3
 800574c:	613b      	str	r3, [r7, #16]
  return result;
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	fab3 f383 	clz	r3, r3
 8005754:	b2db      	uxtb	r3, r3
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	210f      	movs	r1, #15
 800575a:	fa01 f303 	lsl.w	r3, r1, r3
 800575e:	43db      	mvns	r3, r3
 8005760:	401a      	ands	r2, r3
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	0a1b      	lsrs	r3, r3, #8
 8005766:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	fa93 f3a3 	rbit	r3, r3
 800576e:	61bb      	str	r3, [r7, #24]
  return result;
 8005770:	69bb      	ldr	r3, [r7, #24]
 8005772:	fab3 f383 	clz	r3, r3
 8005776:	b2db      	uxtb	r3, r3
 8005778:	009b      	lsls	r3, r3, #2
 800577a:	6879      	ldr	r1, [r7, #4]
 800577c:	fa01 f303 	lsl.w	r3, r1, r3
 8005780:	431a      	orrs	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8005786:	bf00      	nop
 8005788:	3724      	adds	r7, #36	@ 0x24
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005792:	b580      	push	{r7, lr}
 8005794:	b088      	sub	sp, #32
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
 800579a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800579c:	2300      	movs	r3, #0
 800579e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	fa93 f3a3 	rbit	r3, r3
 80057b0:	613b      	str	r3, [r7, #16]
  return result;
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	fab3 f383 	clz	r3, r3
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80057bc:	e051      	b.n	8005862 <LL_GPIO_Init+0xd0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	2101      	movs	r1, #1
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	fa01 f303 	lsl.w	r3, r1, r3
 80057ca:	4013      	ands	r3, r2
 80057cc:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d043      	beq.n	800585c <LL_GPIO_Init+0xca>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d003      	beq.n	80057e4 <LL_GPIO_Init+0x52>
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	2b02      	cmp	r3, #2
 80057e2:	d10e      	bne.n	8005802 <LL_GPIO_Init+0x70>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	461a      	mov	r2, r3
 80057ea:	69b9      	ldr	r1, [r7, #24]
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f7ff ff12 	bl	8005616 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	6819      	ldr	r1, [r3, #0]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	461a      	mov	r2, r3
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f7ff fef2 	bl	80055e6 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	461a      	mov	r2, r3
 8005808:	69b9      	ldr	r1, [r7, #24]
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7ff ff32 	bl	8005674 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2b02      	cmp	r3, #2
 8005816:	d11a      	bne.n	800584e <LL_GPIO_Init+0xbc>
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	fa93 f3a3 	rbit	r3, r3
 8005822:	60bb      	str	r3, [r7, #8]
  return result;
 8005824:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8005826:	fab3 f383 	clz	r3, r3
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b07      	cmp	r3, #7
 800582e:	d807      	bhi.n	8005840 <LL_GPIO_Init+0xae>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	695b      	ldr	r3, [r3, #20]
 8005834:	461a      	mov	r2, r3
 8005836:	69b9      	ldr	r1, [r7, #24]
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f7ff ff4a 	bl	80056d2 <LL_GPIO_SetAFPin_0_7>
 800583e:	e006      	b.n	800584e <LL_GPIO_Init+0xbc>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	461a      	mov	r2, r3
 8005846:	69b9      	ldr	r1, [r7, #24]
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f7ff ff71 	bl	8005730 <LL_GPIO_SetAFPin_8_15>
        }
      }
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	461a      	mov	r2, r3
 8005854:	69b9      	ldr	r1, [r7, #24]
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7ff fe96 	bl	8005588 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	3301      	adds	r3, #1
 8005860:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	fa22 f303 	lsr.w	r3, r2, r3
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1a6      	bne.n	80057be <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3720      	adds	r7, #32
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800587c:	b480      	push	{r7}
 800587e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8005880:	4b06      	ldr	r3, [pc, #24]	@ (800589c <LL_RCC_HSI_IsReady+0x20>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b02      	cmp	r3, #2
 800588a:	bf0c      	ite	eq
 800588c:	2301      	moveq	r3, #1
 800588e:	2300      	movne	r3, #0
 8005890:	b2db      	uxtb	r3, r3
}
 8005892:	4618      	mov	r0, r3
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr
 800589c:	40023800 	.word	0x40023800

080058a0 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80058a0:	b480      	push	{r7}
 80058a2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 80058a4:	4b06      	ldr	r3, [pc, #24]	@ (80058c0 <LL_RCC_LSE_IsReady+0x20>)
 80058a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a8:	f003 0302 	and.w	r3, r3, #2
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	bf0c      	ite	eq
 80058b0:	2301      	moveq	r3, #1
 80058b2:	2300      	movne	r3, #0
 80058b4:	b2db      	uxtb	r3, r3
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr
 80058c0:	40023800 	.word	0x40023800

080058c4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80058c4:	b480      	push	{r7}
 80058c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80058c8:	4b04      	ldr	r3, [pc, #16]	@ (80058dc <LL_RCC_GetSysClkSource+0x18>)
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f003 030c 	and.w	r3, r3, #12
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	40023800 	.word	0x40023800

080058e0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80058e4:	4b04      	ldr	r3, [pc, #16]	@ (80058f8 <LL_RCC_GetAHBPrescaler+0x18>)
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	40023800 	.word	0x40023800

080058fc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80058fc:	b480      	push	{r7}
 80058fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005900:	4b04      	ldr	r3, [pc, #16]	@ (8005914 <LL_RCC_GetAPB1Prescaler+0x18>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8005908:	4618      	mov	r0, r3
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop
 8005914:	40023800 	.word	0x40023800

08005918 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8005918:	b480      	push	{r7}
 800591a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800591c:	4b04      	ldr	r3, [pc, #16]	@ (8005930 <LL_RCC_GetAPB2Prescaler+0x18>)
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005924:	4618      	mov	r0, r3
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	40023800 	.word	0x40023800

08005934 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, USARTx) | (USARTx << 16U));
 800593c:	4b06      	ldr	r3, [pc, #24]	@ (8005958 <LL_RCC_GetUSARTClockSource+0x24>)
 800593e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	401a      	ands	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	041b      	lsls	r3, r3, #16
 800594a:	4313      	orrs	r3, r2
}
 800594c:	4618      	mov	r0, r3
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	40023800 	.word	0x40023800

0800595c <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, UARTx) | (UARTx << 16U));
 8005964:	4b06      	ldr	r3, [pc, #24]	@ (8005980 <LL_RCC_GetUARTClockSource+0x24>)
 8005966:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	401a      	ands	r2, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	041b      	lsls	r3, r3, #16
 8005972:	4313      	orrs	r3, r2
}
 8005974:	4618      	mov	r0, r3
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr
 8005980:	40023800 	.word	0x40023800

08005984 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005984:	b480      	push	{r7}
 8005986:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005988:	4b04      	ldr	r3, [pc, #16]	@ (800599c <LL_RCC_PLL_GetMainSource+0x18>)
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8005990:	4618      	mov	r0, r3
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	40023800 	.word	0x40023800

080059a0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 50 and 432
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80059a0:	b480      	push	{r7}
 80059a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80059a4:	4b04      	ldr	r3, [pc, #16]	@ (80059b8 <LL_RCC_PLL_GetN+0x18>)
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	099b      	lsrs	r3, r3, #6
 80059aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	40023800 	.word	0x40023800

080059bc <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80059bc:	b480      	push	{r7}
 80059be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80059c0:	4b04      	ldr	r3, [pc, #16]	@ (80059d4 <LL_RCC_PLL_GetP+0x18>)
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	40023800 	.word	0x40023800

080059d8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80059d8:	b480      	push	{r7}
 80059da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80059dc:	4b04      	ldr	r3, [pc, #16]	@ (80059f0 <LL_RCC_PLL_GetDivider+0x18>)
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	40023800 	.word	0x40023800

080059f4 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART6_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80059fc:	2300      	movs	r3, #0
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2b03      	cmp	r3, #3
 8005a04:	d133      	bne.n	8005a6e <LL_RCC_GetUSARTClockFreq+0x7a>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f7ff ff94 	bl	8005934 <LL_RCC_GetUSARTClockSource>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8005a12:	d016      	beq.n	8005a42 <LL_RCC_GetUSARTClockFreq+0x4e>
 8005a14:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8005a18:	d81d      	bhi.n	8005a56 <LL_RCC_GetUSARTClockFreq+0x62>
 8005a1a:	4a70      	ldr	r2, [pc, #448]	@ (8005bdc <LL_RCC_GetUSARTClockFreq+0x1e8>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d003      	beq.n	8005a28 <LL_RCC_GetUSARTClockFreq+0x34>
 8005a20:	4a6f      	ldr	r2, [pc, #444]	@ (8005be0 <LL_RCC_GetUSARTClockFreq+0x1ec>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d004      	beq.n	8005a30 <LL_RCC_GetUSARTClockFreq+0x3c>
 8005a26:	e016      	b.n	8005a56 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8005a28:	f000 f9f2 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005a2c:	60f8      	str	r0, [r7, #12]
        break;
 8005a2e:	e0cf      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8005a30:	f7ff ff24 	bl	800587c <LL_RCC_HSI_IsReady>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f000 80bb 	beq.w	8005bb2 <LL_RCC_GetUSARTClockFreq+0x1be>
        {
          usart_frequency = HSI_VALUE;
 8005a3c:	4b69      	ldr	r3, [pc, #420]	@ (8005be4 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 8005a3e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005a40:	e0b7      	b.n	8005bb2 <LL_RCC_GetUSARTClockFreq+0x1be>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8005a42:	f7ff ff2d 	bl	80058a0 <LL_RCC_LSE_IsReady>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 80b4 	beq.w	8005bb6 <LL_RCC_GetUSARTClockFreq+0x1c2>
        {
          usart_frequency = LSE_VALUE;
 8005a4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a52:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005a54:	e0af      	b.n	8005bb6 <LL_RCC_GetUSARTClockFreq+0x1c2>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005a56:	f000 f9db 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f000 f9ff 	bl	8005e60 <RCC_GetHCLKClockFreq>
 8005a62:	4603      	mov	r3, r0
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 fa25 	bl	8005eb4 <RCC_GetPCLK2ClockFreq>
 8005a6a:	60f8      	str	r0, [r7, #12]
        break;
 8005a6c:	e0b0      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2b0c      	cmp	r3, #12
 8005a72:	d133      	bne.n	8005adc <LL_RCC_GetUSARTClockFreq+0xe8>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f7ff ff5d 	bl	8005934 <LL_RCC_GetUSARTClockSource>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8005a80:	d016      	beq.n	8005ab0 <LL_RCC_GetUSARTClockFreq+0xbc>
 8005a82:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8005a86:	d81d      	bhi.n	8005ac4 <LL_RCC_GetUSARTClockFreq+0xd0>
 8005a88:	4a57      	ldr	r2, [pc, #348]	@ (8005be8 <LL_RCC_GetUSARTClockFreq+0x1f4>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d003      	beq.n	8005a96 <LL_RCC_GetUSARTClockFreq+0xa2>
 8005a8e:	4a57      	ldr	r2, [pc, #348]	@ (8005bec <LL_RCC_GetUSARTClockFreq+0x1f8>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d004      	beq.n	8005a9e <LL_RCC_GetUSARTClockFreq+0xaa>
 8005a94:	e016      	b.n	8005ac4 <LL_RCC_GetUSARTClockFreq+0xd0>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8005a96:	f000 f9bb 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005a9a:	60f8      	str	r0, [r7, #12]
        break;
 8005a9c:	e098      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8005a9e:	f7ff feed 	bl	800587c <LL_RCC_HSI_IsReady>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f000 8088 	beq.w	8005bba <LL_RCC_GetUSARTClockFreq+0x1c6>
        {
          usart_frequency = HSI_VALUE;
 8005aaa:	4b4e      	ldr	r3, [pc, #312]	@ (8005be4 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 8005aac:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005aae:	e084      	b.n	8005bba <LL_RCC_GetUSARTClockFreq+0x1c6>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8005ab0:	f7ff fef6 	bl	80058a0 <LL_RCC_LSE_IsReady>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	f000 8081 	beq.w	8005bbe <LL_RCC_GetUSARTClockFreq+0x1ca>
        {
          usart_frequency = LSE_VALUE;
 8005abc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ac0:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005ac2:	e07c      	b.n	8005bbe <LL_RCC_GetUSARTClockFreq+0x1ca>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005ac4:	f000 f9a4 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 f9c8 	bl	8005e60 <RCC_GetHCLKClockFreq>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f000 f9da 	bl	8005e8c <RCC_GetPCLK1ClockFreq>
 8005ad8:	60f8      	str	r0, [r7, #12]
        break;
 8005ada:	e079      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
    }
  }
  else if (USARTxSource == LL_RCC_USART6_CLKSOURCE)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ae2:	d131      	bne.n	8005b48 <LL_RCC_GetUSARTClockFreq+0x154>
  {
    /* USART6CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f7ff ff25 	bl	8005934 <LL_RCC_GetUSARTClockSource>
 8005aea:	4603      	mov	r3, r0
 8005aec:	f1b3 2f0c 	cmp.w	r3, #201329664	@ 0xc000c00
 8005af0:	d015      	beq.n	8005b1e <LL_RCC_GetUSARTClockFreq+0x12a>
 8005af2:	f1b3 2f0c 	cmp.w	r3, #201329664	@ 0xc000c00
 8005af6:	d81b      	bhi.n	8005b30 <LL_RCC_GetUSARTClockFreq+0x13c>
 8005af8:	4a3d      	ldr	r2, [pc, #244]	@ (8005bf0 <LL_RCC_GetUSARTClockFreq+0x1fc>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d003      	beq.n	8005b06 <LL_RCC_GetUSARTClockFreq+0x112>
 8005afe:	4a3d      	ldr	r2, [pc, #244]	@ (8005bf4 <LL_RCC_GetUSARTClockFreq+0x200>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d004      	beq.n	8005b0e <LL_RCC_GetUSARTClockFreq+0x11a>
 8005b04:	e014      	b.n	8005b30 <LL_RCC_GetUSARTClockFreq+0x13c>
    {
      case LL_RCC_USART6_CLKSOURCE_SYSCLK: /* USART6 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8005b06:	f000 f983 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005b0a:	60f8      	str	r0, [r7, #12]
        break;
 8005b0c:	e060      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>

      case LL_RCC_USART6_CLKSOURCE_HSI:    /* USART6 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8005b0e:	f7ff feb5 	bl	800587c <LL_RCC_HSI_IsReady>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d054      	beq.n	8005bc2 <LL_RCC_GetUSARTClockFreq+0x1ce>
        {
          usart_frequency = HSI_VALUE;
 8005b18:	4b32      	ldr	r3, [pc, #200]	@ (8005be4 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 8005b1a:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005b1c:	e051      	b.n	8005bc2 <LL_RCC_GetUSARTClockFreq+0x1ce>

      case LL_RCC_USART6_CLKSOURCE_LSE:    /* USART6 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8005b1e:	f7ff febf 	bl	80058a0 <LL_RCC_LSE_IsReady>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d04e      	beq.n	8005bc6 <LL_RCC_GetUSARTClockFreq+0x1d2>
        {
          usart_frequency = LSE_VALUE;
 8005b28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b2c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005b2e:	e04a      	b.n	8005bc6 <LL_RCC_GetUSARTClockFreq+0x1d2>

      case LL_RCC_USART6_CLKSOURCE_PCLK2:  /* USART6 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005b30:	f000 f96e 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005b34:	4603      	mov	r3, r0
 8005b36:	4618      	mov	r0, r3
 8005b38:	f000 f992 	bl	8005e60 <RCC_GetHCLKClockFreq>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f000 f9b8 	bl	8005eb4 <RCC_GetPCLK2ClockFreq>
 8005b44:	60f8      	str	r0, [r7, #12]
        break;
 8005b46:	e043      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b30      	cmp	r3, #48	@ 0x30
 8005b4c:	d140      	bne.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f7ff fef0 	bl	8005934 <LL_RCC_GetUSARTClockSource>
 8005b54:	4603      	mov	r3, r0
 8005b56:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8005b5a:	d015      	beq.n	8005b88 <LL_RCC_GetUSARTClockFreq+0x194>
 8005b5c:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8005b60:	d81b      	bhi.n	8005b9a <LL_RCC_GetUSARTClockFreq+0x1a6>
 8005b62:	4a25      	ldr	r2, [pc, #148]	@ (8005bf8 <LL_RCC_GetUSARTClockFreq+0x204>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d003      	beq.n	8005b70 <LL_RCC_GetUSARTClockFreq+0x17c>
 8005b68:	4a24      	ldr	r2, [pc, #144]	@ (8005bfc <LL_RCC_GetUSARTClockFreq+0x208>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d004      	beq.n	8005b78 <LL_RCC_GetUSARTClockFreq+0x184>
 8005b6e:	e014      	b.n	8005b9a <LL_RCC_GetUSARTClockFreq+0x1a6>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8005b70:	f000 f94e 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005b74:	60f8      	str	r0, [r7, #12]
          break;
 8005b76:	e02b      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 8005b78:	f7ff fe80 	bl	800587c <LL_RCC_HSI_IsReady>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d023      	beq.n	8005bca <LL_RCC_GetUSARTClockFreq+0x1d6>
          {
            usart_frequency = HSI_VALUE;
 8005b82:	4b18      	ldr	r3, [pc, #96]	@ (8005be4 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 8005b84:	60fb      	str	r3, [r7, #12]
          }
          break;
 8005b86:	e020      	b.n	8005bca <LL_RCC_GetUSARTClockFreq+0x1d6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 8005b88:	f7ff fe8a 	bl	80058a0 <LL_RCC_LSE_IsReady>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d01d      	beq.n	8005bce <LL_RCC_GetUSARTClockFreq+0x1da>
          {
            usart_frequency = LSE_VALUE;
 8005b92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b96:	60fb      	str	r3, [r7, #12]
          }
          break;
 8005b98:	e019      	b.n	8005bce <LL_RCC_GetUSARTClockFreq+0x1da>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005b9a:	f000 f939 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f000 f95d 	bl	8005e60 <RCC_GetHCLKClockFreq>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f000 f96f 	bl	8005e8c <RCC_GetPCLK1ClockFreq>
 8005bae:	60f8      	str	r0, [r7, #12]
          break;
 8005bb0:	e00e      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 8005bb2:	bf00      	nop
 8005bb4:	e00c      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 8005bb6:	bf00      	nop
 8005bb8:	e00a      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 8005bba:	bf00      	nop
 8005bbc:	e008      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 8005bbe:	bf00      	nop
 8005bc0:	e006      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 8005bc2:	bf00      	nop
 8005bc4:	e004      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 8005bc6:	bf00      	nop
 8005bc8:	e002      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
          break;
 8005bca:	bf00      	nop
 8005bcc:	e000      	b.n	8005bd0 <LL_RCC_GetUSARTClockFreq+0x1dc>
          break;
 8005bce:	bf00      	nop
      }
    }
  }
  return usart_frequency;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	00030001 	.word	0x00030001
 8005be0:	00030002 	.word	0x00030002
 8005be4:	00f42400 	.word	0x00f42400
 8005be8:	000c0004 	.word	0x000c0004
 8005bec:	000c0008 	.word	0x000c0008
 8005bf0:	0c000400 	.word	0x0c000400
 8005bf4:	0c000800 	.word	0x0c000800
 8005bf8:	00300010 	.word	0x00300010
 8005bfc:	00300020 	.word	0x00300020

08005c00 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART8_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c10:	d133      	bne.n	8005c7a <LL_RCC_GetUARTClockFreq+0x7a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f7ff fea2 	bl	800595c <LL_RCC_GetUARTClockSource>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8005c1e:	d016      	beq.n	8005c4e <LL_RCC_GetUARTClockFreq+0x4e>
 8005c20:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8005c24:	d81d      	bhi.n	8005c62 <LL_RCC_GetUARTClockFreq+0x62>
 8005c26:	4a71      	ldr	r2, [pc, #452]	@ (8005dec <LL_RCC_GetUARTClockFreq+0x1ec>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d003      	beq.n	8005c34 <LL_RCC_GetUARTClockFreq+0x34>
 8005c2c:	4a70      	ldr	r2, [pc, #448]	@ (8005df0 <LL_RCC_GetUARTClockFreq+0x1f0>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d004      	beq.n	8005c3c <LL_RCC_GetUARTClockFreq+0x3c>
 8005c32:	e016      	b.n	8005c62 <LL_RCC_GetUARTClockFreq+0x62>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8005c34:	f000 f8ec 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005c38:	60f8      	str	r0, [r7, #12]
        break;
 8005c3a:	e0d1      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8005c3c:	f7ff fe1e 	bl	800587c <LL_RCC_HSI_IsReady>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f000 80bd 	beq.w	8005dc2 <LL_RCC_GetUARTClockFreq+0x1c2>
        {
          uart_frequency = HSI_VALUE;
 8005c48:	4b6a      	ldr	r3, [pc, #424]	@ (8005df4 <LL_RCC_GetUARTClockFreq+0x1f4>)
 8005c4a:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005c4c:	e0b9      	b.n	8005dc2 <LL_RCC_GetUARTClockFreq+0x1c2>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8005c4e:	f7ff fe27 	bl	80058a0 <LL_RCC_LSE_IsReady>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	f000 80b6 	beq.w	8005dc6 <LL_RCC_GetUARTClockFreq+0x1c6>
        {
          uart_frequency = LSE_VALUE;
 8005c5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c5e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005c60:	e0b1      	b.n	8005dc6 <LL_RCC_GetUARTClockFreq+0x1c6>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005c62:	f000 f8d5 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005c66:	4603      	mov	r3, r0
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f000 f8f9 	bl	8005e60 <RCC_GetHCLKClockFreq>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	4618      	mov	r0, r3
 8005c72:	f000 f90b 	bl	8005e8c <RCC_GetPCLK1ClockFreq>
 8005c76:	60f8      	str	r0, [r7, #12]
        break;
 8005c78:	e0b2      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
    }
  }
  else if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c80:	d133      	bne.n	8005cea <LL_RCC_GetUARTClockFreq+0xea>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7ff fe6a 	bl	800595c <LL_RCC_GetUARTClockSource>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8005c8e:	d016      	beq.n	8005cbe <LL_RCC_GetUARTClockFreq+0xbe>
 8005c90:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8005c94:	d81d      	bhi.n	8005cd2 <LL_RCC_GetUARTClockFreq+0xd2>
 8005c96:	4a58      	ldr	r2, [pc, #352]	@ (8005df8 <LL_RCC_GetUARTClockFreq+0x1f8>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d003      	beq.n	8005ca4 <LL_RCC_GetUARTClockFreq+0xa4>
 8005c9c:	4a57      	ldr	r2, [pc, #348]	@ (8005dfc <LL_RCC_GetUARTClockFreq+0x1fc>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d004      	beq.n	8005cac <LL_RCC_GetUARTClockFreq+0xac>
 8005ca2:	e016      	b.n	8005cd2 <LL_RCC_GetUARTClockFreq+0xd2>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8005ca4:	f000 f8b4 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005ca8:	60f8      	str	r0, [r7, #12]
        break;
 8005caa:	e099      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8005cac:	f7ff fde6 	bl	800587c <LL_RCC_HSI_IsReady>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 8089 	beq.w	8005dca <LL_RCC_GetUARTClockFreq+0x1ca>
        {
          uart_frequency = HSI_VALUE;
 8005cb8:	4b4e      	ldr	r3, [pc, #312]	@ (8005df4 <LL_RCC_GetUARTClockFreq+0x1f4>)
 8005cba:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005cbc:	e085      	b.n	8005dca <LL_RCC_GetUARTClockFreq+0x1ca>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8005cbe:	f7ff fdef 	bl	80058a0 <LL_RCC_LSE_IsReady>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	f000 8082 	beq.w	8005dce <LL_RCC_GetUARTClockFreq+0x1ce>
        {
          uart_frequency = LSE_VALUE;
 8005cca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cce:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005cd0:	e07d      	b.n	8005dce <LL_RCC_GetUARTClockFreq+0x1ce>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005cd2:	f000 f89d 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 f8c1 	bl	8005e60 <RCC_GetHCLKClockFreq>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f000 f8d3 	bl	8005e8c <RCC_GetPCLK1ClockFreq>
 8005ce6:	60f8      	str	r0, [r7, #12]
        break;
 8005ce8:	e07a      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
    }
  }
  else if (UARTxSource == LL_RCC_UART7_CLKSOURCE)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005cf0:	d131      	bne.n	8005d56 <LL_RCC_GetUARTClockFreq+0x156>
  {
    /* UART7CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f7ff fe32 	bl	800595c <LL_RCC_GetUARTClockSource>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	f1b3 2f30 	cmp.w	r3, #805318656	@ 0x30003000
 8005cfe:	d015      	beq.n	8005d2c <LL_RCC_GetUARTClockFreq+0x12c>
 8005d00:	f1b3 2f30 	cmp.w	r3, #805318656	@ 0x30003000
 8005d04:	d81b      	bhi.n	8005d3e <LL_RCC_GetUARTClockFreq+0x13e>
 8005d06:	4a3e      	ldr	r2, [pc, #248]	@ (8005e00 <LL_RCC_GetUARTClockFreq+0x200>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d003      	beq.n	8005d14 <LL_RCC_GetUARTClockFreq+0x114>
 8005d0c:	4a3d      	ldr	r2, [pc, #244]	@ (8005e04 <LL_RCC_GetUARTClockFreq+0x204>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d004      	beq.n	8005d1c <LL_RCC_GetUARTClockFreq+0x11c>
 8005d12:	e014      	b.n	8005d3e <LL_RCC_GetUARTClockFreq+0x13e>
    {
      case LL_RCC_UART7_CLKSOURCE_SYSCLK: /* UART7 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8005d14:	f000 f87c 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005d18:	60f8      	str	r0, [r7, #12]
        break;
 8005d1a:	e061      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>

      case LL_RCC_UART7_CLKSOURCE_HSI:    /* UART7 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8005d1c:	f7ff fdae 	bl	800587c <LL_RCC_HSI_IsReady>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d055      	beq.n	8005dd2 <LL_RCC_GetUARTClockFreq+0x1d2>
        {
          uart_frequency = HSI_VALUE;
 8005d26:	4b33      	ldr	r3, [pc, #204]	@ (8005df4 <LL_RCC_GetUARTClockFreq+0x1f4>)
 8005d28:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005d2a:	e052      	b.n	8005dd2 <LL_RCC_GetUARTClockFreq+0x1d2>

      case LL_RCC_UART7_CLKSOURCE_LSE:    /* UART7 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8005d2c:	f7ff fdb8 	bl	80058a0 <LL_RCC_LSE_IsReady>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d04f      	beq.n	8005dd6 <LL_RCC_GetUARTClockFreq+0x1d6>
        {
          uart_frequency = LSE_VALUE;
 8005d36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d3a:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005d3c:	e04b      	b.n	8005dd6 <LL_RCC_GetUARTClockFreq+0x1d6>

      case LL_RCC_UART7_CLKSOURCE_PCLK1:  /* UART7 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005d3e:	f000 f867 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005d42:	4603      	mov	r3, r0
 8005d44:	4618      	mov	r0, r3
 8005d46:	f000 f88b 	bl	8005e60 <RCC_GetHCLKClockFreq>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 f89d 	bl	8005e8c <RCC_GetPCLK1ClockFreq>
 8005d52:	60f8      	str	r0, [r7, #12]
        break;
 8005d54:	e044      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
    }
  }
  else
  {
    if (UARTxSource == LL_RCC_UART8_CLKSOURCE)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005d5c:	d140      	bne.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
    {
      /* UART8CLK clock frequency */
      switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7ff fdfc 	bl	800595c <LL_RCC_GetUARTClockSource>
 8005d64:	4603      	mov	r3, r0
 8005d66:	f1b3 2fc0 	cmp.w	r3, #3221274624	@ 0xc000c000
 8005d6a:	d015      	beq.n	8005d98 <LL_RCC_GetUARTClockFreq+0x198>
 8005d6c:	f1b3 2fc0 	cmp.w	r3, #3221274624	@ 0xc000c000
 8005d70:	d81b      	bhi.n	8005daa <LL_RCC_GetUARTClockFreq+0x1aa>
 8005d72:	4a25      	ldr	r2, [pc, #148]	@ (8005e08 <LL_RCC_GetUARTClockFreq+0x208>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d003      	beq.n	8005d80 <LL_RCC_GetUARTClockFreq+0x180>
 8005d78:	4a24      	ldr	r2, [pc, #144]	@ (8005e0c <LL_RCC_GetUARTClockFreq+0x20c>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d004      	beq.n	8005d88 <LL_RCC_GetUARTClockFreq+0x188>
 8005d7e:	e014      	b.n	8005daa <LL_RCC_GetUARTClockFreq+0x1aa>
      {
        case LL_RCC_UART8_CLKSOURCE_SYSCLK: /* UART8 Clock is System Clock */
          uart_frequency = RCC_GetSystemClockFreq();
 8005d80:	f000 f846 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005d84:	60f8      	str	r0, [r7, #12]
          break;
 8005d86:	e02b      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>

        case LL_RCC_UART8_CLKSOURCE_HSI:    /* UART8 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 8005d88:	f7ff fd78 	bl	800587c <LL_RCC_HSI_IsReady>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d023      	beq.n	8005dda <LL_RCC_GetUARTClockFreq+0x1da>
          {
            uart_frequency = HSI_VALUE;
 8005d92:	4b18      	ldr	r3, [pc, #96]	@ (8005df4 <LL_RCC_GetUARTClockFreq+0x1f4>)
 8005d94:	60fb      	str	r3, [r7, #12]
          }
          break;
 8005d96:	e020      	b.n	8005dda <LL_RCC_GetUARTClockFreq+0x1da>

        case LL_RCC_UART8_CLKSOURCE_LSE:    /* UART8 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 8005d98:	f7ff fd82 	bl	80058a0 <LL_RCC_LSE_IsReady>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d01d      	beq.n	8005dde <LL_RCC_GetUARTClockFreq+0x1de>
          {
            uart_frequency = LSE_VALUE;
 8005da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005da6:	60fb      	str	r3, [r7, #12]
          }
          break;
 8005da8:	e019      	b.n	8005dde <LL_RCC_GetUARTClockFreq+0x1de>

        case LL_RCC_UART8_CLKSOURCE_PCLK1:  /* UART8 Clock is PCLK1 */
        default:
          uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005daa:	f000 f831 	bl	8005e10 <RCC_GetSystemClockFreq>
 8005dae:	4603      	mov	r3, r0
 8005db0:	4618      	mov	r0, r3
 8005db2:	f000 f855 	bl	8005e60 <RCC_GetHCLKClockFreq>
 8005db6:	4603      	mov	r3, r0
 8005db8:	4618      	mov	r0, r3
 8005dba:	f000 f867 	bl	8005e8c <RCC_GetPCLK1ClockFreq>
 8005dbe:	60f8      	str	r0, [r7, #12]
          break;
 8005dc0:	e00e      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 8005dc2:	bf00      	nop
 8005dc4:	e00c      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 8005dc6:	bf00      	nop
 8005dc8:	e00a      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 8005dca:	bf00      	nop
 8005dcc:	e008      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 8005dce:	bf00      	nop
 8005dd0:	e006      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 8005dd2:	bf00      	nop
 8005dd4:	e004      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 8005dd6:	bf00      	nop
 8005dd8:	e002      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
          break;
 8005dda:	bf00      	nop
 8005ddc:	e000      	b.n	8005de0 <LL_RCC_GetUARTClockFreq+0x1e0>
          break;
 8005dde:	bf00      	nop
      }
    }
  }
  return uart_frequency;
 8005de0:	68fb      	ldr	r3, [r7, #12]
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3710      	adds	r7, #16
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	00c00040 	.word	0x00c00040
 8005df0:	00c00080 	.word	0x00c00080
 8005df4:	00f42400 	.word	0x00f42400
 8005df8:	03000100 	.word	0x03000100
 8005dfc:	03000200 	.word	0x03000200
 8005e00:	30001000 	.word	0x30001000
 8005e04:	30002000 	.word	0x30002000
 8005e08:	c0004000 	.word	0xc0004000
 8005e0c:	c0008000 	.word	0xc0008000

08005e10 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8005e16:	2300      	movs	r3, #0
 8005e18:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8005e1a:	f7ff fd53 	bl	80058c4 <LL_RCC_GetSysClkSource>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d00c      	beq.n	8005e3e <RCC_GetSystemClockFreq+0x2e>
 8005e24:	2b08      	cmp	r3, #8
 8005e26:	d80e      	bhi.n	8005e46 <RCC_GetSystemClockFreq+0x36>
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d002      	beq.n	8005e32 <RCC_GetSystemClockFreq+0x22>
 8005e2c:	2b04      	cmp	r3, #4
 8005e2e:	d003      	beq.n	8005e38 <RCC_GetSystemClockFreq+0x28>
 8005e30:	e009      	b.n	8005e46 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005e32:	4b09      	ldr	r3, [pc, #36]	@ (8005e58 <RCC_GetSystemClockFreq+0x48>)
 8005e34:	607b      	str	r3, [r7, #4]
      break;
 8005e36:	e009      	b.n	8005e4c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8005e38:	4b08      	ldr	r3, [pc, #32]	@ (8005e5c <RCC_GetSystemClockFreq+0x4c>)
 8005e3a:	607b      	str	r3, [r7, #4]
      break;
 8005e3c:	e006      	b.n	8005e4c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8005e3e:	f000 f84d 	bl	8005edc <RCC_PLL_GetFreqDomain_SYS>
 8005e42:	6078      	str	r0, [r7, #4]
      break;
 8005e44:	e002      	b.n	8005e4c <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8005e46:	4b04      	ldr	r3, [pc, #16]	@ (8005e58 <RCC_GetSystemClockFreq+0x48>)
 8005e48:	607b      	str	r3, [r7, #4]
      break;
 8005e4a:	bf00      	nop
  }

  return frequency;
 8005e4c:	687b      	ldr	r3, [r7, #4]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3708      	adds	r7, #8
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	00f42400 	.word	0x00f42400
 8005e5c:	017d7840 	.word	0x017d7840

08005e60 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005e68:	f7ff fd3a 	bl	80058e0 <LL_RCC_GetAHBPrescaler>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	091b      	lsrs	r3, r3, #4
 8005e70:	f003 030f 	and.w	r3, r3, #15
 8005e74:	4a04      	ldr	r2, [pc, #16]	@ (8005e88 <RCC_GetHCLKClockFreq+0x28>)
 8005e76:	5cd3      	ldrb	r3, [r2, r3]
 8005e78:	461a      	mov	r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	40d3      	lsrs	r3, r2
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3708      	adds	r7, #8
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	08010558 	.word	0x08010558

08005e8c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b082      	sub	sp, #8
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005e94:	f7ff fd32 	bl	80058fc <LL_RCC_GetAPB1Prescaler>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	0a9b      	lsrs	r3, r3, #10
 8005e9c:	4a04      	ldr	r2, [pc, #16]	@ (8005eb0 <RCC_GetPCLK1ClockFreq+0x24>)
 8005e9e:	5cd3      	ldrb	r3, [r2, r3]
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	40d3      	lsrs	r3, r2
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3708      	adds	r7, #8
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	08010568 	.word	0x08010568

08005eb4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8005ebc:	f7ff fd2c 	bl	8005918 <LL_RCC_GetAPB2Prescaler>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	0b5b      	lsrs	r3, r3, #13
 8005ec4:	4a04      	ldr	r2, [pc, #16]	@ (8005ed8 <RCC_GetPCLK2ClockFreq+0x24>)
 8005ec6:	5cd3      	ldrb	r3, [r2, r3]
 8005ec8:	461a      	mov	r2, r3
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	40d3      	lsrs	r3, r2
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3708      	adds	r7, #8
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	08010568 	.word	0x08010568

08005edc <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8005edc:	b590      	push	{r4, r7, lr}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	607b      	str	r3, [r7, #4]
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8005eea:	f7ff fd4b 	bl	8005984 <LL_RCC_PLL_GetMainSource>
 8005eee:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d004      	beq.n	8005f00 <RCC_PLL_GetFreqDomain_SYS+0x24>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005efc:	d003      	beq.n	8005f06 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8005efe:	e005      	b.n	8005f0c <RCC_PLL_GetFreqDomain_SYS+0x30>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8005f00:	4b0f      	ldr	r3, [pc, #60]	@ (8005f40 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8005f02:	607b      	str	r3, [r7, #4]
      break;
 8005f04:	e005      	b.n	8005f12 <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8005f06:	4b0f      	ldr	r3, [pc, #60]	@ (8005f44 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 8005f08:	607b      	str	r3, [r7, #4]
      break;
 8005f0a:	e002      	b.n	8005f12 <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
      pllinputfreq = HSI_VALUE;
 8005f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f40 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8005f0e:	607b      	str	r3, [r7, #4]
      break;
 8005f10:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005f12:	f7ff fd61 	bl	80059d8 <LL_RCC_PLL_GetDivider>
 8005f16:	4602      	mov	r2, r0
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	fbb3 f4f2 	udiv	r4, r3, r2
 8005f1e:	f7ff fd3f 	bl	80059a0 <LL_RCC_PLL_GetN>
 8005f22:	4603      	mov	r3, r0
 8005f24:	fb03 f404 	mul.w	r4, r3, r4
 8005f28:	f7ff fd48 	bl	80059bc <LL_RCC_PLL_GetP>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	0c1b      	lsrs	r3, r3, #16
 8005f30:	3301      	adds	r3, #1
 8005f32:	005b      	lsls	r3, r3, #1
 8005f34:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd90      	pop	{r4, r7, pc}
 8005f40:	00f42400 	.word	0x00f42400
 8005f44:	017d7840 	.word	0x017d7840

08005f48 <LL_USART_IsEnabled>:
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d101      	bne.n	8005f60 <LL_USART_IsEnabled+0x18>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e000      	b.n	8005f62 <LL_USART_IsEnabled+0x1a>
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	370c      	adds	r7, #12
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr

08005f6e <LL_USART_SetStopBitsLength>:
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b083      	sub	sp, #12
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
 8005f76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	431a      	orrs	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	605a      	str	r2, [r3, #4]
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <LL_USART_SetHWFlowCtrl>:
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	431a      	orrs	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	609a      	str	r2, [r3, #8]
}
 8005fae:	bf00      	nop
 8005fb0:	370c      	adds	r7, #12
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr

08005fba <LL_USART_SetBaudRate>:
{
 8005fba:	b480      	push	{r7}
 8005fbc:	b087      	sub	sp, #28
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	60f8      	str	r0, [r7, #12]
 8005fc2:	60b9      	str	r1, [r7, #8]
 8005fc4:	607a      	str	r2, [r7, #4]
 8005fc6:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fce:	d11a      	bne.n	8006006 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	005a      	lsls	r2, r3, #1
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	085b      	lsrs	r3, r3, #1
 8005fd8:	441a      	add	r2, r3
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8005fea:	4013      	ands	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	085b      	lsrs	r3, r3, #1
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	f003 0307 	and.w	r3, r3, #7
 8005ff8:	693a      	ldr	r2, [r7, #16]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	60da      	str	r2, [r3, #12]
}
 8006004:	e00a      	b.n	800601c <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	085a      	lsrs	r2, r3, #1
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	441a      	add	r2, r3
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	fbb2 f3f3 	udiv	r3, r2, r3
 8006014:	b29b      	uxth	r3, r3
 8006016:	461a      	mov	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	60da      	str	r2, [r3, #12]
}
 800601c:	bf00      	nop
 800601e:	371c      	adds	r7, #28
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8006036:	2300      	movs	r3, #0
 8006038:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f7ff ff84 	bl	8005f48 <LL_USART_IsEnabled>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d179      	bne.n	800613a <LL_USART_Init+0x112>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	4b3e      	ldr	r3, [pc, #248]	@ (8006144 <LL_USART_Init+0x11c>)
 800604c:	4013      	ands	r3, r2
 800604e:	683a      	ldr	r2, [r7, #0]
 8006050:	6851      	ldr	r1, [r2, #4]
 8006052:	683a      	ldr	r2, [r7, #0]
 8006054:	68d2      	ldr	r2, [r2, #12]
 8006056:	4311      	orrs	r1, r2
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	6912      	ldr	r2, [r2, #16]
 800605c:	4311      	orrs	r1, r2
 800605e:	683a      	ldr	r2, [r7, #0]
 8006060:	6992      	ldr	r2, [r2, #24]
 8006062:	430a      	orrs	r2, r1
 8006064:	431a      	orrs	r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	4619      	mov	r1, r3
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f7ff ff7c 	bl	8005f6e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	4619      	mov	r1, r3
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f7ff ff89 	bl	8005f94 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a30      	ldr	r2, [pc, #192]	@ (8006148 <LL_USART_Init+0x120>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d104      	bne.n	8006094 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800608a:	2003      	movs	r0, #3
 800608c:	f7ff fcb2 	bl	80059f4 <LL_RCC_GetUSARTClockFreq>
 8006090:	60b8      	str	r0, [r7, #8]
 8006092:	e041      	b.n	8006118 <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART2)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a2d      	ldr	r2, [pc, #180]	@ (800614c <LL_USART_Init+0x124>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d104      	bne.n	80060a6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800609c:	200c      	movs	r0, #12
 800609e:	f7ff fca9 	bl	80059f4 <LL_RCC_GetUSARTClockFreq>
 80060a2:	60b8      	str	r0, [r7, #8]
 80060a4:	e038      	b.n	8006118 <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART3)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a29      	ldr	r2, [pc, #164]	@ (8006150 <LL_USART_Init+0x128>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d104      	bne.n	80060b8 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80060ae:	2030      	movs	r0, #48	@ 0x30
 80060b0:	f7ff fca0 	bl	80059f4 <LL_RCC_GetUSARTClockFreq>
 80060b4:	60b8      	str	r0, [r7, #8]
 80060b6:	e02f      	b.n	8006118 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART4)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4a26      	ldr	r2, [pc, #152]	@ (8006154 <LL_USART_Init+0x12c>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d104      	bne.n	80060ca <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80060c0:	20c0      	movs	r0, #192	@ 0xc0
 80060c2:	f7ff fd9d 	bl	8005c00 <LL_RCC_GetUARTClockFreq>
 80060c6:	60b8      	str	r0, [r7, #8]
 80060c8:	e026      	b.n	8006118 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART5)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a22      	ldr	r2, [pc, #136]	@ (8006158 <LL_USART_Init+0x130>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d105      	bne.n	80060de <LL_USART_Init+0xb6>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80060d2:	f44f 7040 	mov.w	r0, #768	@ 0x300
 80060d6:	f7ff fd93 	bl	8005c00 <LL_RCC_GetUARTClockFreq>
 80060da:	60b8      	str	r0, [r7, #8]
 80060dc:	e01c      	b.n	8006118 <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART6)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a1e      	ldr	r2, [pc, #120]	@ (800615c <LL_USART_Init+0x134>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d105      	bne.n	80060f2 <LL_USART_Init+0xca>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART6_CLKSOURCE);
 80060e6:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80060ea:	f7ff fc83 	bl	80059f4 <LL_RCC_GetUSARTClockFreq>
 80060ee:	60b8      	str	r0, [r7, #8]
 80060f0:	e012      	b.n	8006118 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART7)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a1a      	ldr	r2, [pc, #104]	@ (8006160 <LL_USART_Init+0x138>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d105      	bne.n	8006106 <LL_USART_Init+0xde>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART7_CLKSOURCE);
 80060fa:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 80060fe:	f7ff fd7f 	bl	8005c00 <LL_RCC_GetUARTClockFreq>
 8006102:	60b8      	str	r0, [r7, #8]
 8006104:	e008      	b.n	8006118 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART8)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a16      	ldr	r2, [pc, #88]	@ (8006164 <LL_USART_Init+0x13c>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d104      	bne.n	8006118 <LL_USART_Init+0xf0>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART8_CLKSOURCE);
 800610e:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8006112:	f7ff fd75 	bl	8005c00 <LL_RCC_GetUARTClockFreq>
 8006116:	60b8      	str	r0, [r7, #8]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00d      	beq.n	800613a <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d009      	beq.n	800613a <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 8006126:	2300      	movs	r3, #0
 8006128:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8006132:	68b9      	ldr	r1, [r7, #8]
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7ff ff40 	bl	8005fba <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800613a:	7bfb      	ldrb	r3, [r7, #15]
}
 800613c:	4618      	mov	r0, r3
 800613e:	3710      	adds	r7, #16
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	efff69f3 	.word	0xefff69f3
 8006148:	40011000 	.word	0x40011000
 800614c:	40004400 	.word	0x40004400
 8006150:	40004800 	.word	0x40004800
 8006154:	40004c00 	.word	0x40004c00
 8006158:	40005000 	.word	0x40005000
 800615c:	40011400 	.word	0x40011400
 8006160:	40007800 	.word	0x40007800
 8006164:	40007c00 	.word	0x40007c00

08006168 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006168:	b084      	sub	sp, #16
 800616a:	b580      	push	{r7, lr}
 800616c:	b084      	sub	sp, #16
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
 8006172:	f107 001c 	add.w	r0, r7, #28
 8006176:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800617a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800617e:	2b01      	cmp	r3, #1
 8006180:	d121      	bne.n	80061c6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006186:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	68da      	ldr	r2, [r3, #12]
 8006192:	4b21      	ldr	r3, [pc, #132]	@ (8006218 <USB_CoreInit+0xb0>)
 8006194:	4013      	ands	r3, r2
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80061a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d105      	bne.n	80061ba <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f001 fae2 	bl	8007784 <USB_CoreReset>
 80061c0:	4603      	mov	r3, r0
 80061c2:	73fb      	strb	r3, [r7, #15]
 80061c4:	e010      	b.n	80061e8 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f001 fad6 	bl	8007784 <USB_CoreReset>
 80061d8:	4603      	mov	r3, r0
 80061da:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061e0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80061e8:	7fbb      	ldrb	r3, [r7, #30]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d10b      	bne.n	8006206 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f043 0206 	orr.w	r2, r3, #6
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f043 0220 	orr.w	r2, r3, #32
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006206:	7bfb      	ldrb	r3, [r7, #15]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006212:	b004      	add	sp, #16
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	ffbdffbf 	.word	0xffbdffbf

0800621c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800621c:	b480      	push	{r7}
 800621e:	b087      	sub	sp, #28
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	4613      	mov	r3, r2
 8006228:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800622a:	79fb      	ldrb	r3, [r7, #7]
 800622c:	2b02      	cmp	r3, #2
 800622e:	d165      	bne.n	80062fc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	4a41      	ldr	r2, [pc, #260]	@ (8006338 <USB_SetTurnaroundTime+0x11c>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d906      	bls.n	8006246 <USB_SetTurnaroundTime+0x2a>
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	4a40      	ldr	r2, [pc, #256]	@ (800633c <USB_SetTurnaroundTime+0x120>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d202      	bcs.n	8006246 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006240:	230f      	movs	r3, #15
 8006242:	617b      	str	r3, [r7, #20]
 8006244:	e062      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	4a3c      	ldr	r2, [pc, #240]	@ (800633c <USB_SetTurnaroundTime+0x120>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d306      	bcc.n	800625c <USB_SetTurnaroundTime+0x40>
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	4a3b      	ldr	r2, [pc, #236]	@ (8006340 <USB_SetTurnaroundTime+0x124>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d202      	bcs.n	800625c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006256:	230e      	movs	r3, #14
 8006258:	617b      	str	r3, [r7, #20]
 800625a:	e057      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	4a38      	ldr	r2, [pc, #224]	@ (8006340 <USB_SetTurnaroundTime+0x124>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d306      	bcc.n	8006272 <USB_SetTurnaroundTime+0x56>
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	4a37      	ldr	r2, [pc, #220]	@ (8006344 <USB_SetTurnaroundTime+0x128>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d202      	bcs.n	8006272 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800626c:	230d      	movs	r3, #13
 800626e:	617b      	str	r3, [r7, #20]
 8006270:	e04c      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	4a33      	ldr	r2, [pc, #204]	@ (8006344 <USB_SetTurnaroundTime+0x128>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d306      	bcc.n	8006288 <USB_SetTurnaroundTime+0x6c>
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	4a32      	ldr	r2, [pc, #200]	@ (8006348 <USB_SetTurnaroundTime+0x12c>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d802      	bhi.n	8006288 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006282:	230c      	movs	r3, #12
 8006284:	617b      	str	r3, [r7, #20]
 8006286:	e041      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	4a2f      	ldr	r2, [pc, #188]	@ (8006348 <USB_SetTurnaroundTime+0x12c>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d906      	bls.n	800629e <USB_SetTurnaroundTime+0x82>
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	4a2e      	ldr	r2, [pc, #184]	@ (800634c <USB_SetTurnaroundTime+0x130>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d802      	bhi.n	800629e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006298:	230b      	movs	r3, #11
 800629a:	617b      	str	r3, [r7, #20]
 800629c:	e036      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	4a2a      	ldr	r2, [pc, #168]	@ (800634c <USB_SetTurnaroundTime+0x130>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d906      	bls.n	80062b4 <USB_SetTurnaroundTime+0x98>
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	4a29      	ldr	r2, [pc, #164]	@ (8006350 <USB_SetTurnaroundTime+0x134>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d802      	bhi.n	80062b4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80062ae:	230a      	movs	r3, #10
 80062b0:	617b      	str	r3, [r7, #20]
 80062b2:	e02b      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	4a26      	ldr	r2, [pc, #152]	@ (8006350 <USB_SetTurnaroundTime+0x134>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d906      	bls.n	80062ca <USB_SetTurnaroundTime+0xae>
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	4a25      	ldr	r2, [pc, #148]	@ (8006354 <USB_SetTurnaroundTime+0x138>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d202      	bcs.n	80062ca <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80062c4:	2309      	movs	r3, #9
 80062c6:	617b      	str	r3, [r7, #20]
 80062c8:	e020      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	4a21      	ldr	r2, [pc, #132]	@ (8006354 <USB_SetTurnaroundTime+0x138>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d306      	bcc.n	80062e0 <USB_SetTurnaroundTime+0xc4>
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	4a20      	ldr	r2, [pc, #128]	@ (8006358 <USB_SetTurnaroundTime+0x13c>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d802      	bhi.n	80062e0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80062da:	2308      	movs	r3, #8
 80062dc:	617b      	str	r3, [r7, #20]
 80062de:	e015      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	4a1d      	ldr	r2, [pc, #116]	@ (8006358 <USB_SetTurnaroundTime+0x13c>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d906      	bls.n	80062f6 <USB_SetTurnaroundTime+0xda>
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	4a1c      	ldr	r2, [pc, #112]	@ (800635c <USB_SetTurnaroundTime+0x140>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d202      	bcs.n	80062f6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80062f0:	2307      	movs	r3, #7
 80062f2:	617b      	str	r3, [r7, #20]
 80062f4:	e00a      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80062f6:	2306      	movs	r3, #6
 80062f8:	617b      	str	r3, [r7, #20]
 80062fa:	e007      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80062fc:	79fb      	ldrb	r3, [r7, #7]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d102      	bne.n	8006308 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006302:	2309      	movs	r3, #9
 8006304:	617b      	str	r3, [r7, #20]
 8006306:	e001      	b.n	800630c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006308:	2309      	movs	r3, #9
 800630a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	68da      	ldr	r2, [r3, #12]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	029b      	lsls	r3, r3, #10
 8006320:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006324:	431a      	orrs	r2, r3
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	371c      	adds	r7, #28
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr
 8006338:	00d8acbf 	.word	0x00d8acbf
 800633c:	00e4e1c0 	.word	0x00e4e1c0
 8006340:	00f42400 	.word	0x00f42400
 8006344:	01067380 	.word	0x01067380
 8006348:	011a499f 	.word	0x011a499f
 800634c:	01312cff 	.word	0x01312cff
 8006350:	014ca43f 	.word	0x014ca43f
 8006354:	016e3600 	.word	0x016e3600
 8006358:	01a6ab1f 	.word	0x01a6ab1f
 800635c:	01e84800 	.word	0x01e84800

08006360 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	f043 0201 	orr.w	r2, r3, #1
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f023 0201 	bic.w	r2, r3, #1
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006396:	2300      	movs	r3, #0
}
 8006398:	4618      	mov	r0, r3
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	460b      	mov	r3, r1
 80063ae:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80063c0:	78fb      	ldrb	r3, [r7, #3]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d115      	bne.n	80063f2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80063d2:	200a      	movs	r0, #10
 80063d4:	f7fb fd02 	bl	8001ddc <HAL_Delay>
      ms += 10U;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	330a      	adds	r3, #10
 80063dc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f001 f93f 	bl	8007662 <USB_GetMode>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d01e      	beq.n	8006428 <USB_SetCurrentMode+0x84>
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2bc7      	cmp	r3, #199	@ 0xc7
 80063ee:	d9f0      	bls.n	80063d2 <USB_SetCurrentMode+0x2e>
 80063f0:	e01a      	b.n	8006428 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80063f2:	78fb      	ldrb	r3, [r7, #3]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d115      	bne.n	8006424 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006404:	200a      	movs	r0, #10
 8006406:	f7fb fce9 	bl	8001ddc <HAL_Delay>
      ms += 10U;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	330a      	adds	r3, #10
 800640e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f001 f926 	bl	8007662 <USB_GetMode>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d005      	beq.n	8006428 <USB_SetCurrentMode+0x84>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006420:	d9f0      	bls.n	8006404 <USB_SetCurrentMode+0x60>
 8006422:	e001      	b.n	8006428 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e005      	b.n	8006434 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2bc8      	cmp	r3, #200	@ 0xc8
 800642c:	d101      	bne.n	8006432 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e000      	b.n	8006434 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3710      	adds	r7, #16
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}

0800643c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800643c:	b084      	sub	sp, #16
 800643e:	b580      	push	{r7, lr}
 8006440:	b086      	sub	sp, #24
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
 8006446:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800644a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800644e:	2300      	movs	r3, #0
 8006450:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006456:	2300      	movs	r3, #0
 8006458:	613b      	str	r3, [r7, #16]
 800645a:	e009      	b.n	8006470 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	3340      	adds	r3, #64	@ 0x40
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	4413      	add	r3, r2
 8006466:	2200      	movs	r2, #0
 8006468:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	3301      	adds	r3, #1
 800646e:	613b      	str	r3, [r7, #16]
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	2b0e      	cmp	r3, #14
 8006474:	d9f2      	bls.n	800645c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006476:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800647a:	2b00      	cmp	r3, #0
 800647c:	d11c      	bne.n	80064b8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800648c:	f043 0302 	orr.w	r3, r3, #2
 8006490:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006496:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	e005      	b.n	80064c4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064bc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80064ca:	461a      	mov	r2, r3
 80064cc:	2300      	movs	r3, #0
 80064ce:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80064d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d10d      	bne.n	80064f4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80064d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d104      	bne.n	80064ea <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80064e0:	2100      	movs	r1, #0
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 f968 	bl	80067b8 <USB_SetDevSpeed>
 80064e8:	e008      	b.n	80064fc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80064ea:	2101      	movs	r1, #1
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f963 	bl	80067b8 <USB_SetDevSpeed>
 80064f2:	e003      	b.n	80064fc <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80064f4:	2103      	movs	r1, #3
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 f95e 	bl	80067b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80064fc:	2110      	movs	r1, #16
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f8fa 	bl	80066f8 <USB_FlushTxFifo>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d001      	beq.n	800650e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 f924 	bl	800675c <USB_FlushRxFifo>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d001      	beq.n	800651e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006524:	461a      	mov	r2, r3
 8006526:	2300      	movs	r3, #0
 8006528:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006530:	461a      	mov	r2, r3
 8006532:	2300      	movs	r3, #0
 8006534:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800653c:	461a      	mov	r2, r3
 800653e:	2300      	movs	r3, #0
 8006540:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006542:	2300      	movs	r3, #0
 8006544:	613b      	str	r3, [r7, #16]
 8006546:	e043      	b.n	80065d0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	4413      	add	r3, r2
 8006550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800655a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800655e:	d118      	bne.n	8006592 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d10a      	bne.n	800657c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	4413      	add	r3, r2
 800656e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006572:	461a      	mov	r2, r3
 8006574:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006578:	6013      	str	r3, [r2, #0]
 800657a:	e013      	b.n	80065a4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	015a      	lsls	r2, r3, #5
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	4413      	add	r3, r2
 8006584:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006588:	461a      	mov	r2, r3
 800658a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800658e:	6013      	str	r3, [r2, #0]
 8006590:	e008      	b.n	80065a4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	015a      	lsls	r2, r3, #5
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	4413      	add	r3, r2
 800659a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800659e:	461a      	mov	r2, r3
 80065a0:	2300      	movs	r3, #0
 80065a2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	015a      	lsls	r2, r3, #5
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	4413      	add	r3, r2
 80065ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065b0:	461a      	mov	r2, r3
 80065b2:	2300      	movs	r3, #0
 80065b4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	015a      	lsls	r2, r3, #5
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	4413      	add	r3, r2
 80065be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065c2:	461a      	mov	r2, r3
 80065c4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80065c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	3301      	adds	r3, #1
 80065ce:	613b      	str	r3, [r7, #16]
 80065d0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80065d4:	461a      	mov	r2, r3
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	4293      	cmp	r3, r2
 80065da:	d3b5      	bcc.n	8006548 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80065dc:	2300      	movs	r3, #0
 80065de:	613b      	str	r3, [r7, #16]
 80065e0:	e043      	b.n	800666a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	015a      	lsls	r2, r3, #5
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	4413      	add	r3, r2
 80065ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065f8:	d118      	bne.n	800662c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10a      	bne.n	8006616 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	015a      	lsls	r2, r3, #5
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	4413      	add	r3, r2
 8006608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800660c:	461a      	mov	r2, r3
 800660e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006612:	6013      	str	r3, [r2, #0]
 8006614:	e013      	b.n	800663e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	015a      	lsls	r2, r3, #5
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	4413      	add	r3, r2
 800661e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006622:	461a      	mov	r2, r3
 8006624:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006628:	6013      	str	r3, [r2, #0]
 800662a:	e008      	b.n	800663e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	015a      	lsls	r2, r3, #5
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	4413      	add	r3, r2
 8006634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006638:	461a      	mov	r2, r3
 800663a:	2300      	movs	r3, #0
 800663c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	015a      	lsls	r2, r3, #5
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	4413      	add	r3, r2
 8006646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800664a:	461a      	mov	r2, r3
 800664c:	2300      	movs	r3, #0
 800664e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	015a      	lsls	r2, r3, #5
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	4413      	add	r3, r2
 8006658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800665c:	461a      	mov	r2, r3
 800665e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006662:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	3301      	adds	r3, #1
 8006668:	613b      	str	r3, [r7, #16]
 800666a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800666e:	461a      	mov	r2, r3
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	4293      	cmp	r3, r2
 8006674:	d3b5      	bcc.n	80065e2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006684:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006688:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006696:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006698:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800669c:	2b00      	cmp	r3, #0
 800669e:	d105      	bne.n	80066ac <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	699b      	ldr	r3, [r3, #24]
 80066a4:	f043 0210 	orr.w	r2, r3, #16
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	699a      	ldr	r2, [r3, #24]
 80066b0:	4b0f      	ldr	r3, [pc, #60]	@ (80066f0 <USB_DevInit+0x2b4>)
 80066b2:	4313      	orrs	r3, r2
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80066b8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d005      	beq.n	80066cc <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	699b      	ldr	r3, [r3, #24]
 80066c4:	f043 0208 	orr.w	r2, r3, #8
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80066cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d105      	bne.n	80066e0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	699a      	ldr	r2, [r3, #24]
 80066d8:	4b06      	ldr	r3, [pc, #24]	@ (80066f4 <USB_DevInit+0x2b8>)
 80066da:	4313      	orrs	r3, r2
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80066e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3718      	adds	r7, #24
 80066e6:	46bd      	mov	sp, r7
 80066e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80066ec:	b004      	add	sp, #16
 80066ee:	4770      	bx	lr
 80066f0:	803c3800 	.word	0x803c3800
 80066f4:	40000004 	.word	0x40000004

080066f8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b085      	sub	sp, #20
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006702:	2300      	movs	r3, #0
 8006704:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	3301      	adds	r3, #1
 800670a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006712:	d901      	bls.n	8006718 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e01b      	b.n	8006750 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	2b00      	cmp	r3, #0
 800671e:	daf2      	bge.n	8006706 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006720:	2300      	movs	r3, #0
 8006722:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	019b      	lsls	r3, r3, #6
 8006728:	f043 0220 	orr.w	r2, r3, #32
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	3301      	adds	r3, #1
 8006734:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800673c:	d901      	bls.n	8006742 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e006      	b.n	8006750 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	f003 0320 	and.w	r3, r3, #32
 800674a:	2b20      	cmp	r3, #32
 800674c:	d0f0      	beq.n	8006730 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3714      	adds	r7, #20
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006764:	2300      	movs	r3, #0
 8006766:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	3301      	adds	r3, #1
 800676c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006774:	d901      	bls.n	800677a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006776:	2303      	movs	r3, #3
 8006778:	e018      	b.n	80067ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	2b00      	cmp	r3, #0
 8006780:	daf2      	bge.n	8006768 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006782:	2300      	movs	r3, #0
 8006784:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2210      	movs	r2, #16
 800678a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	3301      	adds	r3, #1
 8006790:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006798:	d901      	bls.n	800679e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	e006      	b.n	80067ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	f003 0310 	and.w	r3, r3, #16
 80067a6:	2b10      	cmp	r3, #16
 80067a8:	d0f0      	beq.n	800678c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3714      	adds	r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	460b      	mov	r3, r1
 80067c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	78fb      	ldrb	r3, [r7, #3]
 80067d2:	68f9      	ldr	r1, [r7, #12]
 80067d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067d8:	4313      	orrs	r3, r2
 80067da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80067ea:	b480      	push	{r7}
 80067ec:	b087      	sub	sp, #28
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	f003 0306 	and.w	r3, r3, #6
 8006802:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d102      	bne.n	8006810 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800680a:	2300      	movs	r3, #0
 800680c:	75fb      	strb	r3, [r7, #23]
 800680e:	e00a      	b.n	8006826 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2b02      	cmp	r3, #2
 8006814:	d002      	beq.n	800681c <USB_GetDevSpeed+0x32>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2b06      	cmp	r3, #6
 800681a:	d102      	bne.n	8006822 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800681c:	2302      	movs	r3, #2
 800681e:	75fb      	strb	r3, [r7, #23]
 8006820:	e001      	b.n	8006826 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006822:	230f      	movs	r3, #15
 8006824:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006826:	7dfb      	ldrb	r3, [r7, #23]
}
 8006828:	4618      	mov	r0, r3
 800682a:	371c      	adds	r7, #28
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	785b      	ldrb	r3, [r3, #1]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d139      	bne.n	80068c4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006856:	69da      	ldr	r2, [r3, #28]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	f003 030f 	and.w	r3, r3, #15
 8006860:	2101      	movs	r1, #1
 8006862:	fa01 f303 	lsl.w	r3, r1, r3
 8006866:	b29b      	uxth	r3, r3
 8006868:	68f9      	ldr	r1, [r7, #12]
 800686a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800686e:	4313      	orrs	r3, r2
 8006870:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	015a      	lsls	r2, r3, #5
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	4413      	add	r3, r2
 800687a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006884:	2b00      	cmp	r3, #0
 8006886:	d153      	bne.n	8006930 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	015a      	lsls	r2, r3, #5
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	4413      	add	r3, r2
 8006890:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	791b      	ldrb	r3, [r3, #4]
 80068a2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80068a4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	059b      	lsls	r3, r3, #22
 80068aa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80068ac:	431a      	orrs	r2, r3
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	0159      	lsls	r1, r3, #5
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	440b      	add	r3, r1
 80068b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068ba:	4619      	mov	r1, r3
 80068bc:	4b20      	ldr	r3, [pc, #128]	@ (8006940 <USB_ActivateEndpoint+0x10c>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	600b      	str	r3, [r1, #0]
 80068c2:	e035      	b.n	8006930 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068ca:	69da      	ldr	r2, [r3, #28]
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	f003 030f 	and.w	r3, r3, #15
 80068d4:	2101      	movs	r1, #1
 80068d6:	fa01 f303 	lsl.w	r3, r1, r3
 80068da:	041b      	lsls	r3, r3, #16
 80068dc:	68f9      	ldr	r1, [r7, #12]
 80068de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068e2:	4313      	orrs	r3, r2
 80068e4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	015a      	lsls	r2, r3, #5
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	4413      	add	r3, r2
 80068ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d119      	bne.n	8006930 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	015a      	lsls	r2, r3, #5
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	4413      	add	r3, r2
 8006904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	791b      	ldrb	r3, [r3, #4]
 8006916:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006918:	430b      	orrs	r3, r1
 800691a:	431a      	orrs	r2, r3
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	0159      	lsls	r1, r3, #5
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	440b      	add	r3, r1
 8006924:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006928:	4619      	mov	r1, r3
 800692a:	4b05      	ldr	r3, [pc, #20]	@ (8006940 <USB_ActivateEndpoint+0x10c>)
 800692c:	4313      	orrs	r3, r2
 800692e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006930:	2300      	movs	r3, #0
}
 8006932:	4618      	mov	r0, r3
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	10008000 	.word	0x10008000

08006944 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006944:	b480      	push	{r7}
 8006946:	b085      	sub	sp, #20
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	785b      	ldrb	r3, [r3, #1]
 800695c:	2b01      	cmp	r3, #1
 800695e:	d161      	bne.n	8006a24 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	015a      	lsls	r2, r3, #5
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	4413      	add	r3, r2
 8006968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006972:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006976:	d11f      	bne.n	80069b8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	015a      	lsls	r2, r3, #5
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	4413      	add	r3, r2
 8006980:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68ba      	ldr	r2, [r7, #8]
 8006988:	0151      	lsls	r1, r2, #5
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	440a      	add	r2, r1
 800698e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006992:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006996:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	015a      	lsls	r2, r3, #5
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	4413      	add	r3, r2
 80069a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	0151      	lsls	r1, r2, #5
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	440a      	add	r2, r1
 80069ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	f003 030f 	and.w	r3, r3, #15
 80069c8:	2101      	movs	r1, #1
 80069ca:	fa01 f303 	lsl.w	r3, r1, r3
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	43db      	mvns	r3, r3
 80069d2:	68f9      	ldr	r1, [r7, #12]
 80069d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069d8:	4013      	ands	r3, r2
 80069da:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069e2:	69da      	ldr	r2, [r3, #28]
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	f003 030f 	and.w	r3, r3, #15
 80069ec:	2101      	movs	r1, #1
 80069ee:	fa01 f303 	lsl.w	r3, r1, r3
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	43db      	mvns	r3, r3
 80069f6:	68f9      	ldr	r1, [r7, #12]
 80069f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069fc:	4013      	ands	r3, r2
 80069fe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	015a      	lsls	r2, r3, #5
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	4413      	add	r3, r2
 8006a08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a0c:	681a      	ldr	r2, [r3, #0]
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	0159      	lsls	r1, r3, #5
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	440b      	add	r3, r1
 8006a16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	4b35      	ldr	r3, [pc, #212]	@ (8006af4 <USB_DeactivateEndpoint+0x1b0>)
 8006a1e:	4013      	ands	r3, r2
 8006a20:	600b      	str	r3, [r1, #0]
 8006a22:	e060      	b.n	8006ae6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	015a      	lsls	r2, r3, #5
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a3a:	d11f      	bne.n	8006a7c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68ba      	ldr	r2, [r7, #8]
 8006a4c:	0151      	lsls	r1, r2, #5
 8006a4e:	68fa      	ldr	r2, [r7, #12]
 8006a50:	440a      	add	r2, r1
 8006a52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a56:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006a5a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	015a      	lsls	r2, r3, #5
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	4413      	add	r3, r2
 8006a64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68ba      	ldr	r2, [r7, #8]
 8006a6c:	0151      	lsls	r1, r2, #5
 8006a6e:	68fa      	ldr	r2, [r7, #12]
 8006a70:	440a      	add	r2, r1
 8006a72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a76:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a7a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	f003 030f 	and.w	r3, r3, #15
 8006a8c:	2101      	movs	r1, #1
 8006a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8006a92:	041b      	lsls	r3, r3, #16
 8006a94:	43db      	mvns	r3, r3
 8006a96:	68f9      	ldr	r1, [r7, #12]
 8006a98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006aa6:	69da      	ldr	r2, [r3, #28]
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	f003 030f 	and.w	r3, r3, #15
 8006ab0:	2101      	movs	r1, #1
 8006ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ab6:	041b      	lsls	r3, r3, #16
 8006ab8:	43db      	mvns	r3, r3
 8006aba:	68f9      	ldr	r1, [r7, #12]
 8006abc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	015a      	lsls	r2, r3, #5
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	4413      	add	r3, r2
 8006acc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	0159      	lsls	r1, r3, #5
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	440b      	add	r3, r1
 8006ada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ade:	4619      	mov	r1, r3
 8006ae0:	4b05      	ldr	r3, [pc, #20]	@ (8006af8 <USB_DeactivateEndpoint+0x1b4>)
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006ae6:	2300      	movs	r3, #0
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3714      	adds	r7, #20
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr
 8006af4:	ec337800 	.word	0xec337800
 8006af8:	eff37800 	.word	0xeff37800

08006afc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b08a      	sub	sp, #40	@ 0x28
 8006b00:	af02      	add	r7, sp, #8
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	60b9      	str	r1, [r7, #8]
 8006b06:	4613      	mov	r3, r2
 8006b08:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	785b      	ldrb	r3, [r3, #1]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	f040 8185 	bne.w	8006e28 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d132      	bne.n	8006b8c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	015a      	lsls	r2, r3, #5
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b32:	691a      	ldr	r2, [r3, #16]
 8006b34:	69bb      	ldr	r3, [r7, #24]
 8006b36:	0159      	lsls	r1, r3, #5
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	440b      	add	r3, r1
 8006b3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b40:	4619      	mov	r1, r3
 8006b42:	4ba7      	ldr	r3, [pc, #668]	@ (8006de0 <USB_EPStartXfer+0x2e4>)
 8006b44:	4013      	ands	r3, r2
 8006b46:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	015a      	lsls	r2, r3, #5
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	69ba      	ldr	r2, [r7, #24]
 8006b58:	0151      	lsls	r1, r2, #5
 8006b5a:	69fa      	ldr	r2, [r7, #28]
 8006b5c:	440a      	add	r2, r1
 8006b5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006b66:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	015a      	lsls	r2, r3, #5
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	4413      	add	r3, r2
 8006b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b74:	691a      	ldr	r2, [r3, #16]
 8006b76:	69bb      	ldr	r3, [r7, #24]
 8006b78:	0159      	lsls	r1, r3, #5
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	440b      	add	r3, r1
 8006b7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b82:	4619      	mov	r1, r3
 8006b84:	4b97      	ldr	r3, [pc, #604]	@ (8006de4 <USB_EPStartXfer+0x2e8>)
 8006b86:	4013      	ands	r3, r2
 8006b88:	610b      	str	r3, [r1, #16]
 8006b8a:	e097      	b.n	8006cbc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	015a      	lsls	r2, r3, #5
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	4413      	add	r3, r2
 8006b94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b98:	691a      	ldr	r2, [r3, #16]
 8006b9a:	69bb      	ldr	r3, [r7, #24]
 8006b9c:	0159      	lsls	r1, r3, #5
 8006b9e:	69fb      	ldr	r3, [r7, #28]
 8006ba0:	440b      	add	r3, r1
 8006ba2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	4b8e      	ldr	r3, [pc, #568]	@ (8006de4 <USB_EPStartXfer+0x2e8>)
 8006baa:	4013      	ands	r3, r2
 8006bac:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	015a      	lsls	r2, r3, #5
 8006bb2:	69fb      	ldr	r3, [r7, #28]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bba:	691a      	ldr	r2, [r3, #16]
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	0159      	lsls	r1, r3, #5
 8006bc0:	69fb      	ldr	r3, [r7, #28]
 8006bc2:	440b      	add	r3, r1
 8006bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bc8:	4619      	mov	r1, r3
 8006bca:	4b85      	ldr	r3, [pc, #532]	@ (8006de0 <USB_EPStartXfer+0x2e4>)
 8006bcc:	4013      	ands	r3, r2
 8006bce:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d11a      	bne.n	8006c0c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	691a      	ldr	r2, [r3, #16]
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d903      	bls.n	8006bea <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	689a      	ldr	r2, [r3, #8]
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	015a      	lsls	r2, r3, #5
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bf6:	691b      	ldr	r3, [r3, #16]
 8006bf8:	69ba      	ldr	r2, [r7, #24]
 8006bfa:	0151      	lsls	r1, r2, #5
 8006bfc:	69fa      	ldr	r2, [r7, #28]
 8006bfe:	440a      	add	r2, r1
 8006c00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c08:	6113      	str	r3, [r2, #16]
 8006c0a:	e044      	b.n	8006c96 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	691a      	ldr	r2, [r3, #16]
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	4413      	add	r3, r2
 8006c16:	1e5a      	subs	r2, r3, #1
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c20:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	015a      	lsls	r2, r3, #5
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	4413      	add	r3, r2
 8006c2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c2e:	691a      	ldr	r2, [r3, #16]
 8006c30:	8afb      	ldrh	r3, [r7, #22]
 8006c32:	04d9      	lsls	r1, r3, #19
 8006c34:	4b6c      	ldr	r3, [pc, #432]	@ (8006de8 <USB_EPStartXfer+0x2ec>)
 8006c36:	400b      	ands	r3, r1
 8006c38:	69b9      	ldr	r1, [r7, #24]
 8006c3a:	0148      	lsls	r0, r1, #5
 8006c3c:	69f9      	ldr	r1, [r7, #28]
 8006c3e:	4401      	add	r1, r0
 8006c40:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006c44:	4313      	orrs	r3, r2
 8006c46:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	791b      	ldrb	r3, [r3, #4]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d122      	bne.n	8006c96 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	015a      	lsls	r2, r3, #5
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	4413      	add	r3, r2
 8006c58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	69ba      	ldr	r2, [r7, #24]
 8006c60:	0151      	lsls	r1, r2, #5
 8006c62:	69fa      	ldr	r2, [r7, #28]
 8006c64:	440a      	add	r2, r1
 8006c66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c6a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006c6e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006c70:	69bb      	ldr	r3, [r7, #24]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	69fb      	ldr	r3, [r7, #28]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c7c:	691a      	ldr	r2, [r3, #16]
 8006c7e:	8afb      	ldrh	r3, [r7, #22]
 8006c80:	075b      	lsls	r3, r3, #29
 8006c82:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006c86:	69b9      	ldr	r1, [r7, #24]
 8006c88:	0148      	lsls	r0, r1, #5
 8006c8a:	69f9      	ldr	r1, [r7, #28]
 8006c8c:	4401      	add	r1, r0
 8006c8e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006c92:	4313      	orrs	r3, r2
 8006c94:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	015a      	lsls	r2, r3, #5
 8006c9a:	69fb      	ldr	r3, [r7, #28]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ca2:	691a      	ldr	r2, [r3, #16]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cac:	69b9      	ldr	r1, [r7, #24]
 8006cae:	0148      	lsls	r0, r1, #5
 8006cb0:	69f9      	ldr	r1, [r7, #28]
 8006cb2:	4401      	add	r1, r0
 8006cb4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006cbc:	79fb      	ldrb	r3, [r7, #7]
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d14b      	bne.n	8006d5a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	69db      	ldr	r3, [r3, #28]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d009      	beq.n	8006cde <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	015a      	lsls	r2, r3, #5
 8006cce:	69fb      	ldr	r3, [r7, #28]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	69db      	ldr	r3, [r3, #28]
 8006cdc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	791b      	ldrb	r3, [r3, #4]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d128      	bne.n	8006d38 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d110      	bne.n	8006d18 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006cf6:	69bb      	ldr	r3, [r7, #24]
 8006cf8:	015a      	lsls	r2, r3, #5
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	4413      	add	r3, r2
 8006cfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	69ba      	ldr	r2, [r7, #24]
 8006d06:	0151      	lsls	r1, r2, #5
 8006d08:	69fa      	ldr	r2, [r7, #28]
 8006d0a:	440a      	add	r2, r1
 8006d0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d10:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006d14:	6013      	str	r3, [r2, #0]
 8006d16:	e00f      	b.n	8006d38 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	015a      	lsls	r2, r3, #5
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	69ba      	ldr	r2, [r7, #24]
 8006d28:	0151      	lsls	r1, r2, #5
 8006d2a:	69fa      	ldr	r2, [r7, #28]
 8006d2c:	440a      	add	r2, r1
 8006d2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d36:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	015a      	lsls	r2, r3, #5
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	4413      	add	r3, r2
 8006d40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	69ba      	ldr	r2, [r7, #24]
 8006d48:	0151      	lsls	r1, r2, #5
 8006d4a:	69fa      	ldr	r2, [r7, #28]
 8006d4c:	440a      	add	r2, r1
 8006d4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d52:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006d56:	6013      	str	r3, [r2, #0]
 8006d58:	e169      	b.n	800702e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006d5a:	69bb      	ldr	r3, [r7, #24]
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	69ba      	ldr	r2, [r7, #24]
 8006d6a:	0151      	lsls	r1, r2, #5
 8006d6c:	69fa      	ldr	r2, [r7, #28]
 8006d6e:	440a      	add	r2, r1
 8006d70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d74:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006d78:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	791b      	ldrb	r3, [r3, #4]
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d015      	beq.n	8006dae <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	f000 8151 	beq.w	800702e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	f003 030f 	and.w	r3, r3, #15
 8006d9c:	2101      	movs	r1, #1
 8006d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8006da2:	69f9      	ldr	r1, [r7, #28]
 8006da4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006da8:	4313      	orrs	r3, r2
 8006daa:	634b      	str	r3, [r1, #52]	@ 0x34
 8006dac:	e13f      	b.n	800702e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d116      	bne.n	8006dec <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	015a      	lsls	r2, r3, #5
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	4413      	add	r3, r2
 8006dc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	69ba      	ldr	r2, [r7, #24]
 8006dce:	0151      	lsls	r1, r2, #5
 8006dd0:	69fa      	ldr	r2, [r7, #28]
 8006dd2:	440a      	add	r2, r1
 8006dd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006dd8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ddc:	6013      	str	r3, [r2, #0]
 8006dde:	e015      	b.n	8006e0c <USB_EPStartXfer+0x310>
 8006de0:	e007ffff 	.word	0xe007ffff
 8006de4:	fff80000 	.word	0xfff80000
 8006de8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	015a      	lsls	r2, r3, #5
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	4413      	add	r3, r2
 8006df4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	69ba      	ldr	r2, [r7, #24]
 8006dfc:	0151      	lsls	r1, r2, #5
 8006dfe:	69fa      	ldr	r2, [r7, #28]
 8006e00:	440a      	add	r2, r1
 8006e02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e0a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	68d9      	ldr	r1, [r3, #12]
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	781a      	ldrb	r2, [r3, #0]
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	b298      	uxth	r0, r3
 8006e1a:	79fb      	ldrb	r3, [r7, #7]
 8006e1c:	9300      	str	r3, [sp, #0]
 8006e1e:	4603      	mov	r3, r0
 8006e20:	68f8      	ldr	r0, [r7, #12]
 8006e22:	f000 f9b9 	bl	8007198 <USB_WritePacket>
 8006e26:	e102      	b.n	800702e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006e28:	69bb      	ldr	r3, [r7, #24]
 8006e2a:	015a      	lsls	r2, r3, #5
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	4413      	add	r3, r2
 8006e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e34:	691a      	ldr	r2, [r3, #16]
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	0159      	lsls	r1, r3, #5
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	440b      	add	r3, r1
 8006e3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e42:	4619      	mov	r1, r3
 8006e44:	4b7c      	ldr	r3, [pc, #496]	@ (8007038 <USB_EPStartXfer+0x53c>)
 8006e46:	4013      	ands	r3, r2
 8006e48:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	015a      	lsls	r2, r3, #5
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	4413      	add	r3, r2
 8006e52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e56:	691a      	ldr	r2, [r3, #16]
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	0159      	lsls	r1, r3, #5
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	440b      	add	r3, r1
 8006e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e64:	4619      	mov	r1, r3
 8006e66:	4b75      	ldr	r3, [pc, #468]	@ (800703c <USB_EPStartXfer+0x540>)
 8006e68:	4013      	ands	r3, r2
 8006e6a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d12f      	bne.n	8006ed2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d003      	beq.n	8006e82 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	689a      	ldr	r2, [r3, #8]
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	689a      	ldr	r2, [r3, #8]
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	015a      	lsls	r2, r3, #5
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	4413      	add	r3, r2
 8006e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e96:	691a      	ldr	r2, [r3, #16]
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	6a1b      	ldr	r3, [r3, #32]
 8006e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ea0:	69b9      	ldr	r1, [r7, #24]
 8006ea2:	0148      	lsls	r0, r1, #5
 8006ea4:	69f9      	ldr	r1, [r7, #28]
 8006ea6:	4401      	add	r1, r0
 8006ea8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006eac:	4313      	orrs	r3, r2
 8006eae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	015a      	lsls	r2, r3, #5
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	4413      	add	r3, r2
 8006eb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	69ba      	ldr	r2, [r7, #24]
 8006ec0:	0151      	lsls	r1, r2, #5
 8006ec2:	69fa      	ldr	r2, [r7, #28]
 8006ec4:	440a      	add	r2, r1
 8006ec6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006eca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006ece:	6113      	str	r3, [r2, #16]
 8006ed0:	e05f      	b.n	8006f92 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d123      	bne.n	8006f22 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	015a      	lsls	r2, r3, #5
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ee6:	691a      	ldr	r2, [r3, #16]
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ef0:	69b9      	ldr	r1, [r7, #24]
 8006ef2:	0148      	lsls	r0, r1, #5
 8006ef4:	69f9      	ldr	r1, [r7, #28]
 8006ef6:	4401      	add	r1, r0
 8006ef8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006efc:	4313      	orrs	r3, r2
 8006efe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	015a      	lsls	r2, r3, #5
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	4413      	add	r3, r2
 8006f08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f0c:	691b      	ldr	r3, [r3, #16]
 8006f0e:	69ba      	ldr	r2, [r7, #24]
 8006f10:	0151      	lsls	r1, r2, #5
 8006f12:	69fa      	ldr	r2, [r7, #28]
 8006f14:	440a      	add	r2, r1
 8006f16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006f1e:	6113      	str	r3, [r2, #16]
 8006f20:	e037      	b.n	8006f92 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	691a      	ldr	r2, [r3, #16]
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	1e5a      	subs	r2, r3, #1
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f36:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	8afa      	ldrh	r2, [r7, #22]
 8006f3e:	fb03 f202 	mul.w	r2, r3, r2
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006f46:	69bb      	ldr	r3, [r7, #24]
 8006f48:	015a      	lsls	r2, r3, #5
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f52:	691a      	ldr	r2, [r3, #16]
 8006f54:	8afb      	ldrh	r3, [r7, #22]
 8006f56:	04d9      	lsls	r1, r3, #19
 8006f58:	4b39      	ldr	r3, [pc, #228]	@ (8007040 <USB_EPStartXfer+0x544>)
 8006f5a:	400b      	ands	r3, r1
 8006f5c:	69b9      	ldr	r1, [r7, #24]
 8006f5e:	0148      	lsls	r0, r1, #5
 8006f60:	69f9      	ldr	r1, [r7, #28]
 8006f62:	4401      	add	r1, r0
 8006f64:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	015a      	lsls	r2, r3, #5
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	4413      	add	r3, r2
 8006f74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f78:	691a      	ldr	r2, [r3, #16]
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	6a1b      	ldr	r3, [r3, #32]
 8006f7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f82:	69b9      	ldr	r1, [r7, #24]
 8006f84:	0148      	lsls	r0, r1, #5
 8006f86:	69f9      	ldr	r1, [r7, #28]
 8006f88:	4401      	add	r1, r0
 8006f8a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006f92:	79fb      	ldrb	r3, [r7, #7]
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d10d      	bne.n	8006fb4 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d009      	beq.n	8006fb4 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	68d9      	ldr	r1, [r3, #12]
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	015a      	lsls	r2, r3, #5
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	4413      	add	r3, r2
 8006fac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fb0:	460a      	mov	r2, r1
 8006fb2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	791b      	ldrb	r3, [r3, #4]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d128      	bne.n	800700e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d110      	bne.n	8006fee <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006fcc:	69bb      	ldr	r3, [r7, #24]
 8006fce:	015a      	lsls	r2, r3, #5
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	69ba      	ldr	r2, [r7, #24]
 8006fdc:	0151      	lsls	r1, r2, #5
 8006fde:	69fa      	ldr	r2, [r7, #28]
 8006fe0:	440a      	add	r2, r1
 8006fe2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fe6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006fea:	6013      	str	r3, [r2, #0]
 8006fec:	e00f      	b.n	800700e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	015a      	lsls	r2, r3, #5
 8006ff2:	69fb      	ldr	r3, [r7, #28]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	69ba      	ldr	r2, [r7, #24]
 8006ffe:	0151      	lsls	r1, r2, #5
 8007000:	69fa      	ldr	r2, [r7, #28]
 8007002:	440a      	add	r2, r1
 8007004:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800700c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	015a      	lsls	r2, r3, #5
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	4413      	add	r3, r2
 8007016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	69ba      	ldr	r2, [r7, #24]
 800701e:	0151      	lsls	r1, r2, #5
 8007020:	69fa      	ldr	r2, [r7, #28]
 8007022:	440a      	add	r2, r1
 8007024:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007028:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800702c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3720      	adds	r7, #32
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	fff80000 	.word	0xfff80000
 800703c:	e007ffff 	.word	0xe007ffff
 8007040:	1ff80000 	.word	0x1ff80000

08007044 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007044:	b480      	push	{r7}
 8007046:	b087      	sub	sp, #28
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800704e:	2300      	movs	r3, #0
 8007050:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007052:	2300      	movs	r3, #0
 8007054:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	785b      	ldrb	r3, [r3, #1]
 800705e:	2b01      	cmp	r3, #1
 8007060:	d14a      	bne.n	80070f8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	015a      	lsls	r2, r3, #5
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	4413      	add	r3, r2
 800706c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007076:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800707a:	f040 8086 	bne.w	800718a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	015a      	lsls	r2, r3, #5
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	4413      	add	r3, r2
 8007088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	683a      	ldr	r2, [r7, #0]
 8007090:	7812      	ldrb	r2, [r2, #0]
 8007092:	0151      	lsls	r1, r2, #5
 8007094:	693a      	ldr	r2, [r7, #16]
 8007096:	440a      	add	r2, r1
 8007098:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800709c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80070a0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	015a      	lsls	r2, r3, #5
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	4413      	add	r3, r2
 80070ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	7812      	ldrb	r2, [r2, #0]
 80070b6:	0151      	lsls	r1, r2, #5
 80070b8:	693a      	ldr	r2, [r7, #16]
 80070ba:	440a      	add	r2, r1
 80070bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070c4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	3301      	adds	r3, #1
 80070ca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f242 7210 	movw	r2, #10000	@ 0x2710
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d902      	bls.n	80070dc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	75fb      	strb	r3, [r7, #23]
          break;
 80070da:	e056      	b.n	800718a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	015a      	lsls	r2, r3, #5
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	4413      	add	r3, r2
 80070e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070f4:	d0e7      	beq.n	80070c6 <USB_EPStopXfer+0x82>
 80070f6:	e048      	b.n	800718a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	781b      	ldrb	r3, [r3, #0]
 80070fc:	015a      	lsls	r2, r3, #5
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	4413      	add	r3, r2
 8007102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800710c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007110:	d13b      	bne.n	800718a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	015a      	lsls	r2, r3, #5
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	4413      	add	r3, r2
 800711c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	7812      	ldrb	r2, [r2, #0]
 8007126:	0151      	lsls	r1, r2, #5
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	440a      	add	r2, r1
 800712c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007130:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007134:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	015a      	lsls	r2, r3, #5
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	4413      	add	r3, r2
 8007140:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	683a      	ldr	r2, [r7, #0]
 8007148:	7812      	ldrb	r2, [r2, #0]
 800714a:	0151      	lsls	r1, r2, #5
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	440a      	add	r2, r1
 8007150:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007154:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007158:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	3301      	adds	r3, #1
 800715e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007166:	4293      	cmp	r3, r2
 8007168:	d902      	bls.n	8007170 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	75fb      	strb	r3, [r7, #23]
          break;
 800716e:	e00c      	b.n	800718a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	015a      	lsls	r2, r3, #5
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	4413      	add	r3, r2
 800717a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007184:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007188:	d0e7      	beq.n	800715a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800718a:	7dfb      	ldrb	r3, [r7, #23]
}
 800718c:	4618      	mov	r0, r3
 800718e:	371c      	adds	r7, #28
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007198:	b480      	push	{r7}
 800719a:	b089      	sub	sp, #36	@ 0x24
 800719c:	af00      	add	r7, sp, #0
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	4611      	mov	r1, r2
 80071a4:	461a      	mov	r2, r3
 80071a6:	460b      	mov	r3, r1
 80071a8:	71fb      	strb	r3, [r7, #7]
 80071aa:	4613      	mov	r3, r2
 80071ac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80071b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d123      	bne.n	8007206 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80071be:	88bb      	ldrh	r3, [r7, #4]
 80071c0:	3303      	adds	r3, #3
 80071c2:	089b      	lsrs	r3, r3, #2
 80071c4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80071c6:	2300      	movs	r3, #0
 80071c8:	61bb      	str	r3, [r7, #24]
 80071ca:	e018      	b.n	80071fe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80071cc:	79fb      	ldrb	r3, [r7, #7]
 80071ce:	031a      	lsls	r2, r3, #12
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	4413      	add	r3, r2
 80071d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071d8:	461a      	mov	r2, r3
 80071da:	69fb      	ldr	r3, [r7, #28]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	6013      	str	r3, [r2, #0]
      pSrc++;
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	3301      	adds	r3, #1
 80071e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071e6:	69fb      	ldr	r3, [r7, #28]
 80071e8:	3301      	adds	r3, #1
 80071ea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071ec:	69fb      	ldr	r3, [r7, #28]
 80071ee:	3301      	adds	r3, #1
 80071f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071f2:	69fb      	ldr	r3, [r7, #28]
 80071f4:	3301      	adds	r3, #1
 80071f6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80071f8:	69bb      	ldr	r3, [r7, #24]
 80071fa:	3301      	adds	r3, #1
 80071fc:	61bb      	str	r3, [r7, #24]
 80071fe:	69ba      	ldr	r2, [r7, #24]
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	429a      	cmp	r2, r3
 8007204:	d3e2      	bcc.n	80071cc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007206:	2300      	movs	r3, #0
}
 8007208:	4618      	mov	r0, r3
 800720a:	3724      	adds	r7, #36	@ 0x24
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr

08007214 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007214:	b480      	push	{r7}
 8007216:	b08b      	sub	sp, #44	@ 0x2c
 8007218:	af00      	add	r7, sp, #0
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	60b9      	str	r1, [r7, #8]
 800721e:	4613      	mov	r3, r2
 8007220:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800722a:	88fb      	ldrh	r3, [r7, #6]
 800722c:	089b      	lsrs	r3, r3, #2
 800722e:	b29b      	uxth	r3, r3
 8007230:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007232:	88fb      	ldrh	r3, [r7, #6]
 8007234:	f003 0303 	and.w	r3, r3, #3
 8007238:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800723a:	2300      	movs	r3, #0
 800723c:	623b      	str	r3, [r7, #32]
 800723e:	e014      	b.n	800726a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724a:	601a      	str	r2, [r3, #0]
    pDest++;
 800724c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724e:	3301      	adds	r3, #1
 8007250:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007254:	3301      	adds	r3, #1
 8007256:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725a:	3301      	adds	r3, #1
 800725c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800725e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007260:	3301      	adds	r3, #1
 8007262:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	3301      	adds	r3, #1
 8007268:	623b      	str	r3, [r7, #32]
 800726a:	6a3a      	ldr	r2, [r7, #32]
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	429a      	cmp	r2, r3
 8007270:	d3e6      	bcc.n	8007240 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007272:	8bfb      	ldrh	r3, [r7, #30]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d01e      	beq.n	80072b6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007278:	2300      	movs	r3, #0
 800727a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007282:	461a      	mov	r2, r3
 8007284:	f107 0310 	add.w	r3, r7, #16
 8007288:	6812      	ldr	r2, [r2, #0]
 800728a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	6a3b      	ldr	r3, [r7, #32]
 8007290:	b2db      	uxtb	r3, r3
 8007292:	00db      	lsls	r3, r3, #3
 8007294:	fa22 f303 	lsr.w	r3, r2, r3
 8007298:	b2da      	uxtb	r2, r3
 800729a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729c:	701a      	strb	r2, [r3, #0]
      i++;
 800729e:	6a3b      	ldr	r3, [r7, #32]
 80072a0:	3301      	adds	r3, #1
 80072a2:	623b      	str	r3, [r7, #32]
      pDest++;
 80072a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a6:	3301      	adds	r3, #1
 80072a8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80072aa:	8bfb      	ldrh	r3, [r7, #30]
 80072ac:	3b01      	subs	r3, #1
 80072ae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80072b0:	8bfb      	ldrh	r3, [r7, #30]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1ea      	bne.n	800728c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80072b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	372c      	adds	r7, #44	@ 0x2c
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	785b      	ldrb	r3, [r3, #1]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d12c      	bne.n	800733a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	015a      	lsls	r2, r3, #5
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	4413      	add	r3, r2
 80072e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	db12      	blt.n	8007318 <USB_EPSetStall+0x54>
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d00f      	beq.n	8007318 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	015a      	lsls	r2, r3, #5
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	4413      	add	r3, r2
 8007300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68ba      	ldr	r2, [r7, #8]
 8007308:	0151      	lsls	r1, r2, #5
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	440a      	add	r2, r1
 800730e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007312:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007316:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4413      	add	r3, r2
 8007320:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	68ba      	ldr	r2, [r7, #8]
 8007328:	0151      	lsls	r1, r2, #5
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	440a      	add	r2, r1
 800732e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007332:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007336:	6013      	str	r3, [r2, #0]
 8007338:	e02b      	b.n	8007392 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	015a      	lsls	r2, r3, #5
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	4413      	add	r3, r2
 8007342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	db12      	blt.n	8007372 <USB_EPSetStall+0xae>
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00f      	beq.n	8007372 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	015a      	lsls	r2, r3, #5
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	4413      	add	r3, r2
 800735a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68ba      	ldr	r2, [r7, #8]
 8007362:	0151      	lsls	r1, r2, #5
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	440a      	add	r2, r1
 8007368:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800736c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007370:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	015a      	lsls	r2, r3, #5
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	4413      	add	r3, r2
 800737a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68ba      	ldr	r2, [r7, #8]
 8007382:	0151      	lsls	r1, r2, #5
 8007384:	68fa      	ldr	r2, [r7, #12]
 8007386:	440a      	add	r2, r1
 8007388:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800738c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007390:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	785b      	ldrb	r3, [r3, #1]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d128      	bne.n	800740e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	015a      	lsls	r2, r3, #5
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	4413      	add	r3, r2
 80073c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	68ba      	ldr	r2, [r7, #8]
 80073cc:	0151      	lsls	r1, r2, #5
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	440a      	add	r2, r1
 80073d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80073da:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	791b      	ldrb	r3, [r3, #4]
 80073e0:	2b03      	cmp	r3, #3
 80073e2:	d003      	beq.n	80073ec <USB_EPClearStall+0x4c>
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	791b      	ldrb	r3, [r3, #4]
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d138      	bne.n	800745e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	015a      	lsls	r2, r3, #5
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	4413      	add	r3, r2
 80073f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68ba      	ldr	r2, [r7, #8]
 80073fc:	0151      	lsls	r1, r2, #5
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	440a      	add	r2, r1
 8007402:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007406:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800740a:	6013      	str	r3, [r2, #0]
 800740c:	e027      	b.n	800745e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	015a      	lsls	r2, r3, #5
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	4413      	add	r3, r2
 8007416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	0151      	lsls	r1, r2, #5
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	440a      	add	r2, r1
 8007424:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007428:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800742c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	791b      	ldrb	r3, [r3, #4]
 8007432:	2b03      	cmp	r3, #3
 8007434:	d003      	beq.n	800743e <USB_EPClearStall+0x9e>
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	791b      	ldrb	r3, [r3, #4]
 800743a:	2b02      	cmp	r3, #2
 800743c:	d10f      	bne.n	800745e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	015a      	lsls	r2, r3, #5
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	4413      	add	r3, r2
 8007446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	0151      	lsls	r1, r2, #5
 8007450:	68fa      	ldr	r2, [r7, #12]
 8007452:	440a      	add	r2, r1
 8007454:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007458:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800745c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3714      	adds	r7, #20
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	460b      	mov	r3, r1
 8007476:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800748a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800748e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	78fb      	ldrb	r3, [r7, #3]
 800749a:	011b      	lsls	r3, r3, #4
 800749c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80074a0:	68f9      	ldr	r1, [r7, #12]
 80074a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074a6:	4313      	orrs	r3, r2
 80074a8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80074aa:	2300      	movs	r3, #0
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3714      	adds	r7, #20
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr

080074b8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	68fa      	ldr	r2, [r7, #12]
 80074ce:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80074d2:	f023 0303 	bic.w	r3, r3, #3
 80074d6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80074e6:	f023 0302 	bic.w	r3, r3, #2
 80074ea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3714      	adds	r7, #20
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr

080074fa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80074fa:	b480      	push	{r7}
 80074fc:	b085      	sub	sp, #20
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	68fa      	ldr	r2, [r7, #12]
 8007510:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007514:	f023 0303 	bic.w	r3, r3, #3
 8007518:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	68fa      	ldr	r2, [r7, #12]
 8007524:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007528:	f043 0302 	orr.w	r3, r3, #2
 800752c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800752e:	2300      	movs	r3, #0
}
 8007530:	4618      	mov	r0, r3
 8007532:	3714      	adds	r7, #20
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr

0800753c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	695b      	ldr	r3, [r3, #20]
 8007548:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	68fa      	ldr	r2, [r7, #12]
 8007550:	4013      	ands	r3, r2
 8007552:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007554:	68fb      	ldr	r3, [r7, #12]
}
 8007556:	4618      	mov	r0, r3
 8007558:	3714      	adds	r7, #20
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007562:	b480      	push	{r7}
 8007564:	b085      	sub	sp, #20
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007574:	699b      	ldr	r3, [r3, #24]
 8007576:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800757e:	69db      	ldr	r3, [r3, #28]
 8007580:	68ba      	ldr	r2, [r7, #8]
 8007582:	4013      	ands	r3, r2
 8007584:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	0c1b      	lsrs	r3, r3, #16
}
 800758a:	4618      	mov	r0, r3
 800758c:	3714      	adds	r7, #20
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr

08007596 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007596:	b480      	push	{r7}
 8007598:	b085      	sub	sp, #20
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075b2:	69db      	ldr	r3, [r3, #28]
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	4013      	ands	r3, r2
 80075b8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	b29b      	uxth	r3, r3
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr

080075ca <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b085      	sub	sp, #20
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
 80075d2:	460b      	mov	r3, r1
 80075d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80075da:	78fb      	ldrb	r3, [r7, #3]
 80075dc:	015a      	lsls	r2, r3, #5
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	4413      	add	r3, r2
 80075e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075f0:	695b      	ldr	r3, [r3, #20]
 80075f2:	68ba      	ldr	r2, [r7, #8]
 80075f4:	4013      	ands	r3, r2
 80075f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80075f8:	68bb      	ldr	r3, [r7, #8]
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3714      	adds	r7, #20
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr

08007606 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007606:	b480      	push	{r7}
 8007608:	b087      	sub	sp, #28
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
 800760e:	460b      	mov	r3, r1
 8007610:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007628:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800762a:	78fb      	ldrb	r3, [r7, #3]
 800762c:	f003 030f 	and.w	r3, r3, #15
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	fa22 f303 	lsr.w	r3, r2, r3
 8007636:	01db      	lsls	r3, r3, #7
 8007638:	b2db      	uxtb	r3, r3
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	4313      	orrs	r3, r2
 800763e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007640:	78fb      	ldrb	r3, [r7, #3]
 8007642:	015a      	lsls	r2, r3, #5
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	4413      	add	r3, r2
 8007648:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	693a      	ldr	r2, [r7, #16]
 8007650:	4013      	ands	r3, r2
 8007652:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007654:	68bb      	ldr	r3, [r7, #8]
}
 8007656:	4618      	mov	r0, r3
 8007658:	371c      	adds	r7, #28
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr

08007662 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007662:	b480      	push	{r7}
 8007664:	b083      	sub	sp, #12
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	695b      	ldr	r3, [r3, #20]
 800766e:	f003 0301 	and.w	r3, r3, #1
}
 8007672:	4618      	mov	r0, r3
 8007674:	370c      	adds	r7, #12
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr
	...

08007680 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800769a:	4619      	mov	r1, r3
 800769c:	4b09      	ldr	r3, [pc, #36]	@ (80076c4 <USB_ActivateSetup+0x44>)
 800769e:	4013      	ands	r3, r2
 80076a0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80076b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80076b6:	2300      	movs	r3, #0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	fffff800 	.word	0xfffff800

080076c8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b087      	sub	sp, #28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	460b      	mov	r3, r1
 80076d2:	607a      	str	r2, [r7, #4]
 80076d4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	333c      	adds	r3, #60	@ 0x3c
 80076de:	3304      	adds	r3, #4
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	4a26      	ldr	r2, [pc, #152]	@ (8007780 <USB_EP0_OutStart+0xb8>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d90a      	bls.n	8007702 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076fc:	d101      	bne.n	8007702 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80076fe:	2300      	movs	r3, #0
 8007700:	e037      	b.n	8007772 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007708:	461a      	mov	r2, r3
 800770a:	2300      	movs	r3, #0
 800770c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	697a      	ldr	r2, [r7, #20]
 8007718:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800771c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007720:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	697a      	ldr	r2, [r7, #20]
 800772c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007730:	f043 0318 	orr.w	r3, r3, #24
 8007734:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	697a      	ldr	r2, [r7, #20]
 8007740:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007744:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007748:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800774a:	7afb      	ldrb	r3, [r7, #11]
 800774c:	2b01      	cmp	r3, #1
 800774e:	d10f      	bne.n	8007770 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007756:	461a      	mov	r2, r3
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	697a      	ldr	r2, [r7, #20]
 8007766:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800776a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800776e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	371c      	adds	r7, #28
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	4f54300a 	.word	0x4f54300a

08007784 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800778c:	2300      	movs	r3, #0
 800778e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	3301      	adds	r3, #1
 8007794:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800779c:	d901      	bls.n	80077a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800779e:	2303      	movs	r3, #3
 80077a0:	e022      	b.n	80077e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	daf2      	bge.n	8007790 <USB_CoreReset+0xc>

  count = 10U;
 80077aa:	230a      	movs	r3, #10
 80077ac:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80077ae:	e002      	b.n	80077b6 <USB_CoreReset+0x32>
  {
    count--;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	3b01      	subs	r3, #1
 80077b4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1f9      	bne.n	80077b0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	f043 0201 	orr.w	r2, r3, #1
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	3301      	adds	r3, #1
 80077cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80077d4:	d901      	bls.n	80077da <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80077d6:	2303      	movs	r3, #3
 80077d8:	e006      	b.n	80077e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	f003 0301 	and.w	r3, r3, #1
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d0f0      	beq.n	80077c8 <USB_CoreReset+0x44>

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3714      	adds	r7, #20
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	460b      	mov	r3, r1
 80077fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007800:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007804:	f006 f940 	bl	800da88 <malloc>
 8007808:	4603      	mov	r3, r0
 800780a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d109      	bne.n	8007826 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	32b0      	adds	r2, #176	@ 0xb0
 800781c:	2100      	movs	r1, #0
 800781e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007822:	2302      	movs	r3, #2
 8007824:	e0d4      	b.n	80079d0 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007826:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800782a:	2100      	movs	r1, #0
 800782c:	68f8      	ldr	r0, [r7, #12]
 800782e:	f006 ff44 	bl	800e6ba <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	32b0      	adds	r2, #176	@ 0xb0
 800783c:	68f9      	ldr	r1, [r7, #12]
 800783e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	32b0      	adds	r2, #176	@ 0xb0
 800784c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	7c1b      	ldrb	r3, [r3, #16]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d138      	bne.n	80078d0 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800785e:	4b5e      	ldr	r3, [pc, #376]	@ (80079d8 <USBD_CDC_Init+0x1e4>)
 8007860:	7819      	ldrb	r1, [r3, #0]
 8007862:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007866:	2202      	movs	r2, #2
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f005 ff6a 	bl	800d742 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800786e:	4b5a      	ldr	r3, [pc, #360]	@ (80079d8 <USBD_CDC_Init+0x1e4>)
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	f003 020f 	and.w	r2, r3, #15
 8007876:	6879      	ldr	r1, [r7, #4]
 8007878:	4613      	mov	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	4413      	add	r3, r2
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	440b      	add	r3, r1
 8007882:	3323      	adds	r3, #35	@ 0x23
 8007884:	2201      	movs	r2, #1
 8007886:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007888:	4b54      	ldr	r3, [pc, #336]	@ (80079dc <USBD_CDC_Init+0x1e8>)
 800788a:	7819      	ldrb	r1, [r3, #0]
 800788c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007890:	2202      	movs	r2, #2
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f005 ff55 	bl	800d742 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007898:	4b50      	ldr	r3, [pc, #320]	@ (80079dc <USBD_CDC_Init+0x1e8>)
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	f003 020f 	and.w	r2, r3, #15
 80078a0:	6879      	ldr	r1, [r7, #4]
 80078a2:	4613      	mov	r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	4413      	add	r3, r2
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	440b      	add	r3, r1
 80078ac:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80078b0:	2201      	movs	r2, #1
 80078b2:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80078b4:	4b4a      	ldr	r3, [pc, #296]	@ (80079e0 <USBD_CDC_Init+0x1ec>)
 80078b6:	781b      	ldrb	r3, [r3, #0]
 80078b8:	f003 020f 	and.w	r2, r3, #15
 80078bc:	6879      	ldr	r1, [r7, #4]
 80078be:	4613      	mov	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	4413      	add	r3, r2
 80078c4:	009b      	lsls	r3, r3, #2
 80078c6:	440b      	add	r3, r1
 80078c8:	331c      	adds	r3, #28
 80078ca:	2210      	movs	r2, #16
 80078cc:	601a      	str	r2, [r3, #0]
 80078ce:	e035      	b.n	800793c <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80078d0:	4b41      	ldr	r3, [pc, #260]	@ (80079d8 <USBD_CDC_Init+0x1e4>)
 80078d2:	7819      	ldrb	r1, [r3, #0]
 80078d4:	2340      	movs	r3, #64	@ 0x40
 80078d6:	2202      	movs	r2, #2
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f005 ff32 	bl	800d742 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80078de:	4b3e      	ldr	r3, [pc, #248]	@ (80079d8 <USBD_CDC_Init+0x1e4>)
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	f003 020f 	and.w	r2, r3, #15
 80078e6:	6879      	ldr	r1, [r7, #4]
 80078e8:	4613      	mov	r3, r2
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	4413      	add	r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	440b      	add	r3, r1
 80078f2:	3323      	adds	r3, #35	@ 0x23
 80078f4:	2201      	movs	r2, #1
 80078f6:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80078f8:	4b38      	ldr	r3, [pc, #224]	@ (80079dc <USBD_CDC_Init+0x1e8>)
 80078fa:	7819      	ldrb	r1, [r3, #0]
 80078fc:	2340      	movs	r3, #64	@ 0x40
 80078fe:	2202      	movs	r2, #2
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f005 ff1e 	bl	800d742 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007906:	4b35      	ldr	r3, [pc, #212]	@ (80079dc <USBD_CDC_Init+0x1e8>)
 8007908:	781b      	ldrb	r3, [r3, #0]
 800790a:	f003 020f 	and.w	r2, r3, #15
 800790e:	6879      	ldr	r1, [r7, #4]
 8007910:	4613      	mov	r3, r2
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	4413      	add	r3, r2
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	440b      	add	r3, r1
 800791a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800791e:	2201      	movs	r2, #1
 8007920:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007922:	4b2f      	ldr	r3, [pc, #188]	@ (80079e0 <USBD_CDC_Init+0x1ec>)
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	f003 020f 	and.w	r2, r3, #15
 800792a:	6879      	ldr	r1, [r7, #4]
 800792c:	4613      	mov	r3, r2
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	4413      	add	r3, r2
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	440b      	add	r3, r1
 8007936:	331c      	adds	r3, #28
 8007938:	2210      	movs	r2, #16
 800793a:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800793c:	4b28      	ldr	r3, [pc, #160]	@ (80079e0 <USBD_CDC_Init+0x1ec>)
 800793e:	7819      	ldrb	r1, [r3, #0]
 8007940:	2308      	movs	r3, #8
 8007942:	2203      	movs	r2, #3
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f005 fefc 	bl	800d742 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800794a:	4b25      	ldr	r3, [pc, #148]	@ (80079e0 <USBD_CDC_Init+0x1ec>)
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	f003 020f 	and.w	r2, r3, #15
 8007952:	6879      	ldr	r1, [r7, #4]
 8007954:	4613      	mov	r3, r2
 8007956:	009b      	lsls	r3, r3, #2
 8007958:	4413      	add	r3, r2
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	440b      	add	r3, r1
 800795e:	3323      	adds	r3, #35	@ 0x23
 8007960:	2201      	movs	r2, #1
 8007962:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	33b0      	adds	r3, #176	@ 0xb0
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4413      	add	r3, r2
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2200      	movs	r2, #0
 8007984:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007996:	2b00      	cmp	r3, #0
 8007998:	d101      	bne.n	800799e <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800799a:	2302      	movs	r3, #2
 800799c:	e018      	b.n	80079d0 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	7c1b      	ldrb	r3, [r3, #16]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d10a      	bne.n	80079bc <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80079a6:	4b0d      	ldr	r3, [pc, #52]	@ (80079dc <USBD_CDC_Init+0x1e8>)
 80079a8:	7819      	ldrb	r1, [r3, #0]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80079b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f005 ffb3 	bl	800d920 <USBD_LL_PrepareReceive>
 80079ba:	e008      	b.n	80079ce <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80079bc:	4b07      	ldr	r3, [pc, #28]	@ (80079dc <USBD_CDC_Init+0x1e8>)
 80079be:	7819      	ldrb	r1, [r3, #0]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80079c6:	2340      	movs	r3, #64	@ 0x40
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f005 ffa9 	bl	800d920 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3710      	adds	r7, #16
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}
 80079d8:	20000093 	.word	0x20000093
 80079dc:	20000094 	.word	0x20000094
 80079e0:	20000095 	.word	0x20000095

080079e4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b082      	sub	sp, #8
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	460b      	mov	r3, r1
 80079ee:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80079f0:	4b3a      	ldr	r3, [pc, #232]	@ (8007adc <USBD_CDC_DeInit+0xf8>)
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	4619      	mov	r1, r3
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f005 fec9 	bl	800d78e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80079fc:	4b37      	ldr	r3, [pc, #220]	@ (8007adc <USBD_CDC_DeInit+0xf8>)
 80079fe:	781b      	ldrb	r3, [r3, #0]
 8007a00:	f003 020f 	and.w	r2, r3, #15
 8007a04:	6879      	ldr	r1, [r7, #4]
 8007a06:	4613      	mov	r3, r2
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	4413      	add	r3, r2
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	440b      	add	r3, r1
 8007a10:	3323      	adds	r3, #35	@ 0x23
 8007a12:	2200      	movs	r2, #0
 8007a14:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007a16:	4b32      	ldr	r3, [pc, #200]	@ (8007ae0 <USBD_CDC_DeInit+0xfc>)
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f005 feb6 	bl	800d78e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007a22:	4b2f      	ldr	r3, [pc, #188]	@ (8007ae0 <USBD_CDC_DeInit+0xfc>)
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	f003 020f 	and.w	r2, r3, #15
 8007a2a:	6879      	ldr	r1, [r7, #4]
 8007a2c:	4613      	mov	r3, r2
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	4413      	add	r3, r2
 8007a32:	009b      	lsls	r3, r3, #2
 8007a34:	440b      	add	r3, r1
 8007a36:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007a3e:	4b29      	ldr	r3, [pc, #164]	@ (8007ae4 <USBD_CDC_DeInit+0x100>)
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	4619      	mov	r1, r3
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f005 fea2 	bl	800d78e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007a4a:	4b26      	ldr	r3, [pc, #152]	@ (8007ae4 <USBD_CDC_DeInit+0x100>)
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	f003 020f 	and.w	r2, r3, #15
 8007a52:	6879      	ldr	r1, [r7, #4]
 8007a54:	4613      	mov	r3, r2
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	4413      	add	r3, r2
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	440b      	add	r3, r1
 8007a5e:	3323      	adds	r3, #35	@ 0x23
 8007a60:	2200      	movs	r2, #0
 8007a62:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007a64:	4b1f      	ldr	r3, [pc, #124]	@ (8007ae4 <USBD_CDC_DeInit+0x100>)
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	f003 020f 	and.w	r2, r3, #15
 8007a6c:	6879      	ldr	r1, [r7, #4]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	4413      	add	r3, r2
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	440b      	add	r3, r1
 8007a78:	331c      	adds	r3, #28
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	32b0      	adds	r2, #176	@ 0xb0
 8007a88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d01f      	beq.n	8007ad0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	33b0      	adds	r3, #176	@ 0xb0
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	4413      	add	r3, r2
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	32b0      	adds	r2, #176	@ 0xb0
 8007aae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f005 fff0 	bl	800da98 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	32b0      	adds	r2, #176	@ 0xb0
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3708      	adds	r7, #8
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	20000093 	.word	0x20000093
 8007ae0:	20000094 	.word	0x20000094
 8007ae4:	20000095 	.word	0x20000095

08007ae8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	32b0      	adds	r2, #176	@ 0xb0
 8007afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b00:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007b02:	2300      	movs	r3, #0
 8007b04:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007b06:	2300      	movs	r3, #0
 8007b08:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d101      	bne.n	8007b18 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e0bf      	b.n	8007c98 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	781b      	ldrb	r3, [r3, #0]
 8007b1c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d050      	beq.n	8007bc6 <USBD_CDC_Setup+0xde>
 8007b24:	2b20      	cmp	r3, #32
 8007b26:	f040 80af 	bne.w	8007c88 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	88db      	ldrh	r3, [r3, #6]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d03a      	beq.n	8007ba8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	b25b      	sxtb	r3, r3
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	da1b      	bge.n	8007b74 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	33b0      	adds	r3, #176	@ 0xb0
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4413      	add	r3, r2
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007b52:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	88d2      	ldrh	r2, [r2, #6]
 8007b58:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	88db      	ldrh	r3, [r3, #6]
 8007b5e:	2b07      	cmp	r3, #7
 8007b60:	bf28      	it	cs
 8007b62:	2307      	movcs	r3, #7
 8007b64:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	89fa      	ldrh	r2, [r7, #14]
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f001 fdd3 	bl	8009718 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007b72:	e090      	b.n	8007c96 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	785a      	ldrb	r2, [r3, #1]
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	88db      	ldrh	r3, [r3, #6]
 8007b82:	2b3f      	cmp	r3, #63	@ 0x3f
 8007b84:	d803      	bhi.n	8007b8e <USBD_CDC_Setup+0xa6>
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	88db      	ldrh	r3, [r3, #6]
 8007b8a:	b2da      	uxtb	r2, r3
 8007b8c:	e000      	b.n	8007b90 <USBD_CDC_Setup+0xa8>
 8007b8e:	2240      	movs	r2, #64	@ 0x40
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007b96:	6939      	ldr	r1, [r7, #16]
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f001 fde8 	bl	8009776 <USBD_CtlPrepareRx>
      break;
 8007ba6:	e076      	b.n	8007c96 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	33b0      	adds	r3, #176	@ 0xb0
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4413      	add	r3, r2
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	683a      	ldr	r2, [r7, #0]
 8007bbc:	7850      	ldrb	r0, [r2, #1]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	6839      	ldr	r1, [r7, #0]
 8007bc2:	4798      	blx	r3
      break;
 8007bc4:	e067      	b.n	8007c96 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	785b      	ldrb	r3, [r3, #1]
 8007bca:	2b0b      	cmp	r3, #11
 8007bcc:	d851      	bhi.n	8007c72 <USBD_CDC_Setup+0x18a>
 8007bce:	a201      	add	r2, pc, #4	@ (adr r2, 8007bd4 <USBD_CDC_Setup+0xec>)
 8007bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd4:	08007c05 	.word	0x08007c05
 8007bd8:	08007c81 	.word	0x08007c81
 8007bdc:	08007c73 	.word	0x08007c73
 8007be0:	08007c73 	.word	0x08007c73
 8007be4:	08007c73 	.word	0x08007c73
 8007be8:	08007c73 	.word	0x08007c73
 8007bec:	08007c73 	.word	0x08007c73
 8007bf0:	08007c73 	.word	0x08007c73
 8007bf4:	08007c73 	.word	0x08007c73
 8007bf8:	08007c73 	.word	0x08007c73
 8007bfc:	08007c2f 	.word	0x08007c2f
 8007c00:	08007c59 	.word	0x08007c59
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	2b03      	cmp	r3, #3
 8007c0e:	d107      	bne.n	8007c20 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007c10:	f107 030a 	add.w	r3, r7, #10
 8007c14:	2202      	movs	r2, #2
 8007c16:	4619      	mov	r1, r3
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f001 fd7d 	bl	8009718 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c1e:	e032      	b.n	8007c86 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007c20:	6839      	ldr	r1, [r7, #0]
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f001 fcfb 	bl	800961e <USBD_CtlError>
            ret = USBD_FAIL;
 8007c28:	2303      	movs	r3, #3
 8007c2a:	75fb      	strb	r3, [r7, #23]
          break;
 8007c2c:	e02b      	b.n	8007c86 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	2b03      	cmp	r3, #3
 8007c38:	d107      	bne.n	8007c4a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007c3a:	f107 030d 	add.w	r3, r7, #13
 8007c3e:	2201      	movs	r2, #1
 8007c40:	4619      	mov	r1, r3
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f001 fd68 	bl	8009718 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c48:	e01d      	b.n	8007c86 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007c4a:	6839      	ldr	r1, [r7, #0]
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f001 fce6 	bl	800961e <USBD_CtlError>
            ret = USBD_FAIL;
 8007c52:	2303      	movs	r3, #3
 8007c54:	75fb      	strb	r3, [r7, #23]
          break;
 8007c56:	e016      	b.n	8007c86 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	2b03      	cmp	r3, #3
 8007c62:	d00f      	beq.n	8007c84 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007c64:	6839      	ldr	r1, [r7, #0]
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f001 fcd9 	bl	800961e <USBD_CtlError>
            ret = USBD_FAIL;
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007c70:	e008      	b.n	8007c84 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007c72:	6839      	ldr	r1, [r7, #0]
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f001 fcd2 	bl	800961e <USBD_CtlError>
          ret = USBD_FAIL;
 8007c7a:	2303      	movs	r3, #3
 8007c7c:	75fb      	strb	r3, [r7, #23]
          break;
 8007c7e:	e002      	b.n	8007c86 <USBD_CDC_Setup+0x19e>
          break;
 8007c80:	bf00      	nop
 8007c82:	e008      	b.n	8007c96 <USBD_CDC_Setup+0x1ae>
          break;
 8007c84:	bf00      	nop
      }
      break;
 8007c86:	e006      	b.n	8007c96 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007c88:	6839      	ldr	r1, [r7, #0]
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f001 fcc7 	bl	800961e <USBD_CtlError>
      ret = USBD_FAIL;
 8007c90:	2303      	movs	r3, #3
 8007c92:	75fb      	strb	r3, [r7, #23]
      break;
 8007c94:	bf00      	nop
  }

  return (uint8_t)ret;
 8007c96:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3718      	adds	r7, #24
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b084      	sub	sp, #16
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	460b      	mov	r3, r1
 8007caa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007cb2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	32b0      	adds	r2, #176	@ 0xb0
 8007cbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d101      	bne.n	8007cca <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	e065      	b.n	8007d96 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	32b0      	adds	r2, #176	@ 0xb0
 8007cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cd8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007cda:	78fb      	ldrb	r3, [r7, #3]
 8007cdc:	f003 020f 	and.w	r2, r3, #15
 8007ce0:	6879      	ldr	r1, [r7, #4]
 8007ce2:	4613      	mov	r3, r2
 8007ce4:	009b      	lsls	r3, r3, #2
 8007ce6:	4413      	add	r3, r2
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	440b      	add	r3, r1
 8007cec:	3314      	adds	r3, #20
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d02f      	beq.n	8007d54 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007cf4:	78fb      	ldrb	r3, [r7, #3]
 8007cf6:	f003 020f 	and.w	r2, r3, #15
 8007cfa:	6879      	ldr	r1, [r7, #4]
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	4413      	add	r3, r2
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	440b      	add	r3, r1
 8007d06:	3314      	adds	r3, #20
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	78fb      	ldrb	r3, [r7, #3]
 8007d0c:	f003 010f 	and.w	r1, r3, #15
 8007d10:	68f8      	ldr	r0, [r7, #12]
 8007d12:	460b      	mov	r3, r1
 8007d14:	00db      	lsls	r3, r3, #3
 8007d16:	440b      	add	r3, r1
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	4403      	add	r3, r0
 8007d1c:	331c      	adds	r3, #28
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	fbb2 f1f3 	udiv	r1, r2, r3
 8007d24:	fb01 f303 	mul.w	r3, r1, r3
 8007d28:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d112      	bne.n	8007d54 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007d2e:	78fb      	ldrb	r3, [r7, #3]
 8007d30:	f003 020f 	and.w	r2, r3, #15
 8007d34:	6879      	ldr	r1, [r7, #4]
 8007d36:	4613      	mov	r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	4413      	add	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	440b      	add	r3, r1
 8007d40:	3314      	adds	r3, #20
 8007d42:	2200      	movs	r2, #0
 8007d44:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007d46:	78f9      	ldrb	r1, [r7, #3]
 8007d48:	2300      	movs	r3, #0
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f005 fdc6 	bl	800d8de <USBD_LL_Transmit>
 8007d52:	e01f      	b.n	8007d94 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d62:	687a      	ldr	r2, [r7, #4]
 8007d64:	33b0      	adds	r3, #176	@ 0xb0
 8007d66:	009b      	lsls	r3, r3, #2
 8007d68:	4413      	add	r3, r2
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d010      	beq.n	8007d94 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d78:	687a      	ldr	r2, [r7, #4]
 8007d7a:	33b0      	adds	r3, #176	@ 0xb0
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	4413      	add	r3, r2
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	691b      	ldr	r3, [r3, #16]
 8007d84:	68ba      	ldr	r2, [r7, #8]
 8007d86:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007d90:	78fa      	ldrb	r2, [r7, #3]
 8007d92:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}

08007d9e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b084      	sub	sp, #16
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
 8007da6:	460b      	mov	r3, r1
 8007da8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	32b0      	adds	r2, #176	@ 0xb0
 8007db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007db8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	32b0      	adds	r2, #176	@ 0xb0
 8007dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d101      	bne.n	8007dd0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007dcc:	2303      	movs	r3, #3
 8007dce:	e01a      	b.n	8007e06 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007dd0:	78fb      	ldrb	r3, [r7, #3]
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f005 fdc4 	bl	800d962 <USBD_LL_GetRxDataSize>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	33b0      	adds	r3, #176	@ 0xb0
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4413      	add	r3, r2
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	68db      	ldr	r3, [r3, #12]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007dfa:	68fa      	ldr	r2, [r7, #12]
 8007dfc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007e00:	4611      	mov	r1, r2
 8007e02:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3710      	adds	r7, #16
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}

08007e0e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007e0e:	b580      	push	{r7, lr}
 8007e10:	b084      	sub	sp, #16
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	32b0      	adds	r2, #176	@ 0xb0
 8007e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e24:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d101      	bne.n	8007e30 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007e2c:	2303      	movs	r3, #3
 8007e2e:	e024      	b.n	8007e7a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	33b0      	adds	r3, #176	@ 0xb0
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	4413      	add	r3, r2
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d019      	beq.n	8007e78 <USBD_CDC_EP0_RxReady+0x6a>
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007e4a:	2bff      	cmp	r3, #255	@ 0xff
 8007e4c:	d014      	beq.n	8007e78 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	33b0      	adds	r3, #176	@ 0xb0
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	4413      	add	r3, r2
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	68fa      	ldr	r2, [r7, #12]
 8007e62:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007e66:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007e68:	68fa      	ldr	r2, [r7, #12]
 8007e6a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007e6e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	22ff      	movs	r2, #255	@ 0xff
 8007e74:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
	...

08007e84 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b086      	sub	sp, #24
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e8c:	2182      	movs	r1, #130	@ 0x82
 8007e8e:	4818      	ldr	r0, [pc, #96]	@ (8007ef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e90:	f000 fd62 	bl	8008958 <USBD_GetEpDesc>
 8007e94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e96:	2101      	movs	r1, #1
 8007e98:	4815      	ldr	r0, [pc, #84]	@ (8007ef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e9a:	f000 fd5d 	bl	8008958 <USBD_GetEpDesc>
 8007e9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007ea0:	2181      	movs	r1, #129	@ 0x81
 8007ea2:	4813      	ldr	r0, [pc, #76]	@ (8007ef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007ea4:	f000 fd58 	bl	8008958 <USBD_GetEpDesc>
 8007ea8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d002      	beq.n	8007eb6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	2210      	movs	r2, #16
 8007eb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d006      	beq.n	8007eca <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ec4:	711a      	strb	r2, [r3, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d006      	beq.n	8007ede <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ed8:	711a      	strb	r2, [r3, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2243      	movs	r2, #67	@ 0x43
 8007ee2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ee4:	4b02      	ldr	r3, [pc, #8]	@ (8007ef0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3718      	adds	r7, #24
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	20000050 	.word	0x20000050

08007ef4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b086      	sub	sp, #24
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007efc:	2182      	movs	r1, #130	@ 0x82
 8007efe:	4818      	ldr	r0, [pc, #96]	@ (8007f60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007f00:	f000 fd2a 	bl	8008958 <USBD_GetEpDesc>
 8007f04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007f06:	2101      	movs	r1, #1
 8007f08:	4815      	ldr	r0, [pc, #84]	@ (8007f60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007f0a:	f000 fd25 	bl	8008958 <USBD_GetEpDesc>
 8007f0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007f10:	2181      	movs	r1, #129	@ 0x81
 8007f12:	4813      	ldr	r0, [pc, #76]	@ (8007f60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007f14:	f000 fd20 	bl	8008958 <USBD_GetEpDesc>
 8007f18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d002      	beq.n	8007f26 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	2210      	movs	r2, #16
 8007f24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d006      	beq.n	8007f3a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	711a      	strb	r2, [r3, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f042 0202 	orr.w	r2, r2, #2
 8007f38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d006      	beq.n	8007f4e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2200      	movs	r2, #0
 8007f44:	711a      	strb	r2, [r3, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f042 0202 	orr.w	r2, r2, #2
 8007f4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2243      	movs	r2, #67	@ 0x43
 8007f52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007f54:	4b02      	ldr	r3, [pc, #8]	@ (8007f60 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3718      	adds	r7, #24
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	20000050 	.word	0x20000050

08007f64 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b086      	sub	sp, #24
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007f6c:	2182      	movs	r1, #130	@ 0x82
 8007f6e:	4818      	ldr	r0, [pc, #96]	@ (8007fd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f70:	f000 fcf2 	bl	8008958 <USBD_GetEpDesc>
 8007f74:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007f76:	2101      	movs	r1, #1
 8007f78:	4815      	ldr	r0, [pc, #84]	@ (8007fd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f7a:	f000 fced 	bl	8008958 <USBD_GetEpDesc>
 8007f7e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007f80:	2181      	movs	r1, #129	@ 0x81
 8007f82:	4813      	ldr	r0, [pc, #76]	@ (8007fd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f84:	f000 fce8 	bl	8008958 <USBD_GetEpDesc>
 8007f88:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d002      	beq.n	8007f96 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	2210      	movs	r2, #16
 8007f94:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d006      	beq.n	8007faa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fa4:	711a      	strb	r2, [r3, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d006      	beq.n	8007fbe <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fb8:	711a      	strb	r2, [r3, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2243      	movs	r2, #67	@ 0x43
 8007fc2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007fc4:	4b02      	ldr	r3, [pc, #8]	@ (8007fd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3718      	adds	r7, #24
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	20000050 	.word	0x20000050

08007fd4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	220a      	movs	r2, #10
 8007fe0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007fe2:	4b03      	ldr	r3, [pc, #12]	@ (8007ff0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	370c      	adds	r7, #12
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr
 8007ff0:	2000000c 	.word	0x2000000c

08007ff4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
 8007ffc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d101      	bne.n	8008008 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008004:	2303      	movs	r3, #3
 8008006:	e009      	b.n	800801c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	33b0      	adds	r3, #176	@ 0xb0
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	4413      	add	r3, r2
 8008016:	683a      	ldr	r2, [r7, #0]
 8008018:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800801a:	2300      	movs	r3, #0
}
 800801c:	4618      	mov	r0, r3
 800801e:	370c      	adds	r7, #12
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr

08008028 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008028:	b480      	push	{r7}
 800802a:	b087      	sub	sp, #28
 800802c:	af00      	add	r7, sp, #0
 800802e:	60f8      	str	r0, [r7, #12]
 8008030:	60b9      	str	r1, [r7, #8]
 8008032:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	32b0      	adds	r2, #176	@ 0xb0
 800803e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008042:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d101      	bne.n	800804e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800804a:	2303      	movs	r3, #3
 800804c:	e008      	b.n	8008060 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	68ba      	ldr	r2, [r7, #8]
 8008052:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	687a      	ldr	r2, [r7, #4]
 800805a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800805e:	2300      	movs	r3, #0
}
 8008060:	4618      	mov	r0, r3
 8008062:	371c      	adds	r7, #28
 8008064:	46bd      	mov	sp, r7
 8008066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806a:	4770      	bx	lr

0800806c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800806c:	b480      	push	{r7}
 800806e:	b085      	sub	sp, #20
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	32b0      	adds	r2, #176	@ 0xb0
 8008080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008084:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d101      	bne.n	8008090 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800808c:	2303      	movs	r3, #3
 800808e:	e004      	b.n	800809a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	683a      	ldr	r2, [r7, #0]
 8008094:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	4618      	mov	r0, r3
 800809c:	3714      	adds	r7, #20
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr
	...

080080a8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	32b0      	adds	r2, #176	@ 0xb0
 80080ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080be:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80080c0:	2301      	movs	r3, #1
 80080c2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d101      	bne.n	80080ce <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80080ca:	2303      	movs	r3, #3
 80080cc:	e025      	b.n	800811a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d11f      	bne.n	8008118 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	2201      	movs	r2, #1
 80080dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80080e0:	4b10      	ldr	r3, [pc, #64]	@ (8008124 <USBD_CDC_TransmitPacket+0x7c>)
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	f003 020f 	and.w	r2, r3, #15
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	4613      	mov	r3, r2
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	4413      	add	r3, r2
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	4403      	add	r3, r0
 80080fa:	3314      	adds	r3, #20
 80080fc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80080fe:	4b09      	ldr	r3, [pc, #36]	@ (8008124 <USBD_CDC_TransmitPacket+0x7c>)
 8008100:	7819      	ldrb	r1, [r3, #0]
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f005 fbe5 	bl	800d8de <USBD_LL_Transmit>

    ret = USBD_OK;
 8008114:	2300      	movs	r3, #0
 8008116:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008118:	7bfb      	ldrb	r3, [r7, #15]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3710      	adds	r7, #16
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
 8008122:	bf00      	nop
 8008124:	20000093 	.word	0x20000093

08008128 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	32b0      	adds	r2, #176	@ 0xb0
 800813a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800813e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	32b0      	adds	r2, #176	@ 0xb0
 800814a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d101      	bne.n	8008156 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008152:	2303      	movs	r3, #3
 8008154:	e018      	b.n	8008188 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	7c1b      	ldrb	r3, [r3, #16]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d10a      	bne.n	8008174 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800815e:	4b0c      	ldr	r3, [pc, #48]	@ (8008190 <USBD_CDC_ReceivePacket+0x68>)
 8008160:	7819      	ldrb	r1, [r3, #0]
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008168:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f005 fbd7 	bl	800d920 <USBD_LL_PrepareReceive>
 8008172:	e008      	b.n	8008186 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008174:	4b06      	ldr	r3, [pc, #24]	@ (8008190 <USBD_CDC_ReceivePacket+0x68>)
 8008176:	7819      	ldrb	r1, [r3, #0]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800817e:	2340      	movs	r3, #64	@ 0x40
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f005 fbcd 	bl	800d920 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008186:	2300      	movs	r3, #0
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}
 8008190:	20000094 	.word	0x20000094

08008194 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b086      	sub	sp, #24
 8008198:	af00      	add	r7, sp, #0
 800819a:	60f8      	str	r0, [r7, #12]
 800819c:	60b9      	str	r1, [r7, #8]
 800819e:	4613      	mov	r3, r2
 80081a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d101      	bne.n	80081ac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80081a8:	2303      	movs	r3, #3
 80081aa:	e01f      	b.n	80081ec <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2200      	movs	r2, #0
 80081b0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2200      	movs	r2, #0
 80081c0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d003      	beq.n	80081d2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	68ba      	ldr	r2, [r7, #8]
 80081ce:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2201      	movs	r2, #1
 80081d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	79fa      	ldrb	r2, [r7, #7]
 80081de:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80081e0:	68f8      	ldr	r0, [r7, #12]
 80081e2:	f005 fa47 	bl	800d674 <USBD_LL_Init>
 80081e6:	4603      	mov	r3, r0
 80081e8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80081ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3718      	adds	r7, #24
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80081fe:	2300      	movs	r3, #0
 8008200:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d101      	bne.n	800820c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008208:	2303      	movs	r3, #3
 800820a:	e025      	b.n	8008258 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	32ae      	adds	r2, #174	@ 0xae
 800821e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00f      	beq.n	8008248 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	32ae      	adds	r2, #174	@ 0xae
 8008232:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008238:	f107 020e 	add.w	r2, r7, #14
 800823c:	4610      	mov	r0, r2
 800823e:	4798      	blx	r3
 8008240:	4602      	mov	r2, r0
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800824e:	1c5a      	adds	r2, r3, #1
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008256:	2300      	movs	r3, #0
}
 8008258:	4618      	mov	r0, r3
 800825a:	3710      	adds	r7, #16
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b082      	sub	sp, #8
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f005 fa4f 	bl	800d70c <USBD_LL_Start>
 800826e:	4603      	mov	r3, r0
}
 8008270:	4618      	mov	r0, r3
 8008272:	3708      	adds	r7, #8
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008280:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008282:	4618      	mov	r0, r3
 8008284:	370c      	adds	r7, #12
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr

0800828e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b084      	sub	sp, #16
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
 8008296:	460b      	mov	r3, r1
 8008298:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800829a:	2300      	movs	r3, #0
 800829c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d009      	beq.n	80082bc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	78fa      	ldrb	r2, [r7, #3]
 80082b2:	4611      	mov	r1, r2
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	4798      	blx	r3
 80082b8:	4603      	mov	r3, r0
 80082ba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80082bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b084      	sub	sp, #16
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
 80082ce:	460b      	mov	r3, r1
 80082d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80082d2:	2300      	movs	r3, #0
 80082d4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	78fa      	ldrb	r2, [r7, #3]
 80082e0:	4611      	mov	r1, r2
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	4798      	blx	r3
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d001      	beq.n	80082f0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80082ec:	2303      	movs	r3, #3
 80082ee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80082f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3710      	adds	r7, #16
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}

080082fa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b084      	sub	sp, #16
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
 8008302:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800830a:	6839      	ldr	r1, [r7, #0]
 800830c:	4618      	mov	r0, r3
 800830e:	f001 f94c 	bl	80095aa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2201      	movs	r2, #1
 8008316:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008320:	461a      	mov	r2, r3
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800832e:	f003 031f 	and.w	r3, r3, #31
 8008332:	2b02      	cmp	r3, #2
 8008334:	d01a      	beq.n	800836c <USBD_LL_SetupStage+0x72>
 8008336:	2b02      	cmp	r3, #2
 8008338:	d822      	bhi.n	8008380 <USBD_LL_SetupStage+0x86>
 800833a:	2b00      	cmp	r3, #0
 800833c:	d002      	beq.n	8008344 <USBD_LL_SetupStage+0x4a>
 800833e:	2b01      	cmp	r3, #1
 8008340:	d00a      	beq.n	8008358 <USBD_LL_SetupStage+0x5e>
 8008342:	e01d      	b.n	8008380 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800834a:	4619      	mov	r1, r3
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 fb77 	bl	8008a40 <USBD_StdDevReq>
 8008352:	4603      	mov	r3, r0
 8008354:	73fb      	strb	r3, [r7, #15]
      break;
 8008356:	e020      	b.n	800839a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800835e:	4619      	mov	r1, r3
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f000 fbdf 	bl	8008b24 <USBD_StdItfReq>
 8008366:	4603      	mov	r3, r0
 8008368:	73fb      	strb	r3, [r7, #15]
      break;
 800836a:	e016      	b.n	800839a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008372:	4619      	mov	r1, r3
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 fc41 	bl	8008bfc <USBD_StdEPReq>
 800837a:	4603      	mov	r3, r0
 800837c:	73fb      	strb	r3, [r7, #15]
      break;
 800837e:	e00c      	b.n	800839a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008386:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800838a:	b2db      	uxtb	r3, r3
 800838c:	4619      	mov	r1, r3
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f005 fa1c 	bl	800d7cc <USBD_LL_StallEP>
 8008394:	4603      	mov	r3, r0
 8008396:	73fb      	strb	r3, [r7, #15]
      break;
 8008398:	bf00      	nop
  }

  return ret;
 800839a:	7bfb      	ldrb	r3, [r7, #15]
}
 800839c:	4618      	mov	r0, r3
 800839e:	3710      	adds	r7, #16
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	460b      	mov	r3, r1
 80083ae:	607a      	str	r2, [r7, #4]
 80083b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80083b2:	2300      	movs	r3, #0
 80083b4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80083b6:	7afb      	ldrb	r3, [r7, #11]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d177      	bne.n	80084ac <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80083c2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80083ca:	2b03      	cmp	r3, #3
 80083cc:	f040 80a1 	bne.w	8008512 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	693a      	ldr	r2, [r7, #16]
 80083d6:	8992      	ldrh	r2, [r2, #12]
 80083d8:	4293      	cmp	r3, r2
 80083da:	d91c      	bls.n	8008416 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	8992      	ldrh	r2, [r2, #12]
 80083e4:	1a9a      	subs	r2, r3, r2
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	691b      	ldr	r3, [r3, #16]
 80083ee:	693a      	ldr	r2, [r7, #16]
 80083f0:	8992      	ldrh	r2, [r2, #12]
 80083f2:	441a      	add	r2, r3
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	6919      	ldr	r1, [r3, #16]
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	899b      	ldrh	r3, [r3, #12]
 8008400:	461a      	mov	r2, r3
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	4293      	cmp	r3, r2
 8008408:	bf38      	it	cc
 800840a:	4613      	movcc	r3, r2
 800840c:	461a      	mov	r2, r3
 800840e:	68f8      	ldr	r0, [r7, #12]
 8008410:	f001 f9d2 	bl	80097b8 <USBD_CtlContinueRx>
 8008414:	e07d      	b.n	8008512 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800841c:	f003 031f 	and.w	r3, r3, #31
 8008420:	2b02      	cmp	r3, #2
 8008422:	d014      	beq.n	800844e <USBD_LL_DataOutStage+0xaa>
 8008424:	2b02      	cmp	r3, #2
 8008426:	d81d      	bhi.n	8008464 <USBD_LL_DataOutStage+0xc0>
 8008428:	2b00      	cmp	r3, #0
 800842a:	d002      	beq.n	8008432 <USBD_LL_DataOutStage+0x8e>
 800842c:	2b01      	cmp	r3, #1
 800842e:	d003      	beq.n	8008438 <USBD_LL_DataOutStage+0x94>
 8008430:	e018      	b.n	8008464 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008432:	2300      	movs	r3, #0
 8008434:	75bb      	strb	r3, [r7, #22]
            break;
 8008436:	e018      	b.n	800846a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800843e:	b2db      	uxtb	r3, r3
 8008440:	4619      	mov	r1, r3
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f000 fa6e 	bl	8008924 <USBD_CoreFindIF>
 8008448:	4603      	mov	r3, r0
 800844a:	75bb      	strb	r3, [r7, #22]
            break;
 800844c:	e00d      	b.n	800846a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008454:	b2db      	uxtb	r3, r3
 8008456:	4619      	mov	r1, r3
 8008458:	68f8      	ldr	r0, [r7, #12]
 800845a:	f000 fa70 	bl	800893e <USBD_CoreFindEP>
 800845e:	4603      	mov	r3, r0
 8008460:	75bb      	strb	r3, [r7, #22]
            break;
 8008462:	e002      	b.n	800846a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008464:	2300      	movs	r3, #0
 8008466:	75bb      	strb	r3, [r7, #22]
            break;
 8008468:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800846a:	7dbb      	ldrb	r3, [r7, #22]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d119      	bne.n	80084a4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008476:	b2db      	uxtb	r3, r3
 8008478:	2b03      	cmp	r3, #3
 800847a:	d113      	bne.n	80084a4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800847c:	7dba      	ldrb	r2, [r7, #22]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	32ae      	adds	r2, #174	@ 0xae
 8008482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008486:	691b      	ldr	r3, [r3, #16]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00b      	beq.n	80084a4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800848c:	7dba      	ldrb	r2, [r7, #22]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008494:	7dba      	ldrb	r2, [r7, #22]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	32ae      	adds	r2, #174	@ 0xae
 800849a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	68f8      	ldr	r0, [r7, #12]
 80084a2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80084a4:	68f8      	ldr	r0, [r7, #12]
 80084a6:	f001 f998 	bl	80097da <USBD_CtlSendStatus>
 80084aa:	e032      	b.n	8008512 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80084ac:	7afb      	ldrb	r3, [r7, #11]
 80084ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	4619      	mov	r1, r3
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f000 fa41 	bl	800893e <USBD_CoreFindEP>
 80084bc:	4603      	mov	r3, r0
 80084be:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084c0:	7dbb      	ldrb	r3, [r7, #22]
 80084c2:	2bff      	cmp	r3, #255	@ 0xff
 80084c4:	d025      	beq.n	8008512 <USBD_LL_DataOutStage+0x16e>
 80084c6:	7dbb      	ldrb	r3, [r7, #22]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d122      	bne.n	8008512 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	2b03      	cmp	r3, #3
 80084d6:	d117      	bne.n	8008508 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80084d8:	7dba      	ldrb	r2, [r7, #22]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	32ae      	adds	r2, #174	@ 0xae
 80084de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084e2:	699b      	ldr	r3, [r3, #24]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d00f      	beq.n	8008508 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80084e8:	7dba      	ldrb	r2, [r7, #22]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80084f0:	7dba      	ldrb	r2, [r7, #22]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	32ae      	adds	r2, #174	@ 0xae
 80084f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084fa:	699b      	ldr	r3, [r3, #24]
 80084fc:	7afa      	ldrb	r2, [r7, #11]
 80084fe:	4611      	mov	r1, r2
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	4798      	blx	r3
 8008504:	4603      	mov	r3, r0
 8008506:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008508:	7dfb      	ldrb	r3, [r7, #23]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d001      	beq.n	8008512 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800850e:	7dfb      	ldrb	r3, [r7, #23]
 8008510:	e000      	b.n	8008514 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3718      	adds	r7, #24
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b086      	sub	sp, #24
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	460b      	mov	r3, r1
 8008526:	607a      	str	r2, [r7, #4]
 8008528:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800852a:	7afb      	ldrb	r3, [r7, #11]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d178      	bne.n	8008622 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	3314      	adds	r3, #20
 8008534:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800853c:	2b02      	cmp	r3, #2
 800853e:	d163      	bne.n	8008608 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	693a      	ldr	r2, [r7, #16]
 8008546:	8992      	ldrh	r2, [r2, #12]
 8008548:	4293      	cmp	r3, r2
 800854a:	d91c      	bls.n	8008586 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	693a      	ldr	r2, [r7, #16]
 8008552:	8992      	ldrh	r2, [r2, #12]
 8008554:	1a9a      	subs	r2, r3, r2
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	691b      	ldr	r3, [r3, #16]
 800855e:	693a      	ldr	r2, [r7, #16]
 8008560:	8992      	ldrh	r2, [r2, #12]
 8008562:	441a      	add	r2, r3
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	6919      	ldr	r1, [r3, #16]
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	461a      	mov	r2, r3
 8008572:	68f8      	ldr	r0, [r7, #12]
 8008574:	f001 f8ee 	bl	8009754 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008578:	2300      	movs	r3, #0
 800857a:	2200      	movs	r2, #0
 800857c:	2100      	movs	r1, #0
 800857e:	68f8      	ldr	r0, [r7, #12]
 8008580:	f005 f9ce 	bl	800d920 <USBD_LL_PrepareReceive>
 8008584:	e040      	b.n	8008608 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	899b      	ldrh	r3, [r3, #12]
 800858a:	461a      	mov	r2, r3
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	429a      	cmp	r2, r3
 8008592:	d11c      	bne.n	80085ce <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	693a      	ldr	r2, [r7, #16]
 800859a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800859c:	4293      	cmp	r3, r2
 800859e:	d316      	bcc.n	80085ce <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d20f      	bcs.n	80085ce <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80085ae:	2200      	movs	r2, #0
 80085b0:	2100      	movs	r1, #0
 80085b2:	68f8      	ldr	r0, [r7, #12]
 80085b4:	f001 f8ce 	bl	8009754 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2200      	movs	r2, #0
 80085bc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085c0:	2300      	movs	r3, #0
 80085c2:	2200      	movs	r2, #0
 80085c4:	2100      	movs	r1, #0
 80085c6:	68f8      	ldr	r0, [r7, #12]
 80085c8:	f005 f9aa 	bl	800d920 <USBD_LL_PrepareReceive>
 80085cc:	e01c      	b.n	8008608 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	2b03      	cmp	r3, #3
 80085d8:	d10f      	bne.n	80085fa <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085e0:	68db      	ldr	r3, [r3, #12]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d009      	beq.n	80085fa <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2200      	movs	r2, #0
 80085ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085f4:	68db      	ldr	r3, [r3, #12]
 80085f6:	68f8      	ldr	r0, [r7, #12]
 80085f8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80085fa:	2180      	movs	r1, #128	@ 0x80
 80085fc:	68f8      	ldr	r0, [r7, #12]
 80085fe:	f005 f8e5 	bl	800d7cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008602:	68f8      	ldr	r0, [r7, #12]
 8008604:	f001 f8fc 	bl	8009800 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800860e:	2b00      	cmp	r3, #0
 8008610:	d03a      	beq.n	8008688 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008612:	68f8      	ldr	r0, [r7, #12]
 8008614:	f7ff fe30 	bl	8008278 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008620:	e032      	b.n	8008688 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008622:	7afb      	ldrb	r3, [r7, #11]
 8008624:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008628:	b2db      	uxtb	r3, r3
 800862a:	4619      	mov	r1, r3
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f000 f986 	bl	800893e <USBD_CoreFindEP>
 8008632:	4603      	mov	r3, r0
 8008634:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008636:	7dfb      	ldrb	r3, [r7, #23]
 8008638:	2bff      	cmp	r3, #255	@ 0xff
 800863a:	d025      	beq.n	8008688 <USBD_LL_DataInStage+0x16c>
 800863c:	7dfb      	ldrb	r3, [r7, #23]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d122      	bne.n	8008688 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008648:	b2db      	uxtb	r3, r3
 800864a:	2b03      	cmp	r3, #3
 800864c:	d11c      	bne.n	8008688 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800864e:	7dfa      	ldrb	r2, [r7, #23]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	32ae      	adds	r2, #174	@ 0xae
 8008654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008658:	695b      	ldr	r3, [r3, #20]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d014      	beq.n	8008688 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800865e:	7dfa      	ldrb	r2, [r7, #23]
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008666:	7dfa      	ldrb	r2, [r7, #23]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	32ae      	adds	r2, #174	@ 0xae
 800866c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008670:	695b      	ldr	r3, [r3, #20]
 8008672:	7afa      	ldrb	r2, [r7, #11]
 8008674:	4611      	mov	r1, r2
 8008676:	68f8      	ldr	r0, [r7, #12]
 8008678:	4798      	blx	r3
 800867a:	4603      	mov	r3, r0
 800867c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800867e:	7dbb      	ldrb	r3, [r7, #22]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d001      	beq.n	8008688 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008684:	7dbb      	ldrb	r3, [r7, #22]
 8008686:	e000      	b.n	800868a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	3718      	adds	r7, #24
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}

08008692 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008692:	b580      	push	{r7, lr}
 8008694:	b084      	sub	sp, #16
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800869a:	2300      	movs	r3, #0
 800869c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2201      	movs	r2, #1
 80086a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2200      	movs	r2, #0
 80086b2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d014      	beq.n	80086f8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d00e      	beq.n	80086f8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	6852      	ldr	r2, [r2, #4]
 80086e6:	b2d2      	uxtb	r2, r2
 80086e8:	4611      	mov	r1, r2
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	4798      	blx	r3
 80086ee:	4603      	mov	r3, r0
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d001      	beq.n	80086f8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80086f4:	2303      	movs	r3, #3
 80086f6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086f8:	2340      	movs	r3, #64	@ 0x40
 80086fa:	2200      	movs	r2, #0
 80086fc:	2100      	movs	r1, #0
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f005 f81f 	bl	800d742 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2240      	movs	r2, #64	@ 0x40
 8008710:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008714:	2340      	movs	r3, #64	@ 0x40
 8008716:	2200      	movs	r2, #0
 8008718:	2180      	movs	r1, #128	@ 0x80
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f005 f811 	bl	800d742 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2201      	movs	r2, #1
 8008724:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2240      	movs	r2, #64	@ 0x40
 800872c:	841a      	strh	r2, [r3, #32]

  return ret;
 800872e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008730:	4618      	mov	r0, r3
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	460b      	mov	r3, r1
 8008742:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	78fa      	ldrb	r2, [r7, #3]
 8008748:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr

08008758 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008766:	b2db      	uxtb	r3, r3
 8008768:	2b04      	cmp	r3, #4
 800876a:	d006      	beq.n	800877a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008772:	b2da      	uxtb	r2, r3
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2204      	movs	r2, #4
 800877e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008782:	2300      	movs	r3, #0
}
 8008784:	4618      	mov	r0, r3
 8008786:	370c      	adds	r7, #12
 8008788:	46bd      	mov	sp, r7
 800878a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878e:	4770      	bx	lr

08008790 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008790:	b480      	push	{r7}
 8008792:	b083      	sub	sp, #12
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	2b04      	cmp	r3, #4
 80087a2:	d106      	bne.n	80087b2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80087aa:	b2da      	uxtb	r2, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b082      	sub	sp, #8
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	2b03      	cmp	r3, #3
 80087d2:	d110      	bne.n	80087f6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00b      	beq.n	80087f6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087e4:	69db      	ldr	r3, [r3, #28]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d005      	beq.n	80087f6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087f0:	69db      	ldr	r3, [r3, #28]
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3708      	adds	r7, #8
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b082      	sub	sp, #8
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	460b      	mov	r3, r1
 800880a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	32ae      	adds	r2, #174	@ 0xae
 8008816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d101      	bne.n	8008822 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800881e:	2303      	movs	r3, #3
 8008820:	e01c      	b.n	800885c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008828:	b2db      	uxtb	r3, r3
 800882a:	2b03      	cmp	r3, #3
 800882c:	d115      	bne.n	800885a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	32ae      	adds	r2, #174	@ 0xae
 8008838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800883c:	6a1b      	ldr	r3, [r3, #32]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00b      	beq.n	800885a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	32ae      	adds	r2, #174	@ 0xae
 800884c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008850:	6a1b      	ldr	r3, [r3, #32]
 8008852:	78fa      	ldrb	r2, [r7, #3]
 8008854:	4611      	mov	r1, r2
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3708      	adds	r7, #8
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b082      	sub	sp, #8
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	460b      	mov	r3, r1
 800886e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	32ae      	adds	r2, #174	@ 0xae
 800887a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d101      	bne.n	8008886 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008882:	2303      	movs	r3, #3
 8008884:	e01c      	b.n	80088c0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b03      	cmp	r3, #3
 8008890:	d115      	bne.n	80088be <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	32ae      	adds	r2, #174	@ 0xae
 800889c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d00b      	beq.n	80088be <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	32ae      	adds	r2, #174	@ 0xae
 80088b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088b6:	78fa      	ldrb	r2, [r7, #3]
 80088b8:	4611      	mov	r1, r2
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80088be:	2300      	movs	r3, #0
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3708      	adds	r7, #8
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b083      	sub	sp, #12
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80088d0:	2300      	movs	r3, #0
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	370c      	adds	r7, #12
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr

080088de <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b084      	sub	sp, #16
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80088e6:	2300      	movs	r3, #0
 80088e8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2201      	movs	r2, #1
 80088ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00e      	beq.n	800891a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	6852      	ldr	r2, [r2, #4]
 8008908:	b2d2      	uxtb	r2, r2
 800890a:	4611      	mov	r1, r2
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	4798      	blx	r3
 8008910:	4603      	mov	r3, r0
 8008912:	2b00      	cmp	r3, #0
 8008914:	d001      	beq.n	800891a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008916:	2303      	movs	r3, #3
 8008918:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800891a:	7bfb      	ldrb	r3, [r7, #15]
}
 800891c:	4618      	mov	r0, r3
 800891e:	3710      	adds	r7, #16
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}

08008924 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	460b      	mov	r3, r1
 800892e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008930:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008932:	4618      	mov	r0, r3
 8008934:	370c      	adds	r7, #12
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr

0800893e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800893e:	b480      	push	{r7}
 8008940:	b083      	sub	sp, #12
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
 8008946:	460b      	mov	r3, r1
 8008948:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800894a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800894c:	4618      	mov	r0, r3
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b086      	sub	sp, #24
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	460b      	mov	r3, r1
 8008962:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800896c:	2300      	movs	r3, #0
 800896e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	885b      	ldrh	r3, [r3, #2]
 8008974:	b29b      	uxth	r3, r3
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	7812      	ldrb	r2, [r2, #0]
 800897a:	4293      	cmp	r3, r2
 800897c:	d91f      	bls.n	80089be <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	781b      	ldrb	r3, [r3, #0]
 8008982:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008984:	e013      	b.n	80089ae <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008986:	f107 030a 	add.w	r3, r7, #10
 800898a:	4619      	mov	r1, r3
 800898c:	6978      	ldr	r0, [r7, #20]
 800898e:	f000 f81b 	bl	80089c8 <USBD_GetNextDesc>
 8008992:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	785b      	ldrb	r3, [r3, #1]
 8008998:	2b05      	cmp	r3, #5
 800899a:	d108      	bne.n	80089ae <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	789b      	ldrb	r3, [r3, #2]
 80089a4:	78fa      	ldrb	r2, [r7, #3]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d008      	beq.n	80089bc <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80089aa:	2300      	movs	r3, #0
 80089ac:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	885b      	ldrh	r3, [r3, #2]
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	897b      	ldrh	r3, [r7, #10]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d8e5      	bhi.n	8008986 <USBD_GetEpDesc+0x2e>
 80089ba:	e000      	b.n	80089be <USBD_GetEpDesc+0x66>
          break;
 80089bc:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80089be:	693b      	ldr	r3, [r7, #16]
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3718      	adds	r7, #24
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd80      	pop	{r7, pc}

080089c8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b085      	sub	sp, #20
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	881b      	ldrh	r3, [r3, #0]
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	7812      	ldrb	r2, [r2, #0]
 80089de:	4413      	add	r3, r2
 80089e0:	b29a      	uxth	r2, r3
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	461a      	mov	r2, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	4413      	add	r3, r2
 80089f0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80089f2:	68fb      	ldr	r3, [r7, #12]
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3714      	adds	r7, #20
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b087      	sub	sp, #28
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	3301      	adds	r3, #1
 8008a16:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	781b      	ldrb	r3, [r3, #0]
 8008a1c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008a1e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008a22:	021b      	lsls	r3, r3, #8
 8008a24:	b21a      	sxth	r2, r3
 8008a26:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	b21b      	sxth	r3, r3
 8008a2e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008a30:	89fb      	ldrh	r3, [r7, #14]
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	371c      	adds	r7, #28
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr
	...

08008a40 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
 8008a48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	781b      	ldrb	r3, [r3, #0]
 8008a52:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008a56:	2b40      	cmp	r3, #64	@ 0x40
 8008a58:	d005      	beq.n	8008a66 <USBD_StdDevReq+0x26>
 8008a5a:	2b40      	cmp	r3, #64	@ 0x40
 8008a5c:	d857      	bhi.n	8008b0e <USBD_StdDevReq+0xce>
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d00f      	beq.n	8008a82 <USBD_StdDevReq+0x42>
 8008a62:	2b20      	cmp	r3, #32
 8008a64:	d153      	bne.n	8008b0e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	32ae      	adds	r2, #174	@ 0xae
 8008a70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	6839      	ldr	r1, [r7, #0]
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	4798      	blx	r3
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	73fb      	strb	r3, [r7, #15]
      break;
 8008a80:	e04a      	b.n	8008b18 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	785b      	ldrb	r3, [r3, #1]
 8008a86:	2b09      	cmp	r3, #9
 8008a88:	d83b      	bhi.n	8008b02 <USBD_StdDevReq+0xc2>
 8008a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8008a90 <USBD_StdDevReq+0x50>)
 8008a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a90:	08008ae5 	.word	0x08008ae5
 8008a94:	08008af9 	.word	0x08008af9
 8008a98:	08008b03 	.word	0x08008b03
 8008a9c:	08008aef 	.word	0x08008aef
 8008aa0:	08008b03 	.word	0x08008b03
 8008aa4:	08008ac3 	.word	0x08008ac3
 8008aa8:	08008ab9 	.word	0x08008ab9
 8008aac:	08008b03 	.word	0x08008b03
 8008ab0:	08008adb 	.word	0x08008adb
 8008ab4:	08008acd 	.word	0x08008acd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008ab8:	6839      	ldr	r1, [r7, #0]
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f000 fa3e 	bl	8008f3c <USBD_GetDescriptor>
          break;
 8008ac0:	e024      	b.n	8008b0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008ac2:	6839      	ldr	r1, [r7, #0]
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f000 fbcd 	bl	8009264 <USBD_SetAddress>
          break;
 8008aca:	e01f      	b.n	8008b0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008acc:	6839      	ldr	r1, [r7, #0]
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 fc0c 	bl	80092ec <USBD_SetConfig>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	73fb      	strb	r3, [r7, #15]
          break;
 8008ad8:	e018      	b.n	8008b0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008ada:	6839      	ldr	r1, [r7, #0]
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fcaf 	bl	8009440 <USBD_GetConfig>
          break;
 8008ae2:	e013      	b.n	8008b0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008ae4:	6839      	ldr	r1, [r7, #0]
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 fce0 	bl	80094ac <USBD_GetStatus>
          break;
 8008aec:	e00e      	b.n	8008b0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008aee:	6839      	ldr	r1, [r7, #0]
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 fd0f 	bl	8009514 <USBD_SetFeature>
          break;
 8008af6:	e009      	b.n	8008b0c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008af8:	6839      	ldr	r1, [r7, #0]
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 fd33 	bl	8009566 <USBD_ClrFeature>
          break;
 8008b00:	e004      	b.n	8008b0c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008b02:	6839      	ldr	r1, [r7, #0]
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 fd8a 	bl	800961e <USBD_CtlError>
          break;
 8008b0a:	bf00      	nop
      }
      break;
 8008b0c:	e004      	b.n	8008b18 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008b0e:	6839      	ldr	r1, [r7, #0]
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fd84 	bl	800961e <USBD_CtlError>
      break;
 8008b16:	bf00      	nop
  }

  return ret;
 8008b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop

08008b24 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
 8008b2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	781b      	ldrb	r3, [r3, #0]
 8008b36:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008b3a:	2b40      	cmp	r3, #64	@ 0x40
 8008b3c:	d005      	beq.n	8008b4a <USBD_StdItfReq+0x26>
 8008b3e:	2b40      	cmp	r3, #64	@ 0x40
 8008b40:	d852      	bhi.n	8008be8 <USBD_StdItfReq+0xc4>
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d001      	beq.n	8008b4a <USBD_StdItfReq+0x26>
 8008b46:	2b20      	cmp	r3, #32
 8008b48:	d14e      	bne.n	8008be8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	3b01      	subs	r3, #1
 8008b54:	2b02      	cmp	r3, #2
 8008b56:	d840      	bhi.n	8008bda <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	889b      	ldrh	r3, [r3, #4]
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d836      	bhi.n	8008bd0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	889b      	ldrh	r3, [r3, #4]
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	4619      	mov	r1, r3
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7ff feda 	bl	8008924 <USBD_CoreFindIF>
 8008b70:	4603      	mov	r3, r0
 8008b72:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b74:	7bbb      	ldrb	r3, [r7, #14]
 8008b76:	2bff      	cmp	r3, #255	@ 0xff
 8008b78:	d01d      	beq.n	8008bb6 <USBD_StdItfReq+0x92>
 8008b7a:	7bbb      	ldrb	r3, [r7, #14]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d11a      	bne.n	8008bb6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008b80:	7bba      	ldrb	r2, [r7, #14]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	32ae      	adds	r2, #174	@ 0xae
 8008b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00f      	beq.n	8008bb0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008b90:	7bba      	ldrb	r2, [r7, #14]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008b98:	7bba      	ldrb	r2, [r7, #14]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	32ae      	adds	r2, #174	@ 0xae
 8008b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	6839      	ldr	r1, [r7, #0]
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	4798      	blx	r3
 8008baa:	4603      	mov	r3, r0
 8008bac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008bae:	e004      	b.n	8008bba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008bb0:	2303      	movs	r3, #3
 8008bb2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008bb4:	e001      	b.n	8008bba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008bb6:	2303      	movs	r3, #3
 8008bb8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	88db      	ldrh	r3, [r3, #6]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d110      	bne.n	8008be4 <USBD_StdItfReq+0xc0>
 8008bc2:	7bfb      	ldrb	r3, [r7, #15]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d10d      	bne.n	8008be4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 fe06 	bl	80097da <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008bce:	e009      	b.n	8008be4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008bd0:	6839      	ldr	r1, [r7, #0]
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 fd23 	bl	800961e <USBD_CtlError>
          break;
 8008bd8:	e004      	b.n	8008be4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008bda:	6839      	ldr	r1, [r7, #0]
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f000 fd1e 	bl	800961e <USBD_CtlError>
          break;
 8008be2:	e000      	b.n	8008be6 <USBD_StdItfReq+0xc2>
          break;
 8008be4:	bf00      	nop
      }
      break;
 8008be6:	e004      	b.n	8008bf2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008be8:	6839      	ldr	r1, [r7, #0]
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f000 fd17 	bl	800961e <USBD_CtlError>
      break;
 8008bf0:	bf00      	nop
  }

  return ret;
 8008bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008c06:	2300      	movs	r3, #0
 8008c08:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	889b      	ldrh	r3, [r3, #4]
 8008c0e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008c18:	2b40      	cmp	r3, #64	@ 0x40
 8008c1a:	d007      	beq.n	8008c2c <USBD_StdEPReq+0x30>
 8008c1c:	2b40      	cmp	r3, #64	@ 0x40
 8008c1e:	f200 8181 	bhi.w	8008f24 <USBD_StdEPReq+0x328>
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d02a      	beq.n	8008c7c <USBD_StdEPReq+0x80>
 8008c26:	2b20      	cmp	r3, #32
 8008c28:	f040 817c 	bne.w	8008f24 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008c2c:	7bbb      	ldrb	r3, [r7, #14]
 8008c2e:	4619      	mov	r1, r3
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f7ff fe84 	bl	800893e <USBD_CoreFindEP>
 8008c36:	4603      	mov	r3, r0
 8008c38:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008c3a:	7b7b      	ldrb	r3, [r7, #13]
 8008c3c:	2bff      	cmp	r3, #255	@ 0xff
 8008c3e:	f000 8176 	beq.w	8008f2e <USBD_StdEPReq+0x332>
 8008c42:	7b7b      	ldrb	r3, [r7, #13]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	f040 8172 	bne.w	8008f2e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008c4a:	7b7a      	ldrb	r2, [r7, #13]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008c52:	7b7a      	ldrb	r2, [r7, #13]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	32ae      	adds	r2, #174	@ 0xae
 8008c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	f000 8165 	beq.w	8008f2e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008c64:	7b7a      	ldrb	r2, [r7, #13]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	32ae      	adds	r2, #174	@ 0xae
 8008c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	6839      	ldr	r1, [r7, #0]
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	4798      	blx	r3
 8008c76:	4603      	mov	r3, r0
 8008c78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008c7a:	e158      	b.n	8008f2e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	785b      	ldrb	r3, [r3, #1]
 8008c80:	2b03      	cmp	r3, #3
 8008c82:	d008      	beq.n	8008c96 <USBD_StdEPReq+0x9a>
 8008c84:	2b03      	cmp	r3, #3
 8008c86:	f300 8147 	bgt.w	8008f18 <USBD_StdEPReq+0x31c>
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	f000 809b 	beq.w	8008dc6 <USBD_StdEPReq+0x1ca>
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d03c      	beq.n	8008d0e <USBD_StdEPReq+0x112>
 8008c94:	e140      	b.n	8008f18 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	2b02      	cmp	r3, #2
 8008ca0:	d002      	beq.n	8008ca8 <USBD_StdEPReq+0xac>
 8008ca2:	2b03      	cmp	r3, #3
 8008ca4:	d016      	beq.n	8008cd4 <USBD_StdEPReq+0xd8>
 8008ca6:	e02c      	b.n	8008d02 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ca8:	7bbb      	ldrb	r3, [r7, #14]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d00d      	beq.n	8008cca <USBD_StdEPReq+0xce>
 8008cae:	7bbb      	ldrb	r3, [r7, #14]
 8008cb0:	2b80      	cmp	r3, #128	@ 0x80
 8008cb2:	d00a      	beq.n	8008cca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008cb4:	7bbb      	ldrb	r3, [r7, #14]
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f004 fd87 	bl	800d7cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008cbe:	2180      	movs	r1, #128	@ 0x80
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f004 fd83 	bl	800d7cc <USBD_LL_StallEP>
 8008cc6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008cc8:	e020      	b.n	8008d0c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008cca:	6839      	ldr	r1, [r7, #0]
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fca6 	bl	800961e <USBD_CtlError>
              break;
 8008cd2:	e01b      	b.n	8008d0c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	885b      	ldrh	r3, [r3, #2]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d10e      	bne.n	8008cfa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008cdc:	7bbb      	ldrb	r3, [r7, #14]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d00b      	beq.n	8008cfa <USBD_StdEPReq+0xfe>
 8008ce2:	7bbb      	ldrb	r3, [r7, #14]
 8008ce4:	2b80      	cmp	r3, #128	@ 0x80
 8008ce6:	d008      	beq.n	8008cfa <USBD_StdEPReq+0xfe>
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	88db      	ldrh	r3, [r3, #6]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d104      	bne.n	8008cfa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008cf0:	7bbb      	ldrb	r3, [r7, #14]
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f004 fd69 	bl	800d7cc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 fd6d 	bl	80097da <USBD_CtlSendStatus>

              break;
 8008d00:	e004      	b.n	8008d0c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008d02:	6839      	ldr	r1, [r7, #0]
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 fc8a 	bl	800961e <USBD_CtlError>
              break;
 8008d0a:	bf00      	nop
          }
          break;
 8008d0c:	e109      	b.n	8008f22 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d14:	b2db      	uxtb	r3, r3
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	d002      	beq.n	8008d20 <USBD_StdEPReq+0x124>
 8008d1a:	2b03      	cmp	r3, #3
 8008d1c:	d016      	beq.n	8008d4c <USBD_StdEPReq+0x150>
 8008d1e:	e04b      	b.n	8008db8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d20:	7bbb      	ldrb	r3, [r7, #14]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d00d      	beq.n	8008d42 <USBD_StdEPReq+0x146>
 8008d26:	7bbb      	ldrb	r3, [r7, #14]
 8008d28:	2b80      	cmp	r3, #128	@ 0x80
 8008d2a:	d00a      	beq.n	8008d42 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008d2c:	7bbb      	ldrb	r3, [r7, #14]
 8008d2e:	4619      	mov	r1, r3
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f004 fd4b 	bl	800d7cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008d36:	2180      	movs	r1, #128	@ 0x80
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f004 fd47 	bl	800d7cc <USBD_LL_StallEP>
 8008d3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008d40:	e040      	b.n	8008dc4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008d42:	6839      	ldr	r1, [r7, #0]
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 fc6a 	bl	800961e <USBD_CtlError>
              break;
 8008d4a:	e03b      	b.n	8008dc4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	885b      	ldrh	r3, [r3, #2]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d136      	bne.n	8008dc2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008d54:	7bbb      	ldrb	r3, [r7, #14]
 8008d56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d004      	beq.n	8008d68 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008d5e:	7bbb      	ldrb	r3, [r7, #14]
 8008d60:	4619      	mov	r1, r3
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f004 fd51 	bl	800d80a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fd36 	bl	80097da <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008d6e:	7bbb      	ldrb	r3, [r7, #14]
 8008d70:	4619      	mov	r1, r3
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f7ff fde3 	bl	800893e <USBD_CoreFindEP>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008d7c:	7b7b      	ldrb	r3, [r7, #13]
 8008d7e:	2bff      	cmp	r3, #255	@ 0xff
 8008d80:	d01f      	beq.n	8008dc2 <USBD_StdEPReq+0x1c6>
 8008d82:	7b7b      	ldrb	r3, [r7, #13]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d11c      	bne.n	8008dc2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008d88:	7b7a      	ldrb	r2, [r7, #13]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008d90:	7b7a      	ldrb	r2, [r7, #13]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	32ae      	adds	r2, #174	@ 0xae
 8008d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d010      	beq.n	8008dc2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008da0:	7b7a      	ldrb	r2, [r7, #13]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	32ae      	adds	r2, #174	@ 0xae
 8008da6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	6839      	ldr	r1, [r7, #0]
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	4798      	blx	r3
 8008db2:	4603      	mov	r3, r0
 8008db4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008db6:	e004      	b.n	8008dc2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008db8:	6839      	ldr	r1, [r7, #0]
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 fc2f 	bl	800961e <USBD_CtlError>
              break;
 8008dc0:	e000      	b.n	8008dc4 <USBD_StdEPReq+0x1c8>
              break;
 8008dc2:	bf00      	nop
          }
          break;
 8008dc4:	e0ad      	b.n	8008f22 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d002      	beq.n	8008dd8 <USBD_StdEPReq+0x1dc>
 8008dd2:	2b03      	cmp	r3, #3
 8008dd4:	d033      	beq.n	8008e3e <USBD_StdEPReq+0x242>
 8008dd6:	e099      	b.n	8008f0c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008dd8:	7bbb      	ldrb	r3, [r7, #14]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d007      	beq.n	8008dee <USBD_StdEPReq+0x1f2>
 8008dde:	7bbb      	ldrb	r3, [r7, #14]
 8008de0:	2b80      	cmp	r3, #128	@ 0x80
 8008de2:	d004      	beq.n	8008dee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008de4:	6839      	ldr	r1, [r7, #0]
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f000 fc19 	bl	800961e <USBD_CtlError>
                break;
 8008dec:	e093      	b.n	8008f16 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008dee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	da0b      	bge.n	8008e0e <USBD_StdEPReq+0x212>
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008dfc:	4613      	mov	r3, r2
 8008dfe:	009b      	lsls	r3, r3, #2
 8008e00:	4413      	add	r3, r2
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	3310      	adds	r3, #16
 8008e06:	687a      	ldr	r2, [r7, #4]
 8008e08:	4413      	add	r3, r2
 8008e0a:	3304      	adds	r3, #4
 8008e0c:	e00b      	b.n	8008e26 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008e0e:	7bbb      	ldrb	r3, [r7, #14]
 8008e10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e14:	4613      	mov	r3, r2
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	4413      	add	r3, r2
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	4413      	add	r3, r2
 8008e24:	3304      	adds	r3, #4
 8008e26:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	330e      	adds	r3, #14
 8008e32:	2202      	movs	r2, #2
 8008e34:	4619      	mov	r1, r3
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f000 fc6e 	bl	8009718 <USBD_CtlSendData>
              break;
 8008e3c:	e06b      	b.n	8008f16 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008e3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	da11      	bge.n	8008e6a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008e46:	7bbb      	ldrb	r3, [r7, #14]
 8008e48:	f003 020f 	and.w	r2, r3, #15
 8008e4c:	6879      	ldr	r1, [r7, #4]
 8008e4e:	4613      	mov	r3, r2
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	4413      	add	r3, r2
 8008e54:	009b      	lsls	r3, r3, #2
 8008e56:	440b      	add	r3, r1
 8008e58:	3323      	adds	r3, #35	@ 0x23
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d117      	bne.n	8008e90 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008e60:	6839      	ldr	r1, [r7, #0]
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f000 fbdb 	bl	800961e <USBD_CtlError>
                  break;
 8008e68:	e055      	b.n	8008f16 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008e6a:	7bbb      	ldrb	r3, [r7, #14]
 8008e6c:	f003 020f 	and.w	r2, r3, #15
 8008e70:	6879      	ldr	r1, [r7, #4]
 8008e72:	4613      	mov	r3, r2
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	4413      	add	r3, r2
 8008e78:	009b      	lsls	r3, r3, #2
 8008e7a:	440b      	add	r3, r1
 8008e7c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d104      	bne.n	8008e90 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008e86:	6839      	ldr	r1, [r7, #0]
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 fbc8 	bl	800961e <USBD_CtlError>
                  break;
 8008e8e:	e042      	b.n	8008f16 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	da0b      	bge.n	8008eb0 <USBD_StdEPReq+0x2b4>
 8008e98:	7bbb      	ldrb	r3, [r7, #14]
 8008e9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e9e:	4613      	mov	r3, r2
 8008ea0:	009b      	lsls	r3, r3, #2
 8008ea2:	4413      	add	r3, r2
 8008ea4:	009b      	lsls	r3, r3, #2
 8008ea6:	3310      	adds	r3, #16
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	4413      	add	r3, r2
 8008eac:	3304      	adds	r3, #4
 8008eae:	e00b      	b.n	8008ec8 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008eb0:	7bbb      	ldrb	r3, [r7, #14]
 8008eb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	009b      	lsls	r3, r3, #2
 8008eba:	4413      	add	r3, r2
 8008ebc:	009b      	lsls	r3, r3, #2
 8008ebe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	4413      	add	r3, r2
 8008ec6:	3304      	adds	r3, #4
 8008ec8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008eca:	7bbb      	ldrb	r3, [r7, #14]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d002      	beq.n	8008ed6 <USBD_StdEPReq+0x2da>
 8008ed0:	7bbb      	ldrb	r3, [r7, #14]
 8008ed2:	2b80      	cmp	r3, #128	@ 0x80
 8008ed4:	d103      	bne.n	8008ede <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	739a      	strb	r2, [r3, #14]
 8008edc:	e00e      	b.n	8008efc <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008ede:	7bbb      	ldrb	r3, [r7, #14]
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f004 fcb0 	bl	800d848 <USBD_LL_IsStallEP>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d003      	beq.n	8008ef6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	2201      	movs	r2, #1
 8008ef2:	739a      	strb	r2, [r3, #14]
 8008ef4:	e002      	b.n	8008efc <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	330e      	adds	r3, #14
 8008f00:	2202      	movs	r2, #2
 8008f02:	4619      	mov	r1, r3
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 fc07 	bl	8009718 <USBD_CtlSendData>
              break;
 8008f0a:	e004      	b.n	8008f16 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008f0c:	6839      	ldr	r1, [r7, #0]
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 fb85 	bl	800961e <USBD_CtlError>
              break;
 8008f14:	bf00      	nop
          }
          break;
 8008f16:	e004      	b.n	8008f22 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008f18:	6839      	ldr	r1, [r7, #0]
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f000 fb7f 	bl	800961e <USBD_CtlError>
          break;
 8008f20:	bf00      	nop
      }
      break;
 8008f22:	e005      	b.n	8008f30 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008f24:	6839      	ldr	r1, [r7, #0]
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 fb79 	bl	800961e <USBD_CtlError>
      break;
 8008f2c:	e000      	b.n	8008f30 <USBD_StdEPReq+0x334>
      break;
 8008f2e:	bf00      	nop
  }

  return ret;
 8008f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3710      	adds	r7, #16
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}
	...

08008f3c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b084      	sub	sp, #16
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008f46:	2300      	movs	r3, #0
 8008f48:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	885b      	ldrh	r3, [r3, #2]
 8008f56:	0a1b      	lsrs	r3, r3, #8
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	2b0e      	cmp	r3, #14
 8008f5e:	f200 8152 	bhi.w	8009206 <USBD_GetDescriptor+0x2ca>
 8008f62:	a201      	add	r2, pc, #4	@ (adr r2, 8008f68 <USBD_GetDescriptor+0x2c>)
 8008f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f68:	08008fd9 	.word	0x08008fd9
 8008f6c:	08008ff1 	.word	0x08008ff1
 8008f70:	08009031 	.word	0x08009031
 8008f74:	08009207 	.word	0x08009207
 8008f78:	08009207 	.word	0x08009207
 8008f7c:	080091a7 	.word	0x080091a7
 8008f80:	080091d3 	.word	0x080091d3
 8008f84:	08009207 	.word	0x08009207
 8008f88:	08009207 	.word	0x08009207
 8008f8c:	08009207 	.word	0x08009207
 8008f90:	08009207 	.word	0x08009207
 8008f94:	08009207 	.word	0x08009207
 8008f98:	08009207 	.word	0x08009207
 8008f9c:	08009207 	.word	0x08009207
 8008fa0:	08008fa5 	.word	0x08008fa5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008faa:	69db      	ldr	r3, [r3, #28]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d00b      	beq.n	8008fc8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fb6:	69db      	ldr	r3, [r3, #28]
 8008fb8:	687a      	ldr	r2, [r7, #4]
 8008fba:	7c12      	ldrb	r2, [r2, #16]
 8008fbc:	f107 0108 	add.w	r1, r7, #8
 8008fc0:	4610      	mov	r0, r2
 8008fc2:	4798      	blx	r3
 8008fc4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fc6:	e126      	b.n	8009216 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008fc8:	6839      	ldr	r1, [r7, #0]
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 fb27 	bl	800961e <USBD_CtlError>
        err++;
 8008fd0:	7afb      	ldrb	r3, [r7, #11]
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	72fb      	strb	r3, [r7, #11]
      break;
 8008fd6:	e11e      	b.n	8009216 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	7c12      	ldrb	r2, [r2, #16]
 8008fe4:	f107 0108 	add.w	r1, r7, #8
 8008fe8:	4610      	mov	r0, r2
 8008fea:	4798      	blx	r3
 8008fec:	60f8      	str	r0, [r7, #12]
      break;
 8008fee:	e112      	b.n	8009216 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	7c1b      	ldrb	r3, [r3, #16]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d10d      	bne.n	8009014 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009000:	f107 0208 	add.w	r2, r7, #8
 8009004:	4610      	mov	r0, r2
 8009006:	4798      	blx	r3
 8009008:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	3301      	adds	r3, #1
 800900e:	2202      	movs	r2, #2
 8009010:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009012:	e100      	b.n	8009216 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800901a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800901c:	f107 0208 	add.w	r2, r7, #8
 8009020:	4610      	mov	r0, r2
 8009022:	4798      	blx	r3
 8009024:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	3301      	adds	r3, #1
 800902a:	2202      	movs	r2, #2
 800902c:	701a      	strb	r2, [r3, #0]
      break;
 800902e:	e0f2      	b.n	8009216 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	885b      	ldrh	r3, [r3, #2]
 8009034:	b2db      	uxtb	r3, r3
 8009036:	2b05      	cmp	r3, #5
 8009038:	f200 80ac 	bhi.w	8009194 <USBD_GetDescriptor+0x258>
 800903c:	a201      	add	r2, pc, #4	@ (adr r2, 8009044 <USBD_GetDescriptor+0x108>)
 800903e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009042:	bf00      	nop
 8009044:	0800905d 	.word	0x0800905d
 8009048:	08009091 	.word	0x08009091
 800904c:	080090c5 	.word	0x080090c5
 8009050:	080090f9 	.word	0x080090f9
 8009054:	0800912d 	.word	0x0800912d
 8009058:	08009161 	.word	0x08009161
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d00b      	beq.n	8009080 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	687a      	ldr	r2, [r7, #4]
 8009072:	7c12      	ldrb	r2, [r2, #16]
 8009074:	f107 0108 	add.w	r1, r7, #8
 8009078:	4610      	mov	r0, r2
 800907a:	4798      	blx	r3
 800907c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800907e:	e091      	b.n	80091a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009080:	6839      	ldr	r1, [r7, #0]
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 facb 	bl	800961e <USBD_CtlError>
            err++;
 8009088:	7afb      	ldrb	r3, [r7, #11]
 800908a:	3301      	adds	r3, #1
 800908c:	72fb      	strb	r3, [r7, #11]
          break;
 800908e:	e089      	b.n	80091a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009096:	689b      	ldr	r3, [r3, #8]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d00b      	beq.n	80090b4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	687a      	ldr	r2, [r7, #4]
 80090a6:	7c12      	ldrb	r2, [r2, #16]
 80090a8:	f107 0108 	add.w	r1, r7, #8
 80090ac:	4610      	mov	r0, r2
 80090ae:	4798      	blx	r3
 80090b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80090b2:	e077      	b.n	80091a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80090b4:	6839      	ldr	r1, [r7, #0]
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f000 fab1 	bl	800961e <USBD_CtlError>
            err++;
 80090bc:	7afb      	ldrb	r3, [r7, #11]
 80090be:	3301      	adds	r3, #1
 80090c0:	72fb      	strb	r3, [r7, #11]
          break;
 80090c2:	e06f      	b.n	80091a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00b      	beq.n	80090e8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090d6:	68db      	ldr	r3, [r3, #12]
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	7c12      	ldrb	r2, [r2, #16]
 80090dc:	f107 0108 	add.w	r1, r7, #8
 80090e0:	4610      	mov	r0, r2
 80090e2:	4798      	blx	r3
 80090e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80090e6:	e05d      	b.n	80091a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80090e8:	6839      	ldr	r1, [r7, #0]
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f000 fa97 	bl	800961e <USBD_CtlError>
            err++;
 80090f0:	7afb      	ldrb	r3, [r7, #11]
 80090f2:	3301      	adds	r3, #1
 80090f4:	72fb      	strb	r3, [r7, #11]
          break;
 80090f6:	e055      	b.n	80091a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090fe:	691b      	ldr	r3, [r3, #16]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d00b      	beq.n	800911c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800910a:	691b      	ldr	r3, [r3, #16]
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	7c12      	ldrb	r2, [r2, #16]
 8009110:	f107 0108 	add.w	r1, r7, #8
 8009114:	4610      	mov	r0, r2
 8009116:	4798      	blx	r3
 8009118:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800911a:	e043      	b.n	80091a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800911c:	6839      	ldr	r1, [r7, #0]
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f000 fa7d 	bl	800961e <USBD_CtlError>
            err++;
 8009124:	7afb      	ldrb	r3, [r7, #11]
 8009126:	3301      	adds	r3, #1
 8009128:	72fb      	strb	r3, [r7, #11]
          break;
 800912a:	e03b      	b.n	80091a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009132:	695b      	ldr	r3, [r3, #20]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d00b      	beq.n	8009150 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800913e:	695b      	ldr	r3, [r3, #20]
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	7c12      	ldrb	r2, [r2, #16]
 8009144:	f107 0108 	add.w	r1, r7, #8
 8009148:	4610      	mov	r0, r2
 800914a:	4798      	blx	r3
 800914c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800914e:	e029      	b.n	80091a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009150:	6839      	ldr	r1, [r7, #0]
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f000 fa63 	bl	800961e <USBD_CtlError>
            err++;
 8009158:	7afb      	ldrb	r3, [r7, #11]
 800915a:	3301      	adds	r3, #1
 800915c:	72fb      	strb	r3, [r7, #11]
          break;
 800915e:	e021      	b.n	80091a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009166:	699b      	ldr	r3, [r3, #24]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d00b      	beq.n	8009184 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009172:	699b      	ldr	r3, [r3, #24]
 8009174:	687a      	ldr	r2, [r7, #4]
 8009176:	7c12      	ldrb	r2, [r2, #16]
 8009178:	f107 0108 	add.w	r1, r7, #8
 800917c:	4610      	mov	r0, r2
 800917e:	4798      	blx	r3
 8009180:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009182:	e00f      	b.n	80091a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009184:	6839      	ldr	r1, [r7, #0]
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 fa49 	bl	800961e <USBD_CtlError>
            err++;
 800918c:	7afb      	ldrb	r3, [r7, #11]
 800918e:	3301      	adds	r3, #1
 8009190:	72fb      	strb	r3, [r7, #11]
          break;
 8009192:	e007      	b.n	80091a4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009194:	6839      	ldr	r1, [r7, #0]
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 fa41 	bl	800961e <USBD_CtlError>
          err++;
 800919c:	7afb      	ldrb	r3, [r7, #11]
 800919e:	3301      	adds	r3, #1
 80091a0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80091a2:	bf00      	nop
      }
      break;
 80091a4:	e037      	b.n	8009216 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	7c1b      	ldrb	r3, [r3, #16]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d109      	bne.n	80091c2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091b6:	f107 0208 	add.w	r2, r7, #8
 80091ba:	4610      	mov	r0, r2
 80091bc:	4798      	blx	r3
 80091be:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80091c0:	e029      	b.n	8009216 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80091c2:	6839      	ldr	r1, [r7, #0]
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 fa2a 	bl	800961e <USBD_CtlError>
        err++;
 80091ca:	7afb      	ldrb	r3, [r7, #11]
 80091cc:	3301      	adds	r3, #1
 80091ce:	72fb      	strb	r3, [r7, #11]
      break;
 80091d0:	e021      	b.n	8009216 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	7c1b      	ldrb	r3, [r3, #16]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d10d      	bne.n	80091f6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091e2:	f107 0208 	add.w	r2, r7, #8
 80091e6:	4610      	mov	r0, r2
 80091e8:	4798      	blx	r3
 80091ea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	3301      	adds	r3, #1
 80091f0:	2207      	movs	r2, #7
 80091f2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80091f4:	e00f      	b.n	8009216 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80091f6:	6839      	ldr	r1, [r7, #0]
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 fa10 	bl	800961e <USBD_CtlError>
        err++;
 80091fe:	7afb      	ldrb	r3, [r7, #11]
 8009200:	3301      	adds	r3, #1
 8009202:	72fb      	strb	r3, [r7, #11]
      break;
 8009204:	e007      	b.n	8009216 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009206:	6839      	ldr	r1, [r7, #0]
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f000 fa08 	bl	800961e <USBD_CtlError>
      err++;
 800920e:	7afb      	ldrb	r3, [r7, #11]
 8009210:	3301      	adds	r3, #1
 8009212:	72fb      	strb	r3, [r7, #11]
      break;
 8009214:	bf00      	nop
  }

  if (err != 0U)
 8009216:	7afb      	ldrb	r3, [r7, #11]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d11e      	bne.n	800925a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	88db      	ldrh	r3, [r3, #6]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d016      	beq.n	8009252 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009224:	893b      	ldrh	r3, [r7, #8]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00e      	beq.n	8009248 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	88da      	ldrh	r2, [r3, #6]
 800922e:	893b      	ldrh	r3, [r7, #8]
 8009230:	4293      	cmp	r3, r2
 8009232:	bf28      	it	cs
 8009234:	4613      	movcs	r3, r2
 8009236:	b29b      	uxth	r3, r3
 8009238:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800923a:	893b      	ldrh	r3, [r7, #8]
 800923c:	461a      	mov	r2, r3
 800923e:	68f9      	ldr	r1, [r7, #12]
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 fa69 	bl	8009718 <USBD_CtlSendData>
 8009246:	e009      	b.n	800925c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009248:	6839      	ldr	r1, [r7, #0]
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 f9e7 	bl	800961e <USBD_CtlError>
 8009250:	e004      	b.n	800925c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f000 fac1 	bl	80097da <USBD_CtlSendStatus>
 8009258:	e000      	b.n	800925c <USBD_GetDescriptor+0x320>
    return;
 800925a:	bf00      	nop
  }
}
 800925c:	3710      	adds	r7, #16
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}
 8009262:	bf00      	nop

08009264 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b084      	sub	sp, #16
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	889b      	ldrh	r3, [r3, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d131      	bne.n	80092da <USBD_SetAddress+0x76>
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	88db      	ldrh	r3, [r3, #6]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d12d      	bne.n	80092da <USBD_SetAddress+0x76>
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	885b      	ldrh	r3, [r3, #2]
 8009282:	2b7f      	cmp	r3, #127	@ 0x7f
 8009284:	d829      	bhi.n	80092da <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	885b      	ldrh	r3, [r3, #2]
 800928a:	b2db      	uxtb	r3, r3
 800928c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009290:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009298:	b2db      	uxtb	r3, r3
 800929a:	2b03      	cmp	r3, #3
 800929c:	d104      	bne.n	80092a8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800929e:	6839      	ldr	r1, [r7, #0]
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f000 f9bc 	bl	800961e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092a6:	e01d      	b.n	80092e4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	7bfa      	ldrb	r2, [r7, #15]
 80092ac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80092b0:	7bfb      	ldrb	r3, [r7, #15]
 80092b2:	4619      	mov	r1, r3
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f004 faf3 	bl	800d8a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f000 fa8d 	bl	80097da <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80092c0:	7bfb      	ldrb	r3, [r7, #15]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d004      	beq.n	80092d0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2202      	movs	r2, #2
 80092ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092ce:	e009      	b.n	80092e4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2201      	movs	r2, #1
 80092d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092d8:	e004      	b.n	80092e4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80092da:	6839      	ldr	r1, [r7, #0]
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f000 f99e 	bl	800961e <USBD_CtlError>
  }
}
 80092e2:	bf00      	nop
 80092e4:	bf00      	nop
 80092e6:	3710      	adds	r7, #16
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
 80092f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80092f6:	2300      	movs	r3, #0
 80092f8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	885b      	ldrh	r3, [r3, #2]
 80092fe:	b2da      	uxtb	r2, r3
 8009300:	4b4e      	ldr	r3, [pc, #312]	@ (800943c <USBD_SetConfig+0x150>)
 8009302:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009304:	4b4d      	ldr	r3, [pc, #308]	@ (800943c <USBD_SetConfig+0x150>)
 8009306:	781b      	ldrb	r3, [r3, #0]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d905      	bls.n	8009318 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800930c:	6839      	ldr	r1, [r7, #0]
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 f985 	bl	800961e <USBD_CtlError>
    return USBD_FAIL;
 8009314:	2303      	movs	r3, #3
 8009316:	e08c      	b.n	8009432 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800931e:	b2db      	uxtb	r3, r3
 8009320:	2b02      	cmp	r3, #2
 8009322:	d002      	beq.n	800932a <USBD_SetConfig+0x3e>
 8009324:	2b03      	cmp	r3, #3
 8009326:	d029      	beq.n	800937c <USBD_SetConfig+0x90>
 8009328:	e075      	b.n	8009416 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800932a:	4b44      	ldr	r3, [pc, #272]	@ (800943c <USBD_SetConfig+0x150>)
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d020      	beq.n	8009374 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009332:	4b42      	ldr	r3, [pc, #264]	@ (800943c <USBD_SetConfig+0x150>)
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	461a      	mov	r2, r3
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800933c:	4b3f      	ldr	r3, [pc, #252]	@ (800943c <USBD_SetConfig+0x150>)
 800933e:	781b      	ldrb	r3, [r3, #0]
 8009340:	4619      	mov	r1, r3
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f7fe ffa3 	bl	800828e <USBD_SetClassConfig>
 8009348:	4603      	mov	r3, r0
 800934a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800934c:	7bfb      	ldrb	r3, [r7, #15]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d008      	beq.n	8009364 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009352:	6839      	ldr	r1, [r7, #0]
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 f962 	bl	800961e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2202      	movs	r2, #2
 800935e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009362:	e065      	b.n	8009430 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f000 fa38 	bl	80097da <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2203      	movs	r2, #3
 800936e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009372:	e05d      	b.n	8009430 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f000 fa30 	bl	80097da <USBD_CtlSendStatus>
      break;
 800937a:	e059      	b.n	8009430 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800937c:	4b2f      	ldr	r3, [pc, #188]	@ (800943c <USBD_SetConfig+0x150>)
 800937e:	781b      	ldrb	r3, [r3, #0]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d112      	bne.n	80093aa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2202      	movs	r2, #2
 8009388:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800938c:	4b2b      	ldr	r3, [pc, #172]	@ (800943c <USBD_SetConfig+0x150>)
 800938e:	781b      	ldrb	r3, [r3, #0]
 8009390:	461a      	mov	r2, r3
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009396:	4b29      	ldr	r3, [pc, #164]	@ (800943c <USBD_SetConfig+0x150>)
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	4619      	mov	r1, r3
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f7fe ff92 	bl	80082c6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f000 fa19 	bl	80097da <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80093a8:	e042      	b.n	8009430 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80093aa:	4b24      	ldr	r3, [pc, #144]	@ (800943c <USBD_SetConfig+0x150>)
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	461a      	mov	r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d02a      	beq.n	800940e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	4619      	mov	r1, r3
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f7fe ff80 	bl	80082c6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80093c6:	4b1d      	ldr	r3, [pc, #116]	@ (800943c <USBD_SetConfig+0x150>)
 80093c8:	781b      	ldrb	r3, [r3, #0]
 80093ca:	461a      	mov	r2, r3
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80093d0:	4b1a      	ldr	r3, [pc, #104]	@ (800943c <USBD_SetConfig+0x150>)
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	4619      	mov	r1, r3
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f7fe ff59 	bl	800828e <USBD_SetClassConfig>
 80093dc:	4603      	mov	r3, r0
 80093de:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80093e0:	7bfb      	ldrb	r3, [r7, #15]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00f      	beq.n	8009406 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80093e6:	6839      	ldr	r1, [r7, #0]
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	f000 f918 	bl	800961e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	4619      	mov	r1, r3
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f7fe ff65 	bl	80082c6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2202      	movs	r2, #2
 8009400:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009404:	e014      	b.n	8009430 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f9e7 	bl	80097da <USBD_CtlSendStatus>
      break;
 800940c:	e010      	b.n	8009430 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 f9e3 	bl	80097da <USBD_CtlSendStatus>
      break;
 8009414:	e00c      	b.n	8009430 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009416:	6839      	ldr	r1, [r7, #0]
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f000 f900 	bl	800961e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800941e:	4b07      	ldr	r3, [pc, #28]	@ (800943c <USBD_SetConfig+0x150>)
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	4619      	mov	r1, r3
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f7fe ff4e 	bl	80082c6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800942a:	2303      	movs	r3, #3
 800942c:	73fb      	strb	r3, [r7, #15]
      break;
 800942e:	bf00      	nop
  }

  return ret;
 8009430:	7bfb      	ldrb	r3, [r7, #15]
}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
 800943a:	bf00      	nop
 800943c:	20000410 	.word	0x20000410

08009440 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b082      	sub	sp, #8
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
 8009448:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	88db      	ldrh	r3, [r3, #6]
 800944e:	2b01      	cmp	r3, #1
 8009450:	d004      	beq.n	800945c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009452:	6839      	ldr	r1, [r7, #0]
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 f8e2 	bl	800961e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800945a:	e023      	b.n	80094a4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009462:	b2db      	uxtb	r3, r3
 8009464:	2b02      	cmp	r3, #2
 8009466:	dc02      	bgt.n	800946e <USBD_GetConfig+0x2e>
 8009468:	2b00      	cmp	r3, #0
 800946a:	dc03      	bgt.n	8009474 <USBD_GetConfig+0x34>
 800946c:	e015      	b.n	800949a <USBD_GetConfig+0x5a>
 800946e:	2b03      	cmp	r3, #3
 8009470:	d00b      	beq.n	800948a <USBD_GetConfig+0x4a>
 8009472:	e012      	b.n	800949a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2200      	movs	r2, #0
 8009478:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	3308      	adds	r3, #8
 800947e:	2201      	movs	r2, #1
 8009480:	4619      	mov	r1, r3
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 f948 	bl	8009718 <USBD_CtlSendData>
        break;
 8009488:	e00c      	b.n	80094a4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	3304      	adds	r3, #4
 800948e:	2201      	movs	r2, #1
 8009490:	4619      	mov	r1, r3
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 f940 	bl	8009718 <USBD_CtlSendData>
        break;
 8009498:	e004      	b.n	80094a4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800949a:	6839      	ldr	r1, [r7, #0]
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 f8be 	bl	800961e <USBD_CtlError>
        break;
 80094a2:	bf00      	nop
}
 80094a4:	bf00      	nop
 80094a6:	3708      	adds	r7, #8
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}

080094ac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b082      	sub	sp, #8
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
 80094b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	3b01      	subs	r3, #1
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d81e      	bhi.n	8009502 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	88db      	ldrh	r3, [r3, #6]
 80094c8:	2b02      	cmp	r3, #2
 80094ca:	d004      	beq.n	80094d6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80094cc:	6839      	ldr	r1, [r7, #0]
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 f8a5 	bl	800961e <USBD_CtlError>
        break;
 80094d4:	e01a      	b.n	800950c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2201      	movs	r2, #1
 80094da:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d005      	beq.n	80094f2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	f043 0202 	orr.w	r2, r3, #2
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	330c      	adds	r3, #12
 80094f6:	2202      	movs	r2, #2
 80094f8:	4619      	mov	r1, r3
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f000 f90c 	bl	8009718 <USBD_CtlSendData>
      break;
 8009500:	e004      	b.n	800950c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009502:	6839      	ldr	r1, [r7, #0]
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f000 f88a 	bl	800961e <USBD_CtlError>
      break;
 800950a:	bf00      	nop
  }
}
 800950c:	bf00      	nop
 800950e:	3708      	adds	r7, #8
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	885b      	ldrh	r3, [r3, #2]
 8009522:	2b01      	cmp	r3, #1
 8009524:	d107      	bne.n	8009536 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2201      	movs	r2, #1
 800952a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 f953 	bl	80097da <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009534:	e013      	b.n	800955e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	885b      	ldrh	r3, [r3, #2]
 800953a:	2b02      	cmp	r3, #2
 800953c:	d10b      	bne.n	8009556 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	889b      	ldrh	r3, [r3, #4]
 8009542:	0a1b      	lsrs	r3, r3, #8
 8009544:	b29b      	uxth	r3, r3
 8009546:	b2da      	uxtb	r2, r3
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f000 f943 	bl	80097da <USBD_CtlSendStatus>
}
 8009554:	e003      	b.n	800955e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009556:	6839      	ldr	r1, [r7, #0]
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f000 f860 	bl	800961e <USBD_CtlError>
}
 800955e:	bf00      	nop
 8009560:	3708      	adds	r7, #8
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b082      	sub	sp, #8
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
 800956e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009576:	b2db      	uxtb	r3, r3
 8009578:	3b01      	subs	r3, #1
 800957a:	2b02      	cmp	r3, #2
 800957c:	d80b      	bhi.n	8009596 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	885b      	ldrh	r3, [r3, #2]
 8009582:	2b01      	cmp	r3, #1
 8009584:	d10c      	bne.n	80095a0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 f923 	bl	80097da <USBD_CtlSendStatus>
      }
      break;
 8009594:	e004      	b.n	80095a0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009596:	6839      	ldr	r1, [r7, #0]
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 f840 	bl	800961e <USBD_CtlError>
      break;
 800959e:	e000      	b.n	80095a2 <USBD_ClrFeature+0x3c>
      break;
 80095a0:	bf00      	nop
  }
}
 80095a2:	bf00      	nop
 80095a4:	3708      	adds	r7, #8
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}

080095aa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80095aa:	b580      	push	{r7, lr}
 80095ac:	b084      	sub	sp, #16
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	6078      	str	r0, [r7, #4]
 80095b2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	781a      	ldrb	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	3301      	adds	r3, #1
 80095c4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	781a      	ldrb	r2, [r3, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	3301      	adds	r3, #1
 80095d2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80095d4:	68f8      	ldr	r0, [r7, #12]
 80095d6:	f7ff fa13 	bl	8008a00 <SWAPBYTE>
 80095da:	4603      	mov	r3, r0
 80095dc:	461a      	mov	r2, r3
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	3301      	adds	r3, #1
 80095e6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	3301      	adds	r3, #1
 80095ec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80095ee:	68f8      	ldr	r0, [r7, #12]
 80095f0:	f7ff fa06 	bl	8008a00 <SWAPBYTE>
 80095f4:	4603      	mov	r3, r0
 80095f6:	461a      	mov	r2, r3
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	3301      	adds	r3, #1
 8009600:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	3301      	adds	r3, #1
 8009606:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009608:	68f8      	ldr	r0, [r7, #12]
 800960a:	f7ff f9f9 	bl	8008a00 <SWAPBYTE>
 800960e:	4603      	mov	r3, r0
 8009610:	461a      	mov	r2, r3
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	80da      	strh	r2, [r3, #6]
}
 8009616:	bf00      	nop
 8009618:	3710      	adds	r7, #16
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}

0800961e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800961e:	b580      	push	{r7, lr}
 8009620:	b082      	sub	sp, #8
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
 8009626:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009628:	2180      	movs	r1, #128	@ 0x80
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f004 f8ce 	bl	800d7cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009630:	2100      	movs	r1, #0
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f004 f8ca 	bl	800d7cc <USBD_LL_StallEP>
}
 8009638:	bf00      	nop
 800963a:	3708      	adds	r7, #8
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b086      	sub	sp, #24
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800964c:	2300      	movs	r3, #0
 800964e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d042      	beq.n	80096dc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800965a:	6938      	ldr	r0, [r7, #16]
 800965c:	f000 f842 	bl	80096e4 <USBD_GetLen>
 8009660:	4603      	mov	r3, r0
 8009662:	3301      	adds	r3, #1
 8009664:	005b      	lsls	r3, r3, #1
 8009666:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800966a:	d808      	bhi.n	800967e <USBD_GetString+0x3e>
 800966c:	6938      	ldr	r0, [r7, #16]
 800966e:	f000 f839 	bl	80096e4 <USBD_GetLen>
 8009672:	4603      	mov	r3, r0
 8009674:	3301      	adds	r3, #1
 8009676:	b29b      	uxth	r3, r3
 8009678:	005b      	lsls	r3, r3, #1
 800967a:	b29a      	uxth	r2, r3
 800967c:	e001      	b.n	8009682 <USBD_GetString+0x42>
 800967e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009686:	7dfb      	ldrb	r3, [r7, #23]
 8009688:	68ba      	ldr	r2, [r7, #8]
 800968a:	4413      	add	r3, r2
 800968c:	687a      	ldr	r2, [r7, #4]
 800968e:	7812      	ldrb	r2, [r2, #0]
 8009690:	701a      	strb	r2, [r3, #0]
  idx++;
 8009692:	7dfb      	ldrb	r3, [r7, #23]
 8009694:	3301      	adds	r3, #1
 8009696:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009698:	7dfb      	ldrb	r3, [r7, #23]
 800969a:	68ba      	ldr	r2, [r7, #8]
 800969c:	4413      	add	r3, r2
 800969e:	2203      	movs	r2, #3
 80096a0:	701a      	strb	r2, [r3, #0]
  idx++;
 80096a2:	7dfb      	ldrb	r3, [r7, #23]
 80096a4:	3301      	adds	r3, #1
 80096a6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80096a8:	e013      	b.n	80096d2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80096aa:	7dfb      	ldrb	r3, [r7, #23]
 80096ac:	68ba      	ldr	r2, [r7, #8]
 80096ae:	4413      	add	r3, r2
 80096b0:	693a      	ldr	r2, [r7, #16]
 80096b2:	7812      	ldrb	r2, [r2, #0]
 80096b4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	3301      	adds	r3, #1
 80096ba:	613b      	str	r3, [r7, #16]
    idx++;
 80096bc:	7dfb      	ldrb	r3, [r7, #23]
 80096be:	3301      	adds	r3, #1
 80096c0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80096c2:	7dfb      	ldrb	r3, [r7, #23]
 80096c4:	68ba      	ldr	r2, [r7, #8]
 80096c6:	4413      	add	r3, r2
 80096c8:	2200      	movs	r2, #0
 80096ca:	701a      	strb	r2, [r3, #0]
    idx++;
 80096cc:	7dfb      	ldrb	r3, [r7, #23]
 80096ce:	3301      	adds	r3, #1
 80096d0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80096d2:	693b      	ldr	r3, [r7, #16]
 80096d4:	781b      	ldrb	r3, [r3, #0]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d1e7      	bne.n	80096aa <USBD_GetString+0x6a>
 80096da:	e000      	b.n	80096de <USBD_GetString+0x9e>
    return;
 80096dc:	bf00      	nop
  }
}
 80096de:	3718      	adds	r7, #24
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b085      	sub	sp, #20
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80096ec:	2300      	movs	r3, #0
 80096ee:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80096f4:	e005      	b.n	8009702 <USBD_GetLen+0x1e>
  {
    len++;
 80096f6:	7bfb      	ldrb	r3, [r7, #15]
 80096f8:	3301      	adds	r3, #1
 80096fa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	3301      	adds	r3, #1
 8009700:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d1f5      	bne.n	80096f6 <USBD_GetLen+0x12>
  }

  return len;
 800970a:	7bfb      	ldrb	r3, [r7, #15]
}
 800970c:	4618      	mov	r0, r3
 800970e:	3714      	adds	r7, #20
 8009710:	46bd      	mov	sp, r7
 8009712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009716:	4770      	bx	lr

08009718 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b084      	sub	sp, #16
 800971c:	af00      	add	r7, sp, #0
 800971e:	60f8      	str	r0, [r7, #12]
 8009720:	60b9      	str	r1, [r7, #8]
 8009722:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	2202      	movs	r2, #2
 8009728:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	68ba      	ldr	r2, [r7, #8]
 8009736:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	687a      	ldr	r2, [r7, #4]
 800973c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	68ba      	ldr	r2, [r7, #8]
 8009742:	2100      	movs	r1, #0
 8009744:	68f8      	ldr	r0, [r7, #12]
 8009746:	f004 f8ca 	bl	800d8de <USBD_LL_Transmit>

  return USBD_OK;
 800974a:	2300      	movs	r3, #0
}
 800974c:	4618      	mov	r0, r3
 800974e:	3710      	adds	r7, #16
 8009750:	46bd      	mov	sp, r7
 8009752:	bd80      	pop	{r7, pc}

08009754 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b084      	sub	sp, #16
 8009758:	af00      	add	r7, sp, #0
 800975a:	60f8      	str	r0, [r7, #12]
 800975c:	60b9      	str	r1, [r7, #8]
 800975e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	68ba      	ldr	r2, [r7, #8]
 8009764:	2100      	movs	r1, #0
 8009766:	68f8      	ldr	r0, [r7, #12]
 8009768:	f004 f8b9 	bl	800d8de <USBD_LL_Transmit>

  return USBD_OK;
 800976c:	2300      	movs	r3, #0
}
 800976e:	4618      	mov	r0, r3
 8009770:	3710      	adds	r7, #16
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}

08009776 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009776:	b580      	push	{r7, lr}
 8009778:	b084      	sub	sp, #16
 800977a:	af00      	add	r7, sp, #0
 800977c:	60f8      	str	r0, [r7, #12]
 800977e:	60b9      	str	r1, [r7, #8]
 8009780:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2203      	movs	r2, #3
 8009786:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	68ba      	ldr	r2, [r7, #8]
 8009796:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	687a      	ldr	r2, [r7, #4]
 800979e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	68ba      	ldr	r2, [r7, #8]
 80097a6:	2100      	movs	r1, #0
 80097a8:	68f8      	ldr	r0, [r7, #12]
 80097aa:	f004 f8b9 	bl	800d920 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80097ae:	2300      	movs	r3, #0
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3710      	adds	r7, #16
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b084      	sub	sp, #16
 80097bc:	af00      	add	r7, sp, #0
 80097be:	60f8      	str	r0, [r7, #12]
 80097c0:	60b9      	str	r1, [r7, #8]
 80097c2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	68ba      	ldr	r2, [r7, #8]
 80097c8:	2100      	movs	r1, #0
 80097ca:	68f8      	ldr	r0, [r7, #12]
 80097cc:	f004 f8a8 	bl	800d920 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80097d0:	2300      	movs	r3, #0
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80097da:	b580      	push	{r7, lr}
 80097dc:	b082      	sub	sp, #8
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2204      	movs	r2, #4
 80097e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80097ea:	2300      	movs	r3, #0
 80097ec:	2200      	movs	r2, #0
 80097ee:	2100      	movs	r1, #0
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f004 f874 	bl	800d8de <USBD_LL_Transmit>

  return USBD_OK;
 80097f6:	2300      	movs	r3, #0
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3708      	adds	r7, #8
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}

08009800 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2205      	movs	r2, #5
 800980c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009810:	2300      	movs	r3, #0
 8009812:	2200      	movs	r2, #0
 8009814:	2100      	movs	r1, #0
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f004 f882 	bl	800d920 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800981c:	2300      	movs	r3, #0
}
 800981e:	4618      	mov	r0, r3
 8009820:	3708      	adds	r7, #8
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009826:	b480      	push	{r7}
 8009828:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800982a:	bf00      	nop
 800982c:	46bd      	mov	sp, r7
 800982e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009832:	4770      	bx	lr

08009834 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009834:	b480      	push	{r7}
 8009836:	b085      	sub	sp, #20
 8009838:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800983a:	f3ef 8305 	mrs	r3, IPSR
 800983e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009840:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009842:	2b00      	cmp	r3, #0
 8009844:	d10f      	bne.n	8009866 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009846:	f3ef 8310 	mrs	r3, PRIMASK
 800984a:	607b      	str	r3, [r7, #4]
  return(result);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d105      	bne.n	800985e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009852:	f3ef 8311 	mrs	r3, BASEPRI
 8009856:	603b      	str	r3, [r7, #0]
  return(result);
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d007      	beq.n	800986e <osKernelInitialize+0x3a>
 800985e:	4b0e      	ldr	r3, [pc, #56]	@ (8009898 <osKernelInitialize+0x64>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	2b02      	cmp	r3, #2
 8009864:	d103      	bne.n	800986e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8009866:	f06f 0305 	mvn.w	r3, #5
 800986a:	60fb      	str	r3, [r7, #12]
 800986c:	e00c      	b.n	8009888 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800986e:	4b0a      	ldr	r3, [pc, #40]	@ (8009898 <osKernelInitialize+0x64>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d105      	bne.n	8009882 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009876:	4b08      	ldr	r3, [pc, #32]	@ (8009898 <osKernelInitialize+0x64>)
 8009878:	2201      	movs	r2, #1
 800987a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800987c:	2300      	movs	r3, #0
 800987e:	60fb      	str	r3, [r7, #12]
 8009880:	e002      	b.n	8009888 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8009882:	f04f 33ff 	mov.w	r3, #4294967295
 8009886:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009888:	68fb      	ldr	r3, [r7, #12]
}
 800988a:	4618      	mov	r0, r3
 800988c:	3714      	adds	r7, #20
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	20000414 	.word	0x20000414

0800989c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098a2:	f3ef 8305 	mrs	r3, IPSR
 80098a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80098a8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d10f      	bne.n	80098ce <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098ae:	f3ef 8310 	mrs	r3, PRIMASK
 80098b2:	607b      	str	r3, [r7, #4]
  return(result);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d105      	bne.n	80098c6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80098ba:	f3ef 8311 	mrs	r3, BASEPRI
 80098be:	603b      	str	r3, [r7, #0]
  return(result);
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d007      	beq.n	80098d6 <osKernelStart+0x3a>
 80098c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009904 <osKernelStart+0x68>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	2b02      	cmp	r3, #2
 80098cc:	d103      	bne.n	80098d6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80098ce:	f06f 0305 	mvn.w	r3, #5
 80098d2:	60fb      	str	r3, [r7, #12]
 80098d4:	e010      	b.n	80098f8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80098d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009904 <osKernelStart+0x68>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d109      	bne.n	80098f2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80098de:	f7ff ffa2 	bl	8009826 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80098e2:	4b08      	ldr	r3, [pc, #32]	@ (8009904 <osKernelStart+0x68>)
 80098e4:	2202      	movs	r2, #2
 80098e6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80098e8:	f001 f8c8 	bl	800aa7c <vTaskStartScheduler>
      stat = osOK;
 80098ec:	2300      	movs	r3, #0
 80098ee:	60fb      	str	r3, [r7, #12]
 80098f0:	e002      	b.n	80098f8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80098f2:	f04f 33ff 	mov.w	r3, #4294967295
 80098f6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80098f8:	68fb      	ldr	r3, [r7, #12]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3710      	adds	r7, #16
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}
 8009902:	bf00      	nop
 8009904:	20000414 	.word	0x20000414

08009908 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009908:	b480      	push	{r7}
 800990a:	b085      	sub	sp, #20
 800990c:	af00      	add	r7, sp, #0
 800990e:	60f8      	str	r0, [r7, #12]
 8009910:	60b9      	str	r1, [r7, #8]
 8009912:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	4a07      	ldr	r2, [pc, #28]	@ (8009934 <vApplicationGetIdleTaskMemory+0x2c>)
 8009918:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	4a06      	ldr	r2, [pc, #24]	@ (8009938 <vApplicationGetIdleTaskMemory+0x30>)
 800991e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009926:	601a      	str	r2, [r3, #0]
}
 8009928:	bf00      	nop
 800992a:	3714      	adds	r7, #20
 800992c:	46bd      	mov	sp, r7
 800992e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009932:	4770      	bx	lr
 8009934:	20000418 	.word	0x20000418
 8009938:	200004c0 	.word	0x200004c0

0800993c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800993c:	b480      	push	{r7}
 800993e:	b085      	sub	sp, #20
 8009940:	af00      	add	r7, sp, #0
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	60b9      	str	r1, [r7, #8]
 8009946:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	4a07      	ldr	r2, [pc, #28]	@ (8009968 <vApplicationGetTimerTaskMemory+0x2c>)
 800994c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	4a06      	ldr	r2, [pc, #24]	@ (800996c <vApplicationGetTimerTaskMemory+0x30>)
 8009952:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800995a:	601a      	str	r2, [r3, #0]
}
 800995c:	bf00      	nop
 800995e:	3714      	adds	r7, #20
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr
 8009968:	200008c0 	.word	0x200008c0
 800996c:	20000968 	.word	0x20000968

08009970 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009970:	b480      	push	{r7}
 8009972:	b083      	sub	sp, #12
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f103 0208 	add.w	r2, r3, #8
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f04f 32ff 	mov.w	r2, #4294967295
 8009988:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f103 0208 	add.w	r2, r3, #8
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f103 0208 	add.w	r2, r3, #8
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2200      	movs	r2, #0
 80099a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80099a4:	bf00      	nop
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80099be:	bf00      	nop
 80099c0:	370c      	adds	r7, #12
 80099c2:	46bd      	mov	sp, r7
 80099c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c8:	4770      	bx	lr

080099ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80099ca:	b480      	push	{r7}
 80099cc:	b085      	sub	sp, #20
 80099ce:	af00      	add	r7, sp, #0
 80099d0:	6078      	str	r0, [r7, #4]
 80099d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	68fa      	ldr	r2, [r7, #12]
 80099de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	689a      	ldr	r2, [r3, #8]
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	683a      	ldr	r2, [r7, #0]
 80099ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	683a      	ldr	r2, [r7, #0]
 80099f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	687a      	ldr	r2, [r7, #4]
 80099fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	1c5a      	adds	r2, r3, #1
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	601a      	str	r2, [r3, #0]
}
 8009a06:	bf00      	nop
 8009a08:	3714      	adds	r7, #20
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a10:	4770      	bx	lr

08009a12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a12:	b480      	push	{r7}
 8009a14:	b085      	sub	sp, #20
 8009a16:	af00      	add	r7, sp, #0
 8009a18:	6078      	str	r0, [r7, #4]
 8009a1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a28:	d103      	bne.n	8009a32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	691b      	ldr	r3, [r3, #16]
 8009a2e:	60fb      	str	r3, [r7, #12]
 8009a30:	e00c      	b.n	8009a4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	3308      	adds	r3, #8
 8009a36:	60fb      	str	r3, [r7, #12]
 8009a38:	e002      	b.n	8009a40 <vListInsert+0x2e>
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	60fb      	str	r3, [r7, #12]
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	68ba      	ldr	r2, [r7, #8]
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d2f6      	bcs.n	8009a3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	685a      	ldr	r2, [r3, #4]
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	683a      	ldr	r2, [r7, #0]
 8009a5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	68fa      	ldr	r2, [r7, #12]
 8009a60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	683a      	ldr	r2, [r7, #0]
 8009a66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	687a      	ldr	r2, [r7, #4]
 8009a6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	1c5a      	adds	r2, r3, #1
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	601a      	str	r2, [r3, #0]
}
 8009a78:	bf00      	nop
 8009a7a:	3714      	adds	r7, #20
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr

08009a84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009a84:	b480      	push	{r7}
 8009a86:	b085      	sub	sp, #20
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	691b      	ldr	r3, [r3, #16]
 8009a90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	685b      	ldr	r3, [r3, #4]
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	6892      	ldr	r2, [r2, #8]
 8009a9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	689b      	ldr	r3, [r3, #8]
 8009aa0:	687a      	ldr	r2, [r7, #4]
 8009aa2:	6852      	ldr	r2, [r2, #4]
 8009aa4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	429a      	cmp	r2, r3
 8009aae:	d103      	bne.n	8009ab8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	689a      	ldr	r2, [r3, #8]
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2200      	movs	r2, #0
 8009abc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	1e5a      	subs	r2, r3, #1
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	681b      	ldr	r3, [r3, #0]
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3714      	adds	r7, #20
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr

08009ad8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b084      	sub	sp, #16
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
 8009ae0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d10d      	bne.n	8009b08 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af0:	b672      	cpsid	i
 8009af2:	f383 8811 	msr	BASEPRI, r3
 8009af6:	f3bf 8f6f 	isb	sy
 8009afa:	f3bf 8f4f 	dsb	sy
 8009afe:	b662      	cpsie	i
 8009b00:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009b02:	bf00      	nop
 8009b04:	bf00      	nop
 8009b06:	e7fd      	b.n	8009b04 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8009b08:	f002 f9b0 	bl	800be6c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b14:	68f9      	ldr	r1, [r7, #12]
 8009b16:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009b18:	fb01 f303 	mul.w	r3, r1, r3
 8009b1c:	441a      	add	r2, r3
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2200      	movs	r2, #0
 8009b26:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681a      	ldr	r2, [r3, #0]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b38:	3b01      	subs	r3, #1
 8009b3a:	68f9      	ldr	r1, [r7, #12]
 8009b3c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009b3e:	fb01 f303 	mul.w	r3, r1, r3
 8009b42:	441a      	add	r2, r3
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	22ff      	movs	r2, #255	@ 0xff
 8009b4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	22ff      	movs	r2, #255	@ 0xff
 8009b54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d114      	bne.n	8009b88 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	691b      	ldr	r3, [r3, #16]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d01a      	beq.n	8009b9c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	3310      	adds	r3, #16
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f001 fa56 	bl	800b01c <xTaskRemoveFromEventList>
 8009b70:	4603      	mov	r3, r0
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d012      	beq.n	8009b9c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009b76:	4b0d      	ldr	r3, [pc, #52]	@ (8009bac <xQueueGenericReset+0xd4>)
 8009b78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b7c:	601a      	str	r2, [r3, #0]
 8009b7e:	f3bf 8f4f 	dsb	sy
 8009b82:	f3bf 8f6f 	isb	sy
 8009b86:	e009      	b.n	8009b9c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	3310      	adds	r3, #16
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f7ff feef 	bl	8009970 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	3324      	adds	r3, #36	@ 0x24
 8009b96:	4618      	mov	r0, r3
 8009b98:	f7ff feea 	bl	8009970 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009b9c:	f002 f99c 	bl	800bed8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009ba0:	2301      	movs	r3, #1
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3710      	adds	r7, #16
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop
 8009bac:	e000ed04 	.word	0xe000ed04

08009bb0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b08e      	sub	sp, #56	@ 0x38
 8009bb4:	af02      	add	r7, sp, #8
 8009bb6:	60f8      	str	r0, [r7, #12]
 8009bb8:	60b9      	str	r1, [r7, #8]
 8009bba:	607a      	str	r2, [r7, #4]
 8009bbc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d10d      	bne.n	8009be0 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8009bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc8:	b672      	cpsid	i
 8009bca:	f383 8811 	msr	BASEPRI, r3
 8009bce:	f3bf 8f6f 	isb	sy
 8009bd2:	f3bf 8f4f 	dsb	sy
 8009bd6:	b662      	cpsie	i
 8009bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009bda:	bf00      	nop
 8009bdc:	bf00      	nop
 8009bde:	e7fd      	b.n	8009bdc <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d10d      	bne.n	8009c02 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8009be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bea:	b672      	cpsid	i
 8009bec:	f383 8811 	msr	BASEPRI, r3
 8009bf0:	f3bf 8f6f 	isb	sy
 8009bf4:	f3bf 8f4f 	dsb	sy
 8009bf8:	b662      	cpsie	i
 8009bfa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009bfc:	bf00      	nop
 8009bfe:	bf00      	nop
 8009c00:	e7fd      	b.n	8009bfe <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d002      	beq.n	8009c0e <xQueueGenericCreateStatic+0x5e>
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d001      	beq.n	8009c12 <xQueueGenericCreateStatic+0x62>
 8009c0e:	2301      	movs	r3, #1
 8009c10:	e000      	b.n	8009c14 <xQueueGenericCreateStatic+0x64>
 8009c12:	2300      	movs	r3, #0
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d10d      	bne.n	8009c34 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8009c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c1c:	b672      	cpsid	i
 8009c1e:	f383 8811 	msr	BASEPRI, r3
 8009c22:	f3bf 8f6f 	isb	sy
 8009c26:	f3bf 8f4f 	dsb	sy
 8009c2a:	b662      	cpsie	i
 8009c2c:	623b      	str	r3, [r7, #32]
}
 8009c2e:	bf00      	nop
 8009c30:	bf00      	nop
 8009c32:	e7fd      	b.n	8009c30 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d102      	bne.n	8009c40 <xQueueGenericCreateStatic+0x90>
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d101      	bne.n	8009c44 <xQueueGenericCreateStatic+0x94>
 8009c40:	2301      	movs	r3, #1
 8009c42:	e000      	b.n	8009c46 <xQueueGenericCreateStatic+0x96>
 8009c44:	2300      	movs	r3, #0
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d10d      	bne.n	8009c66 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8009c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c4e:	b672      	cpsid	i
 8009c50:	f383 8811 	msr	BASEPRI, r3
 8009c54:	f3bf 8f6f 	isb	sy
 8009c58:	f3bf 8f4f 	dsb	sy
 8009c5c:	b662      	cpsie	i
 8009c5e:	61fb      	str	r3, [r7, #28]
}
 8009c60:	bf00      	nop
 8009c62:	bf00      	nop
 8009c64:	e7fd      	b.n	8009c62 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009c66:	2350      	movs	r3, #80	@ 0x50
 8009c68:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	2b50      	cmp	r3, #80	@ 0x50
 8009c6e:	d00d      	beq.n	8009c8c <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8009c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c74:	b672      	cpsid	i
 8009c76:	f383 8811 	msr	BASEPRI, r3
 8009c7a:	f3bf 8f6f 	isb	sy
 8009c7e:	f3bf 8f4f 	dsb	sy
 8009c82:	b662      	cpsie	i
 8009c84:	61bb      	str	r3, [r7, #24]
}
 8009c86:	bf00      	nop
 8009c88:	bf00      	nop
 8009c8a:	e7fd      	b.n	8009c88 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009c8c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d00d      	beq.n	8009cb4 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009ca0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca6:	9300      	str	r3, [sp, #0]
 8009ca8:	4613      	mov	r3, r2
 8009caa:	687a      	ldr	r2, [r7, #4]
 8009cac:	68b9      	ldr	r1, [r7, #8]
 8009cae:	68f8      	ldr	r0, [r7, #12]
 8009cb0:	f000 f805 	bl	8009cbe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3730      	adds	r7, #48	@ 0x30
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b084      	sub	sp, #16
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	60f8      	str	r0, [r7, #12]
 8009cc6:	60b9      	str	r1, [r7, #8]
 8009cc8:	607a      	str	r2, [r7, #4]
 8009cca:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d103      	bne.n	8009cda <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009cd2:	69bb      	ldr	r3, [r7, #24]
 8009cd4:	69ba      	ldr	r2, [r7, #24]
 8009cd6:	601a      	str	r2, [r3, #0]
 8009cd8:	e002      	b.n	8009ce0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009cda:	69bb      	ldr	r3, [r7, #24]
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009ce0:	69bb      	ldr	r3, [r7, #24]
 8009ce2:	68fa      	ldr	r2, [r7, #12]
 8009ce4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	68ba      	ldr	r2, [r7, #8]
 8009cea:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009cec:	2101      	movs	r1, #1
 8009cee:	69b8      	ldr	r0, [r7, #24]
 8009cf0:	f7ff fef2 	bl	8009ad8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009cf4:	69bb      	ldr	r3, [r7, #24]
 8009cf6:	78fa      	ldrb	r2, [r7, #3]
 8009cf8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009cfc:	bf00      	nop
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b08e      	sub	sp, #56	@ 0x38
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	607a      	str	r2, [r7, #4]
 8009d10:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009d12:	2300      	movs	r3, #0
 8009d14:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10d      	bne.n	8009d3c <xQueueGenericSend+0x38>
	__asm volatile
 8009d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d24:	b672      	cpsid	i
 8009d26:	f383 8811 	msr	BASEPRI, r3
 8009d2a:	f3bf 8f6f 	isb	sy
 8009d2e:	f3bf 8f4f 	dsb	sy
 8009d32:	b662      	cpsie	i
 8009d34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009d36:	bf00      	nop
 8009d38:	bf00      	nop
 8009d3a:	e7fd      	b.n	8009d38 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d103      	bne.n	8009d4a <xQueueGenericSend+0x46>
 8009d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d101      	bne.n	8009d4e <xQueueGenericSend+0x4a>
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	e000      	b.n	8009d50 <xQueueGenericSend+0x4c>
 8009d4e:	2300      	movs	r3, #0
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d10d      	bne.n	8009d70 <xQueueGenericSend+0x6c>
	__asm volatile
 8009d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d58:	b672      	cpsid	i
 8009d5a:	f383 8811 	msr	BASEPRI, r3
 8009d5e:	f3bf 8f6f 	isb	sy
 8009d62:	f3bf 8f4f 	dsb	sy
 8009d66:	b662      	cpsie	i
 8009d68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009d6a:	bf00      	nop
 8009d6c:	bf00      	nop
 8009d6e:	e7fd      	b.n	8009d6c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	2b02      	cmp	r3, #2
 8009d74:	d103      	bne.n	8009d7e <xQueueGenericSend+0x7a>
 8009d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	d101      	bne.n	8009d82 <xQueueGenericSend+0x7e>
 8009d7e:	2301      	movs	r3, #1
 8009d80:	e000      	b.n	8009d84 <xQueueGenericSend+0x80>
 8009d82:	2300      	movs	r3, #0
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d10d      	bne.n	8009da4 <xQueueGenericSend+0xa0>
	__asm volatile
 8009d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8c:	b672      	cpsid	i
 8009d8e:	f383 8811 	msr	BASEPRI, r3
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	f3bf 8f4f 	dsb	sy
 8009d9a:	b662      	cpsie	i
 8009d9c:	623b      	str	r3, [r7, #32]
}
 8009d9e:	bf00      	nop
 8009da0:	bf00      	nop
 8009da2:	e7fd      	b.n	8009da0 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009da4:	f001 fb08 	bl	800b3b8 <xTaskGetSchedulerState>
 8009da8:	4603      	mov	r3, r0
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d102      	bne.n	8009db4 <xQueueGenericSend+0xb0>
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d101      	bne.n	8009db8 <xQueueGenericSend+0xb4>
 8009db4:	2301      	movs	r3, #1
 8009db6:	e000      	b.n	8009dba <xQueueGenericSend+0xb6>
 8009db8:	2300      	movs	r3, #0
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10d      	bne.n	8009dda <xQueueGenericSend+0xd6>
	__asm volatile
 8009dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc2:	b672      	cpsid	i
 8009dc4:	f383 8811 	msr	BASEPRI, r3
 8009dc8:	f3bf 8f6f 	isb	sy
 8009dcc:	f3bf 8f4f 	dsb	sy
 8009dd0:	b662      	cpsie	i
 8009dd2:	61fb      	str	r3, [r7, #28]
}
 8009dd4:	bf00      	nop
 8009dd6:	bf00      	nop
 8009dd8:	e7fd      	b.n	8009dd6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009dda:	f002 f847 	bl	800be6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d302      	bcc.n	8009df0 <xQueueGenericSend+0xec>
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	2b02      	cmp	r3, #2
 8009dee:	d129      	bne.n	8009e44 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009df0:	683a      	ldr	r2, [r7, #0]
 8009df2:	68b9      	ldr	r1, [r7, #8]
 8009df4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009df6:	f000 fa1b 	bl	800a230 <prvCopyDataToQueue>
 8009dfa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d010      	beq.n	8009e26 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e06:	3324      	adds	r3, #36	@ 0x24
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f001 f907 	bl	800b01c <xTaskRemoveFromEventList>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d013      	beq.n	8009e3c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009e14:	4b3f      	ldr	r3, [pc, #252]	@ (8009f14 <xQueueGenericSend+0x210>)
 8009e16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e1a:	601a      	str	r2, [r3, #0]
 8009e1c:	f3bf 8f4f 	dsb	sy
 8009e20:	f3bf 8f6f 	isb	sy
 8009e24:	e00a      	b.n	8009e3c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d007      	beq.n	8009e3c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009e2c:	4b39      	ldr	r3, [pc, #228]	@ (8009f14 <xQueueGenericSend+0x210>)
 8009e2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e32:	601a      	str	r2, [r3, #0]
 8009e34:	f3bf 8f4f 	dsb	sy
 8009e38:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009e3c:	f002 f84c 	bl	800bed8 <vPortExitCritical>
				return pdPASS;
 8009e40:	2301      	movs	r3, #1
 8009e42:	e063      	b.n	8009f0c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d103      	bne.n	8009e52 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e4a:	f002 f845 	bl	800bed8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	e05c      	b.n	8009f0c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d106      	bne.n	8009e66 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e58:	f107 0314 	add.w	r3, r7, #20
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f001 f943 	bl	800b0e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e62:	2301      	movs	r3, #1
 8009e64:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e66:	f002 f837 	bl	800bed8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e6a:	f000 fe7b 	bl	800ab64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e6e:	f001 fffd 	bl	800be6c <vPortEnterCritical>
 8009e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e78:	b25b      	sxtb	r3, r3
 8009e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e7e:	d103      	bne.n	8009e88 <xQueueGenericSend+0x184>
 8009e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e82:	2200      	movs	r2, #0
 8009e84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009e8e:	b25b      	sxtb	r3, r3
 8009e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e94:	d103      	bne.n	8009e9e <xQueueGenericSend+0x19a>
 8009e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009e9e:	f002 f81b 	bl	800bed8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ea2:	1d3a      	adds	r2, r7, #4
 8009ea4:	f107 0314 	add.w	r3, r7, #20
 8009ea8:	4611      	mov	r1, r2
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f001 f932 	bl	800b114 <xTaskCheckForTimeOut>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d124      	bne.n	8009f00 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009eb6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009eb8:	f000 fab2 	bl	800a420 <prvIsQueueFull>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d018      	beq.n	8009ef4 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec4:	3310      	adds	r3, #16
 8009ec6:	687a      	ldr	r2, [r7, #4]
 8009ec8:	4611      	mov	r1, r2
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f001 f850 	bl	800af70 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009ed0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ed2:	f000 fa3d 	bl	800a350 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009ed6:	f000 fe53 	bl	800ab80 <xTaskResumeAll>
 8009eda:	4603      	mov	r3, r0
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	f47f af7c 	bne.w	8009dda <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8009ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8009f14 <xQueueGenericSend+0x210>)
 8009ee4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ee8:	601a      	str	r2, [r3, #0]
 8009eea:	f3bf 8f4f 	dsb	sy
 8009eee:	f3bf 8f6f 	isb	sy
 8009ef2:	e772      	b.n	8009dda <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009ef4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ef6:	f000 fa2b 	bl	800a350 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009efa:	f000 fe41 	bl	800ab80 <xTaskResumeAll>
 8009efe:	e76c      	b.n	8009dda <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009f00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009f02:	f000 fa25 	bl	800a350 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f06:	f000 fe3b 	bl	800ab80 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009f0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3738      	adds	r7, #56	@ 0x38
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	e000ed04 	.word	0xe000ed04

08009f18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b08e      	sub	sp, #56	@ 0x38
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	60f8      	str	r0, [r7, #12]
 8009f20:	60b9      	str	r1, [r7, #8]
 8009f22:	607a      	str	r2, [r7, #4]
 8009f24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d10d      	bne.n	8009f4c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8009f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f34:	b672      	cpsid	i
 8009f36:	f383 8811 	msr	BASEPRI, r3
 8009f3a:	f3bf 8f6f 	isb	sy
 8009f3e:	f3bf 8f4f 	dsb	sy
 8009f42:	b662      	cpsie	i
 8009f44:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009f46:	bf00      	nop
 8009f48:	bf00      	nop
 8009f4a:	e7fd      	b.n	8009f48 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d103      	bne.n	8009f5a <xQueueGenericSendFromISR+0x42>
 8009f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d101      	bne.n	8009f5e <xQueueGenericSendFromISR+0x46>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e000      	b.n	8009f60 <xQueueGenericSendFromISR+0x48>
 8009f5e:	2300      	movs	r3, #0
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d10d      	bne.n	8009f80 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8009f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f68:	b672      	cpsid	i
 8009f6a:	f383 8811 	msr	BASEPRI, r3
 8009f6e:	f3bf 8f6f 	isb	sy
 8009f72:	f3bf 8f4f 	dsb	sy
 8009f76:	b662      	cpsie	i
 8009f78:	623b      	str	r3, [r7, #32]
}
 8009f7a:	bf00      	nop
 8009f7c:	bf00      	nop
 8009f7e:	e7fd      	b.n	8009f7c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	2b02      	cmp	r3, #2
 8009f84:	d103      	bne.n	8009f8e <xQueueGenericSendFromISR+0x76>
 8009f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f8a:	2b01      	cmp	r3, #1
 8009f8c:	d101      	bne.n	8009f92 <xQueueGenericSendFromISR+0x7a>
 8009f8e:	2301      	movs	r3, #1
 8009f90:	e000      	b.n	8009f94 <xQueueGenericSendFromISR+0x7c>
 8009f92:	2300      	movs	r3, #0
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d10d      	bne.n	8009fb4 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8009f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f9c:	b672      	cpsid	i
 8009f9e:	f383 8811 	msr	BASEPRI, r3
 8009fa2:	f3bf 8f6f 	isb	sy
 8009fa6:	f3bf 8f4f 	dsb	sy
 8009faa:	b662      	cpsie	i
 8009fac:	61fb      	str	r3, [r7, #28]
}
 8009fae:	bf00      	nop
 8009fb0:	bf00      	nop
 8009fb2:	e7fd      	b.n	8009fb0 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009fb4:	f002 f842 	bl	800c03c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009fb8:	f3ef 8211 	mrs	r2, BASEPRI
 8009fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc0:	b672      	cpsid	i
 8009fc2:	f383 8811 	msr	BASEPRI, r3
 8009fc6:	f3bf 8f6f 	isb	sy
 8009fca:	f3bf 8f4f 	dsb	sy
 8009fce:	b662      	cpsie	i
 8009fd0:	61ba      	str	r2, [r7, #24]
 8009fd2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009fd4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d302      	bcc.n	8009fea <xQueueGenericSendFromISR+0xd2>
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	2b02      	cmp	r3, #2
 8009fe8:	d12c      	bne.n	800a044 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ff0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ff4:	683a      	ldr	r2, [r7, #0]
 8009ff6:	68b9      	ldr	r1, [r7, #8]
 8009ff8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ffa:	f000 f919 	bl	800a230 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009ffe:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800a002:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a006:	d112      	bne.n	800a02e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a00a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d016      	beq.n	800a03e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a012:	3324      	adds	r3, #36	@ 0x24
 800a014:	4618      	mov	r0, r3
 800a016:	f001 f801 	bl	800b01c <xTaskRemoveFromEventList>
 800a01a:	4603      	mov	r3, r0
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d00e      	beq.n	800a03e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d00b      	beq.n	800a03e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2201      	movs	r2, #1
 800a02a:	601a      	str	r2, [r3, #0]
 800a02c:	e007      	b.n	800a03e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a02e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a032:	3301      	adds	r3, #1
 800a034:	b2db      	uxtb	r3, r3
 800a036:	b25a      	sxtb	r2, r3
 800a038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a03a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a03e:	2301      	movs	r3, #1
 800a040:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800a042:	e001      	b.n	800a048 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a044:	2300      	movs	r3, #0
 800a046:	637b      	str	r3, [r7, #52]	@ 0x34
 800a048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a04a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a052:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a056:	4618      	mov	r0, r3
 800a058:	3738      	adds	r7, #56	@ 0x38
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
	...

0800a060 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b08c      	sub	sp, #48	@ 0x30
 800a064:	af00      	add	r7, sp, #0
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	60b9      	str	r1, [r7, #8]
 800a06a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a06c:	2300      	movs	r3, #0
 800a06e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a076:	2b00      	cmp	r3, #0
 800a078:	d10d      	bne.n	800a096 <xQueueReceive+0x36>
	__asm volatile
 800a07a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a07e:	b672      	cpsid	i
 800a080:	f383 8811 	msr	BASEPRI, r3
 800a084:	f3bf 8f6f 	isb	sy
 800a088:	f3bf 8f4f 	dsb	sy
 800a08c:	b662      	cpsie	i
 800a08e:	623b      	str	r3, [r7, #32]
}
 800a090:	bf00      	nop
 800a092:	bf00      	nop
 800a094:	e7fd      	b.n	800a092 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d103      	bne.n	800a0a4 <xQueueReceive+0x44>
 800a09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d101      	bne.n	800a0a8 <xQueueReceive+0x48>
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e000      	b.n	800a0aa <xQueueReceive+0x4a>
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d10d      	bne.n	800a0ca <xQueueReceive+0x6a>
	__asm volatile
 800a0ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0b2:	b672      	cpsid	i
 800a0b4:	f383 8811 	msr	BASEPRI, r3
 800a0b8:	f3bf 8f6f 	isb	sy
 800a0bc:	f3bf 8f4f 	dsb	sy
 800a0c0:	b662      	cpsie	i
 800a0c2:	61fb      	str	r3, [r7, #28]
}
 800a0c4:	bf00      	nop
 800a0c6:	bf00      	nop
 800a0c8:	e7fd      	b.n	800a0c6 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a0ca:	f001 f975 	bl	800b3b8 <xTaskGetSchedulerState>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d102      	bne.n	800a0da <xQueueReceive+0x7a>
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d101      	bne.n	800a0de <xQueueReceive+0x7e>
 800a0da:	2301      	movs	r3, #1
 800a0dc:	e000      	b.n	800a0e0 <xQueueReceive+0x80>
 800a0de:	2300      	movs	r3, #0
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d10d      	bne.n	800a100 <xQueueReceive+0xa0>
	__asm volatile
 800a0e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e8:	b672      	cpsid	i
 800a0ea:	f383 8811 	msr	BASEPRI, r3
 800a0ee:	f3bf 8f6f 	isb	sy
 800a0f2:	f3bf 8f4f 	dsb	sy
 800a0f6:	b662      	cpsie	i
 800a0f8:	61bb      	str	r3, [r7, #24]
}
 800a0fa:	bf00      	nop
 800a0fc:	bf00      	nop
 800a0fe:	e7fd      	b.n	800a0fc <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a100:	f001 feb4 	bl	800be6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a108:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d01f      	beq.n	800a150 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a110:	68b9      	ldr	r1, [r7, #8]
 800a112:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a114:	f000 f8f6 	bl	800a304 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a11a:	1e5a      	subs	r2, r3, #1
 800a11c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a11e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a122:	691b      	ldr	r3, [r3, #16]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d00f      	beq.n	800a148 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12a:	3310      	adds	r3, #16
 800a12c:	4618      	mov	r0, r3
 800a12e:	f000 ff75 	bl	800b01c <xTaskRemoveFromEventList>
 800a132:	4603      	mov	r3, r0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d007      	beq.n	800a148 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a138:	4b3c      	ldr	r3, [pc, #240]	@ (800a22c <xQueueReceive+0x1cc>)
 800a13a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a13e:	601a      	str	r2, [r3, #0]
 800a140:	f3bf 8f4f 	dsb	sy
 800a144:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a148:	f001 fec6 	bl	800bed8 <vPortExitCritical>
				return pdPASS;
 800a14c:	2301      	movs	r3, #1
 800a14e:	e069      	b.n	800a224 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d103      	bne.n	800a15e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a156:	f001 febf 	bl	800bed8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a15a:	2300      	movs	r3, #0
 800a15c:	e062      	b.n	800a224 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a15e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a160:	2b00      	cmp	r3, #0
 800a162:	d106      	bne.n	800a172 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a164:	f107 0310 	add.w	r3, r7, #16
 800a168:	4618      	mov	r0, r3
 800a16a:	f000 ffbd 	bl	800b0e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a16e:	2301      	movs	r3, #1
 800a170:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a172:	f001 feb1 	bl	800bed8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a176:	f000 fcf5 	bl	800ab64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a17a:	f001 fe77 	bl	800be6c <vPortEnterCritical>
 800a17e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a180:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a184:	b25b      	sxtb	r3, r3
 800a186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a18a:	d103      	bne.n	800a194 <xQueueReceive+0x134>
 800a18c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a18e:	2200      	movs	r2, #0
 800a190:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a196:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a19a:	b25b      	sxtb	r3, r3
 800a19c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a0:	d103      	bne.n	800a1aa <xQueueReceive+0x14a>
 800a1a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a1aa:	f001 fe95 	bl	800bed8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a1ae:	1d3a      	adds	r2, r7, #4
 800a1b0:	f107 0310 	add.w	r3, r7, #16
 800a1b4:	4611      	mov	r1, r2
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	f000 ffac 	bl	800b114 <xTaskCheckForTimeOut>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d123      	bne.n	800a20a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a1c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1c4:	f000 f916 	bl	800a3f4 <prvIsQueueEmpty>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d017      	beq.n	800a1fe <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a1ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d0:	3324      	adds	r3, #36	@ 0x24
 800a1d2:	687a      	ldr	r2, [r7, #4]
 800a1d4:	4611      	mov	r1, r2
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f000 feca 	bl	800af70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a1dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1de:	f000 f8b7 	bl	800a350 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a1e2:	f000 fccd 	bl	800ab80 <xTaskResumeAll>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d189      	bne.n	800a100 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800a1ec:	4b0f      	ldr	r3, [pc, #60]	@ (800a22c <xQueueReceive+0x1cc>)
 800a1ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1f2:	601a      	str	r2, [r3, #0]
 800a1f4:	f3bf 8f4f 	dsb	sy
 800a1f8:	f3bf 8f6f 	isb	sy
 800a1fc:	e780      	b.n	800a100 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a1fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a200:	f000 f8a6 	bl	800a350 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a204:	f000 fcbc 	bl	800ab80 <xTaskResumeAll>
 800a208:	e77a      	b.n	800a100 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a20a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a20c:	f000 f8a0 	bl	800a350 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a210:	f000 fcb6 	bl	800ab80 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a214:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a216:	f000 f8ed 	bl	800a3f4 <prvIsQueueEmpty>
 800a21a:	4603      	mov	r3, r0
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	f43f af6f 	beq.w	800a100 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a222:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a224:	4618      	mov	r0, r3
 800a226:	3730      	adds	r7, #48	@ 0x30
 800a228:	46bd      	mov	sp, r7
 800a22a:	bd80      	pop	{r7, pc}
 800a22c:	e000ed04 	.word	0xe000ed04

0800a230 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b086      	sub	sp, #24
 800a234:	af00      	add	r7, sp, #0
 800a236:	60f8      	str	r0, [r7, #12]
 800a238:	60b9      	str	r1, [r7, #8]
 800a23a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a23c:	2300      	movs	r3, #0
 800a23e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a244:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d10d      	bne.n	800a26a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d14d      	bne.n	800a2f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	689b      	ldr	r3, [r3, #8]
 800a25a:	4618      	mov	r0, r3
 800a25c:	f001 f8ca 	bl	800b3f4 <xTaskPriorityDisinherit>
 800a260:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	2200      	movs	r2, #0
 800a266:	609a      	str	r2, [r3, #8]
 800a268:	e043      	b.n	800a2f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d119      	bne.n	800a2a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6858      	ldr	r0, [r3, #4]
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a278:	461a      	mov	r2, r3
 800a27a:	68b9      	ldr	r1, [r7, #8]
 800a27c:	f004 fb0b 	bl	800e896 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	685a      	ldr	r2, [r3, #4]
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a288:	441a      	add	r2, r3
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	685a      	ldr	r2, [r3, #4]
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	689b      	ldr	r3, [r3, #8]
 800a296:	429a      	cmp	r2, r3
 800a298:	d32b      	bcc.n	800a2f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681a      	ldr	r2, [r3, #0]
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	605a      	str	r2, [r3, #4]
 800a2a2:	e026      	b.n	800a2f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	68d8      	ldr	r0, [r3, #12]
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	68b9      	ldr	r1, [r7, #8]
 800a2b0:	f004 faf1 	bl	800e896 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	68da      	ldr	r2, [r3, #12]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2bc:	425b      	negs	r3, r3
 800a2be:	441a      	add	r2, r3
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	68da      	ldr	r2, [r3, #12]
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	429a      	cmp	r2, r3
 800a2ce:	d207      	bcs.n	800a2e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	689a      	ldr	r2, [r3, #8]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2d8:	425b      	negs	r3, r3
 800a2da:	441a      	add	r2, r3
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2b02      	cmp	r3, #2
 800a2e4:	d105      	bne.n	800a2f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d002      	beq.n	800a2f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	3b01      	subs	r3, #1
 800a2f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	1c5a      	adds	r2, r3, #1
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a2fa:	697b      	ldr	r3, [r7, #20]
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3718      	adds	r7, #24
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b082      	sub	sp, #8
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a312:	2b00      	cmp	r3, #0
 800a314:	d018      	beq.n	800a348 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	68da      	ldr	r2, [r3, #12]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a31e:	441a      	add	r2, r3
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	68da      	ldr	r2, [r3, #12]
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	689b      	ldr	r3, [r3, #8]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d303      	bcc.n	800a338 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	68d9      	ldr	r1, [r3, #12]
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a340:	461a      	mov	r2, r3
 800a342:	6838      	ldr	r0, [r7, #0]
 800a344:	f004 faa7 	bl	800e896 <memcpy>
	}
}
 800a348:	bf00      	nop
 800a34a:	3708      	adds	r7, #8
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a358:	f001 fd88 	bl	800be6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a362:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a364:	e011      	b.n	800a38a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d012      	beq.n	800a394 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	3324      	adds	r3, #36	@ 0x24
 800a372:	4618      	mov	r0, r3
 800a374:	f000 fe52 	bl	800b01c <xTaskRemoveFromEventList>
 800a378:	4603      	mov	r3, r0
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d001      	beq.n	800a382 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a37e:	f000 ff31 	bl	800b1e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a382:	7bfb      	ldrb	r3, [r7, #15]
 800a384:	3b01      	subs	r3, #1
 800a386:	b2db      	uxtb	r3, r3
 800a388:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a38a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	dce9      	bgt.n	800a366 <prvUnlockQueue+0x16>
 800a392:	e000      	b.n	800a396 <prvUnlockQueue+0x46>
					break;
 800a394:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	22ff      	movs	r2, #255	@ 0xff
 800a39a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a39e:	f001 fd9b 	bl	800bed8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a3a2:	f001 fd63 	bl	800be6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a3ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a3ae:	e011      	b.n	800a3d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	691b      	ldr	r3, [r3, #16]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d012      	beq.n	800a3de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	3310      	adds	r3, #16
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f000 fe2d 	bl	800b01c <xTaskRemoveFromEventList>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d001      	beq.n	800a3cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a3c8:	f000 ff0c 	bl	800b1e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a3cc:	7bbb      	ldrb	r3, [r7, #14]
 800a3ce:	3b01      	subs	r3, #1
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a3d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	dce9      	bgt.n	800a3b0 <prvUnlockQueue+0x60>
 800a3dc:	e000      	b.n	800a3e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a3de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	22ff      	movs	r2, #255	@ 0xff
 800a3e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a3e8:	f001 fd76 	bl	800bed8 <vPortExitCritical>
}
 800a3ec:	bf00      	nop
 800a3ee:	3710      	adds	r7, #16
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}

0800a3f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b084      	sub	sp, #16
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a3fc:	f001 fd36 	bl	800be6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a404:	2b00      	cmp	r3, #0
 800a406:	d102      	bne.n	800a40e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a408:	2301      	movs	r3, #1
 800a40a:	60fb      	str	r3, [r7, #12]
 800a40c:	e001      	b.n	800a412 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a40e:	2300      	movs	r3, #0
 800a410:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a412:	f001 fd61 	bl	800bed8 <vPortExitCritical>

	return xReturn;
 800a416:	68fb      	ldr	r3, [r7, #12]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3710      	adds	r7, #16
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b084      	sub	sp, #16
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a428:	f001 fd20 	bl	800be6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a434:	429a      	cmp	r2, r3
 800a436:	d102      	bne.n	800a43e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a438:	2301      	movs	r3, #1
 800a43a:	60fb      	str	r3, [r7, #12]
 800a43c:	e001      	b.n	800a442 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a43e:	2300      	movs	r3, #0
 800a440:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a442:	f001 fd49 	bl	800bed8 <vPortExitCritical>

	return xReturn;
 800a446:	68fb      	ldr	r3, [r7, #12]
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3710      	adds	r7, #16
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}

0800a450 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a450:	b480      	push	{r7}
 800a452:	b085      	sub	sp, #20
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a45a:	2300      	movs	r3, #0
 800a45c:	60fb      	str	r3, [r7, #12]
 800a45e:	e014      	b.n	800a48a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a460:	4a0f      	ldr	r2, [pc, #60]	@ (800a4a0 <vQueueAddToRegistry+0x50>)
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d10b      	bne.n	800a484 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a46c:	490c      	ldr	r1, [pc, #48]	@ (800a4a0 <vQueueAddToRegistry+0x50>)
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	683a      	ldr	r2, [r7, #0]
 800a472:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a476:	4a0a      	ldr	r2, [pc, #40]	@ (800a4a0 <vQueueAddToRegistry+0x50>)
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	00db      	lsls	r3, r3, #3
 800a47c:	4413      	add	r3, r2
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a482:	e006      	b.n	800a492 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	3301      	adds	r3, #1
 800a488:	60fb      	str	r3, [r7, #12]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2b07      	cmp	r3, #7
 800a48e:	d9e7      	bls.n	800a460 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a490:	bf00      	nop
 800a492:	bf00      	nop
 800a494:	3714      	adds	r7, #20
 800a496:	46bd      	mov	sp, r7
 800a498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49c:	4770      	bx	lr
 800a49e:	bf00      	nop
 800a4a0:	20001168 	.word	0x20001168

0800a4a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b086      	sub	sp, #24
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	60f8      	str	r0, [r7, #12]
 800a4ac:	60b9      	str	r1, [r7, #8]
 800a4ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a4b4:	f001 fcda 	bl	800be6c <vPortEnterCritical>
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a4be:	b25b      	sxtb	r3, r3
 800a4c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4c4:	d103      	bne.n	800a4ce <vQueueWaitForMessageRestricted+0x2a>
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4d4:	b25b      	sxtb	r3, r3
 800a4d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4da:	d103      	bne.n	800a4e4 <vQueueWaitForMessageRestricted+0x40>
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4e4:	f001 fcf8 	bl	800bed8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d106      	bne.n	800a4fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	3324      	adds	r3, #36	@ 0x24
 800a4f4:	687a      	ldr	r2, [r7, #4]
 800a4f6:	68b9      	ldr	r1, [r7, #8]
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f000 fd61 	bl	800afc0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a4fe:	6978      	ldr	r0, [r7, #20]
 800a500:	f7ff ff26 	bl	800a350 <prvUnlockQueue>
	}
 800a504:	bf00      	nop
 800a506:	3718      	adds	r7, #24
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}

0800a50c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b08e      	sub	sp, #56	@ 0x38
 800a510:	af04      	add	r7, sp, #16
 800a512:	60f8      	str	r0, [r7, #12]
 800a514:	60b9      	str	r1, [r7, #8]
 800a516:	607a      	str	r2, [r7, #4]
 800a518:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a51a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d10d      	bne.n	800a53c <xTaskCreateStatic+0x30>
	__asm volatile
 800a520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a524:	b672      	cpsid	i
 800a526:	f383 8811 	msr	BASEPRI, r3
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	b662      	cpsie	i
 800a534:	623b      	str	r3, [r7, #32]
}
 800a536:	bf00      	nop
 800a538:	bf00      	nop
 800a53a:	e7fd      	b.n	800a538 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800a53c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d10d      	bne.n	800a55e <xTaskCreateStatic+0x52>
	__asm volatile
 800a542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a546:	b672      	cpsid	i
 800a548:	f383 8811 	msr	BASEPRI, r3
 800a54c:	f3bf 8f6f 	isb	sy
 800a550:	f3bf 8f4f 	dsb	sy
 800a554:	b662      	cpsie	i
 800a556:	61fb      	str	r3, [r7, #28]
}
 800a558:	bf00      	nop
 800a55a:	bf00      	nop
 800a55c:	e7fd      	b.n	800a55a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a55e:	23a8      	movs	r3, #168	@ 0xa8
 800a560:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	2ba8      	cmp	r3, #168	@ 0xa8
 800a566:	d00d      	beq.n	800a584 <xTaskCreateStatic+0x78>
	__asm volatile
 800a568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a56c:	b672      	cpsid	i
 800a56e:	f383 8811 	msr	BASEPRI, r3
 800a572:	f3bf 8f6f 	isb	sy
 800a576:	f3bf 8f4f 	dsb	sy
 800a57a:	b662      	cpsie	i
 800a57c:	61bb      	str	r3, [r7, #24]
}
 800a57e:	bf00      	nop
 800a580:	bf00      	nop
 800a582:	e7fd      	b.n	800a580 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a584:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d01e      	beq.n	800a5ca <xTaskCreateStatic+0xbe>
 800a58c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d01b      	beq.n	800a5ca <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a594:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a598:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a59a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a59e:	2202      	movs	r2, #2
 800a5a0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	9303      	str	r3, [sp, #12]
 800a5a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5aa:	9302      	str	r3, [sp, #8]
 800a5ac:	f107 0314 	add.w	r3, r7, #20
 800a5b0:	9301      	str	r3, [sp, #4]
 800a5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b4:	9300      	str	r3, [sp, #0]
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	68b9      	ldr	r1, [r7, #8]
 800a5bc:	68f8      	ldr	r0, [r7, #12]
 800a5be:	f000 f851 	bl	800a664 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a5c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a5c4:	f000 f8f8 	bl	800a7b8 <prvAddNewTaskToReadyList>
 800a5c8:	e001      	b.n	800a5ce <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a5ce:	697b      	ldr	r3, [r7, #20]
	}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3728      	adds	r7, #40	@ 0x28
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}

0800a5d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b08c      	sub	sp, #48	@ 0x30
 800a5dc:	af04      	add	r7, sp, #16
 800a5de:	60f8      	str	r0, [r7, #12]
 800a5e0:	60b9      	str	r1, [r7, #8]
 800a5e2:	603b      	str	r3, [r7, #0]
 800a5e4:	4613      	mov	r3, r2
 800a5e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a5e8:	88fb      	ldrh	r3, [r7, #6]
 800a5ea:	009b      	lsls	r3, r3, #2
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f001 fd6b 	bl	800c0c8 <pvPortMalloc>
 800a5f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d00e      	beq.n	800a618 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a5fa:	20a8      	movs	r0, #168	@ 0xa8
 800a5fc:	f001 fd64 	bl	800c0c8 <pvPortMalloc>
 800a600:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a602:	69fb      	ldr	r3, [r7, #28]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d003      	beq.n	800a610 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a608:	69fb      	ldr	r3, [r7, #28]
 800a60a:	697a      	ldr	r2, [r7, #20]
 800a60c:	631a      	str	r2, [r3, #48]	@ 0x30
 800a60e:	e005      	b.n	800a61c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a610:	6978      	ldr	r0, [r7, #20]
 800a612:	f001 fe27 	bl	800c264 <vPortFree>
 800a616:	e001      	b.n	800a61c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a618:	2300      	movs	r3, #0
 800a61a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a61c:	69fb      	ldr	r3, [r7, #28]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d017      	beq.n	800a652 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a622:	69fb      	ldr	r3, [r7, #28]
 800a624:	2200      	movs	r2, #0
 800a626:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a62a:	88fa      	ldrh	r2, [r7, #6]
 800a62c:	2300      	movs	r3, #0
 800a62e:	9303      	str	r3, [sp, #12]
 800a630:	69fb      	ldr	r3, [r7, #28]
 800a632:	9302      	str	r3, [sp, #8]
 800a634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a636:	9301      	str	r3, [sp, #4]
 800a638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a63a:	9300      	str	r3, [sp, #0]
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	68b9      	ldr	r1, [r7, #8]
 800a640:	68f8      	ldr	r0, [r7, #12]
 800a642:	f000 f80f 	bl	800a664 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a646:	69f8      	ldr	r0, [r7, #28]
 800a648:	f000 f8b6 	bl	800a7b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a64c:	2301      	movs	r3, #1
 800a64e:	61bb      	str	r3, [r7, #24]
 800a650:	e002      	b.n	800a658 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a652:	f04f 33ff 	mov.w	r3, #4294967295
 800a656:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a658:	69bb      	ldr	r3, [r7, #24]
	}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3720      	adds	r7, #32
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
	...

0800a664 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b088      	sub	sp, #32
 800a668:	af00      	add	r7, sp, #0
 800a66a:	60f8      	str	r0, [r7, #12]
 800a66c:	60b9      	str	r1, [r7, #8]
 800a66e:	607a      	str	r2, [r7, #4]
 800a670:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a674:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	009b      	lsls	r3, r3, #2
 800a67a:	461a      	mov	r2, r3
 800a67c:	21a5      	movs	r1, #165	@ 0xa5
 800a67e:	f004 f81c 	bl	800e6ba <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a684:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a686:	6879      	ldr	r1, [r7, #4]
 800a688:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800a68c:	440b      	add	r3, r1
 800a68e:	009b      	lsls	r3, r3, #2
 800a690:	4413      	add	r3, r2
 800a692:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a694:	69bb      	ldr	r3, [r7, #24]
 800a696:	f023 0307 	bic.w	r3, r3, #7
 800a69a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a69c:	69bb      	ldr	r3, [r7, #24]
 800a69e:	f003 0307 	and.w	r3, r3, #7
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d00d      	beq.n	800a6c2 <prvInitialiseNewTask+0x5e>
	__asm volatile
 800a6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6aa:	b672      	cpsid	i
 800a6ac:	f383 8811 	msr	BASEPRI, r3
 800a6b0:	f3bf 8f6f 	isb	sy
 800a6b4:	f3bf 8f4f 	dsb	sy
 800a6b8:	b662      	cpsie	i
 800a6ba:	617b      	str	r3, [r7, #20]
}
 800a6bc:	bf00      	nop
 800a6be:	bf00      	nop
 800a6c0:	e7fd      	b.n	800a6be <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a6c2:	68bb      	ldr	r3, [r7, #8]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d01f      	beq.n	800a708 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	61fb      	str	r3, [r7, #28]
 800a6cc:	e012      	b.n	800a6f4 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a6ce:	68ba      	ldr	r2, [r7, #8]
 800a6d0:	69fb      	ldr	r3, [r7, #28]
 800a6d2:	4413      	add	r3, r2
 800a6d4:	7819      	ldrb	r1, [r3, #0]
 800a6d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6d8:	69fb      	ldr	r3, [r7, #28]
 800a6da:	4413      	add	r3, r2
 800a6dc:	3334      	adds	r3, #52	@ 0x34
 800a6de:	460a      	mov	r2, r1
 800a6e0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a6e2:	68ba      	ldr	r2, [r7, #8]
 800a6e4:	69fb      	ldr	r3, [r7, #28]
 800a6e6:	4413      	add	r3, r2
 800a6e8:	781b      	ldrb	r3, [r3, #0]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d006      	beq.n	800a6fc <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a6ee:	69fb      	ldr	r3, [r7, #28]
 800a6f0:	3301      	adds	r3, #1
 800a6f2:	61fb      	str	r3, [r7, #28]
 800a6f4:	69fb      	ldr	r3, [r7, #28]
 800a6f6:	2b0f      	cmp	r3, #15
 800a6f8:	d9e9      	bls.n	800a6ce <prvInitialiseNewTask+0x6a>
 800a6fa:	e000      	b.n	800a6fe <prvInitialiseNewTask+0x9a>
			{
				break;
 800a6fc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a700:	2200      	movs	r2, #0
 800a702:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a706:	e003      	b.n	800a710 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70a:	2200      	movs	r2, #0
 800a70c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a712:	2b37      	cmp	r3, #55	@ 0x37
 800a714:	d901      	bls.n	800a71a <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a716:	2337      	movs	r3, #55	@ 0x37
 800a718:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a71c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a71e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a722:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a724:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a728:	2200      	movs	r2, #0
 800a72a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a72c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a72e:	3304      	adds	r3, #4
 800a730:	4618      	mov	r0, r3
 800a732:	f7ff f93d 	bl	80099b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a738:	3318      	adds	r3, #24
 800a73a:	4618      	mov	r0, r3
 800a73c:	f7ff f938 	bl	80099b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a744:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a748:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a74e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a754:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a758:	2200      	movs	r2, #0
 800a75a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a75e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a760:	2200      	movs	r2, #0
 800a762:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a768:	3354      	adds	r3, #84	@ 0x54
 800a76a:	224c      	movs	r2, #76	@ 0x4c
 800a76c:	2100      	movs	r1, #0
 800a76e:	4618      	mov	r0, r3
 800a770:	f003 ffa3 	bl	800e6ba <memset>
 800a774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a776:	4a0d      	ldr	r2, [pc, #52]	@ (800a7ac <prvInitialiseNewTask+0x148>)
 800a778:	659a      	str	r2, [r3, #88]	@ 0x58
 800a77a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77c:	4a0c      	ldr	r2, [pc, #48]	@ (800a7b0 <prvInitialiseNewTask+0x14c>)
 800a77e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a782:	4a0c      	ldr	r2, [pc, #48]	@ (800a7b4 <prvInitialiseNewTask+0x150>)
 800a784:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a786:	683a      	ldr	r2, [r7, #0]
 800a788:	68f9      	ldr	r1, [r7, #12]
 800a78a:	69b8      	ldr	r0, [r7, #24]
 800a78c:	f001 fa62 	bl	800bc54 <pxPortInitialiseStack>
 800a790:	4602      	mov	r2, r0
 800a792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a794:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d002      	beq.n	800a7a2 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a79c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a79e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7a2:	bf00      	nop
 800a7a4:	3720      	adds	r7, #32
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}
 800a7aa:	bf00      	nop
 800a7ac:	2000fc24 	.word	0x2000fc24
 800a7b0:	2000fc8c 	.word	0x2000fc8c
 800a7b4:	2000fcf4 	.word	0x2000fcf4

0800a7b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b082      	sub	sp, #8
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a7c0:	f001 fb54 	bl	800be6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a7c4:	4b2d      	ldr	r3, [pc, #180]	@ (800a87c <prvAddNewTaskToReadyList+0xc4>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	4a2c      	ldr	r2, [pc, #176]	@ (800a87c <prvAddNewTaskToReadyList+0xc4>)
 800a7cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a7ce:	4b2c      	ldr	r3, [pc, #176]	@ (800a880 <prvAddNewTaskToReadyList+0xc8>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d109      	bne.n	800a7ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a7d6:	4a2a      	ldr	r2, [pc, #168]	@ (800a880 <prvAddNewTaskToReadyList+0xc8>)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a7dc:	4b27      	ldr	r3, [pc, #156]	@ (800a87c <prvAddNewTaskToReadyList+0xc4>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	2b01      	cmp	r3, #1
 800a7e2:	d110      	bne.n	800a806 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a7e4:	f000 fd22 	bl	800b22c <prvInitialiseTaskLists>
 800a7e8:	e00d      	b.n	800a806 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a7ea:	4b26      	ldr	r3, [pc, #152]	@ (800a884 <prvAddNewTaskToReadyList+0xcc>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d109      	bne.n	800a806 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a7f2:	4b23      	ldr	r3, [pc, #140]	@ (800a880 <prvAddNewTaskToReadyList+0xc8>)
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7fc:	429a      	cmp	r2, r3
 800a7fe:	d802      	bhi.n	800a806 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a800:	4a1f      	ldr	r2, [pc, #124]	@ (800a880 <prvAddNewTaskToReadyList+0xc8>)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a806:	4b20      	ldr	r3, [pc, #128]	@ (800a888 <prvAddNewTaskToReadyList+0xd0>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	3301      	adds	r3, #1
 800a80c:	4a1e      	ldr	r2, [pc, #120]	@ (800a888 <prvAddNewTaskToReadyList+0xd0>)
 800a80e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a810:	4b1d      	ldr	r3, [pc, #116]	@ (800a888 <prvAddNewTaskToReadyList+0xd0>)
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a81c:	4b1b      	ldr	r3, [pc, #108]	@ (800a88c <prvAddNewTaskToReadyList+0xd4>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	429a      	cmp	r2, r3
 800a822:	d903      	bls.n	800a82c <prvAddNewTaskToReadyList+0x74>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a828:	4a18      	ldr	r2, [pc, #96]	@ (800a88c <prvAddNewTaskToReadyList+0xd4>)
 800a82a:	6013      	str	r3, [r2, #0]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a830:	4613      	mov	r3, r2
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	4413      	add	r3, r2
 800a836:	009b      	lsls	r3, r3, #2
 800a838:	4a15      	ldr	r2, [pc, #84]	@ (800a890 <prvAddNewTaskToReadyList+0xd8>)
 800a83a:	441a      	add	r2, r3
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	3304      	adds	r3, #4
 800a840:	4619      	mov	r1, r3
 800a842:	4610      	mov	r0, r2
 800a844:	f7ff f8c1 	bl	80099ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a848:	f001 fb46 	bl	800bed8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a84c:	4b0d      	ldr	r3, [pc, #52]	@ (800a884 <prvAddNewTaskToReadyList+0xcc>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d00e      	beq.n	800a872 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a854:	4b0a      	ldr	r3, [pc, #40]	@ (800a880 <prvAddNewTaskToReadyList+0xc8>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a85e:	429a      	cmp	r2, r3
 800a860:	d207      	bcs.n	800a872 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a862:	4b0c      	ldr	r3, [pc, #48]	@ (800a894 <prvAddNewTaskToReadyList+0xdc>)
 800a864:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a868:	601a      	str	r2, [r3, #0]
 800a86a:	f3bf 8f4f 	dsb	sy
 800a86e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a872:	bf00      	nop
 800a874:	3708      	adds	r7, #8
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	bf00      	nop
 800a87c:	2000167c 	.word	0x2000167c
 800a880:	200011a8 	.word	0x200011a8
 800a884:	20001688 	.word	0x20001688
 800a888:	20001698 	.word	0x20001698
 800a88c:	20001684 	.word	0x20001684
 800a890:	200011ac 	.word	0x200011ac
 800a894:	e000ed04 	.word	0xe000ed04

0800a898 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b084      	sub	sp, #16
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d01a      	beq.n	800a8e0 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a8aa:	4b15      	ldr	r3, [pc, #84]	@ (800a900 <vTaskDelay+0x68>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d00d      	beq.n	800a8ce <vTaskDelay+0x36>
	__asm volatile
 800a8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8b6:	b672      	cpsid	i
 800a8b8:	f383 8811 	msr	BASEPRI, r3
 800a8bc:	f3bf 8f6f 	isb	sy
 800a8c0:	f3bf 8f4f 	dsb	sy
 800a8c4:	b662      	cpsie	i
 800a8c6:	60bb      	str	r3, [r7, #8]
}
 800a8c8:	bf00      	nop
 800a8ca:	bf00      	nop
 800a8cc:	e7fd      	b.n	800a8ca <vTaskDelay+0x32>
			vTaskSuspendAll();
 800a8ce:	f000 f949 	bl	800ab64 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a8d2:	2100      	movs	r1, #0
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f000 fe01 	bl	800b4dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a8da:	f000 f951 	bl	800ab80 <xTaskResumeAll>
 800a8de:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d107      	bne.n	800a8f6 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800a8e6:	4b07      	ldr	r3, [pc, #28]	@ (800a904 <vTaskDelay+0x6c>)
 800a8e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8ec:	601a      	str	r2, [r3, #0]
 800a8ee:	f3bf 8f4f 	dsb	sy
 800a8f2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a8f6:	bf00      	nop
 800a8f8:	3710      	adds	r7, #16
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop
 800a900:	200016a4 	.word	0x200016a4
 800a904:	e000ed04 	.word	0xe000ed04

0800a908 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 800a910:	f001 faac 	bl	800be6c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d102      	bne.n	800a920 <uxTaskPriorityGet+0x18>
 800a91a:	4b07      	ldr	r3, [pc, #28]	@ (800a938 <uxTaskPriorityGet+0x30>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	e000      	b.n	800a922 <uxTaskPriorityGet+0x1a>
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a928:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 800a92a:	f001 fad5 	bl	800bed8 <vPortExitCritical>

		return uxReturn;
 800a92e:	68bb      	ldr	r3, [r7, #8]
	}
 800a930:	4618      	mov	r0, r3
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}
 800a938:	200011a8 	.word	0x200011a8

0800a93c <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b088      	sub	sp, #32
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 800a946:	2300      	movs	r3, #0
 800a948:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	2b37      	cmp	r3, #55	@ 0x37
 800a94e:	d90d      	bls.n	800a96c <vTaskPrioritySet+0x30>
	__asm volatile
 800a950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a954:	b672      	cpsid	i
 800a956:	f383 8811 	msr	BASEPRI, r3
 800a95a:	f3bf 8f6f 	isb	sy
 800a95e:	f3bf 8f4f 	dsb	sy
 800a962:	b662      	cpsie	i
 800a964:	60fb      	str	r3, [r7, #12]
}
 800a966:	bf00      	nop
 800a968:	bf00      	nop
 800a96a:	e7fd      	b.n	800a968 <vTaskPrioritySet+0x2c>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	2b37      	cmp	r3, #55	@ 0x37
 800a970:	d901      	bls.n	800a976 <vTaskPrioritySet+0x3a>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a972:	2337      	movs	r3, #55	@ 0x37
 800a974:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 800a976:	f001 fa79 	bl	800be6c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d102      	bne.n	800a986 <vTaskPrioritySet+0x4a>
 800a980:	4b3a      	ldr	r3, [pc, #232]	@ (800aa6c <vTaskPrioritySet+0x130>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	e000      	b.n	800a988 <vTaskPrioritySet+0x4c>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 800a98a:	69bb      	ldr	r3, [r7, #24]
 800a98c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a98e:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 800a990:	697a      	ldr	r2, [r7, #20]
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	429a      	cmp	r2, r3
 800a996:	d063      	beq.n	800aa60 <vTaskPrioritySet+0x124>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 800a998:	683a      	ldr	r2, [r7, #0]
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	429a      	cmp	r2, r3
 800a99e:	d90d      	bls.n	800a9bc <vTaskPrioritySet+0x80>
				{
					if( pxTCB != pxCurrentTCB )
 800a9a0:	4b32      	ldr	r3, [pc, #200]	@ (800aa6c <vTaskPrioritySet+0x130>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	69ba      	ldr	r2, [r7, #24]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d00f      	beq.n	800a9ca <vTaskPrioritySet+0x8e>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 800a9aa:	4b30      	ldr	r3, [pc, #192]	@ (800aa6c <vTaskPrioritySet+0x130>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9b0:	683a      	ldr	r2, [r7, #0]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d309      	bcc.n	800a9ca <vTaskPrioritySet+0x8e>
						{
							xYieldRequired = pdTRUE;
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	61fb      	str	r3, [r7, #28]
 800a9ba:	e006      	b.n	800a9ca <vTaskPrioritySet+0x8e>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 800a9bc:	4b2b      	ldr	r3, [pc, #172]	@ (800aa6c <vTaskPrioritySet+0x130>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	69ba      	ldr	r2, [r7, #24]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d101      	bne.n	800a9ca <vTaskPrioritySet+0x8e>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a9ca:	69bb      	ldr	r3, [r7, #24]
 800a9cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ce:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 800a9d0:	69bb      	ldr	r3, [r7, #24]
 800a9d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	d102      	bne.n	800a9e2 <vTaskPrioritySet+0xa6>
					{
						pxTCB->uxPriority = uxNewPriority;
 800a9dc:	69bb      	ldr	r3, [r7, #24]
 800a9de:	683a      	ldr	r2, [r7, #0]
 800a9e0:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 800a9e2:	69bb      	ldr	r3, [r7, #24]
 800a9e4:	683a      	ldr	r2, [r7, #0]
 800a9e6:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a9e8:	69bb      	ldr	r3, [r7, #24]
 800a9ea:	699b      	ldr	r3, [r3, #24]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	db04      	blt.n	800a9fa <vTaskPrioritySet+0xbe>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a9f6:	69bb      	ldr	r3, [r7, #24]
 800a9f8:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a9fa:	69bb      	ldr	r3, [r7, #24]
 800a9fc:	6959      	ldr	r1, [r3, #20]
 800a9fe:	693a      	ldr	r2, [r7, #16]
 800aa00:	4613      	mov	r3, r2
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	4413      	add	r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	4a19      	ldr	r2, [pc, #100]	@ (800aa70 <vTaskPrioritySet+0x134>)
 800aa0a:	4413      	add	r3, r2
 800aa0c:	4299      	cmp	r1, r3
 800aa0e:	d11c      	bne.n	800aa4a <vTaskPrioritySet+0x10e>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa10:	69bb      	ldr	r3, [r7, #24]
 800aa12:	3304      	adds	r3, #4
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7ff f835 	bl	8009a84 <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 800aa1a:	69bb      	ldr	r3, [r7, #24]
 800aa1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa1e:	4b15      	ldr	r3, [pc, #84]	@ (800aa74 <vTaskPrioritySet+0x138>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d903      	bls.n	800aa2e <vTaskPrioritySet+0xf2>
 800aa26:	69bb      	ldr	r3, [r7, #24]
 800aa28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa2a:	4a12      	ldr	r2, [pc, #72]	@ (800aa74 <vTaskPrioritySet+0x138>)
 800aa2c:	6013      	str	r3, [r2, #0]
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa32:	4613      	mov	r3, r2
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	4413      	add	r3, r2
 800aa38:	009b      	lsls	r3, r3, #2
 800aa3a:	4a0d      	ldr	r2, [pc, #52]	@ (800aa70 <vTaskPrioritySet+0x134>)
 800aa3c:	441a      	add	r2, r3
 800aa3e:	69bb      	ldr	r3, [r7, #24]
 800aa40:	3304      	adds	r3, #4
 800aa42:	4619      	mov	r1, r3
 800aa44:	4610      	mov	r0, r2
 800aa46:	f7fe ffc0 	bl	80099ca <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 800aa4a:	69fb      	ldr	r3, [r7, #28]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d007      	beq.n	800aa60 <vTaskPrioritySet+0x124>
				{
					taskYIELD_IF_USING_PREEMPTION();
 800aa50:	4b09      	ldr	r3, [pc, #36]	@ (800aa78 <vTaskPrioritySet+0x13c>)
 800aa52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa56:	601a      	str	r2, [r3, #0]
 800aa58:	f3bf 8f4f 	dsb	sy
 800aa5c:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 800aa60:	f001 fa3a 	bl	800bed8 <vPortExitCritical>
	}
 800aa64:	bf00      	nop
 800aa66:	3720      	adds	r7, #32
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}
 800aa6c:	200011a8 	.word	0x200011a8
 800aa70:	200011ac 	.word	0x200011ac
 800aa74:	20001684 	.word	0x20001684
 800aa78:	e000ed04 	.word	0xe000ed04

0800aa7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b08a      	sub	sp, #40	@ 0x28
 800aa80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aa82:	2300      	movs	r3, #0
 800aa84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aa86:	2300      	movs	r3, #0
 800aa88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aa8a:	463a      	mov	r2, r7
 800aa8c:	1d39      	adds	r1, r7, #4
 800aa8e:	f107 0308 	add.w	r3, r7, #8
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7fe ff38 	bl	8009908 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800aa98:	6839      	ldr	r1, [r7, #0]
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	68ba      	ldr	r2, [r7, #8]
 800aa9e:	9202      	str	r2, [sp, #8]
 800aaa0:	9301      	str	r3, [sp, #4]
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	9300      	str	r3, [sp, #0]
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	460a      	mov	r2, r1
 800aaaa:	4926      	ldr	r1, [pc, #152]	@ (800ab44 <vTaskStartScheduler+0xc8>)
 800aaac:	4826      	ldr	r0, [pc, #152]	@ (800ab48 <vTaskStartScheduler+0xcc>)
 800aaae:	f7ff fd2d 	bl	800a50c <xTaskCreateStatic>
 800aab2:	4603      	mov	r3, r0
 800aab4:	4a25      	ldr	r2, [pc, #148]	@ (800ab4c <vTaskStartScheduler+0xd0>)
 800aab6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aab8:	4b24      	ldr	r3, [pc, #144]	@ (800ab4c <vTaskStartScheduler+0xd0>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d002      	beq.n	800aac6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aac0:	2301      	movs	r3, #1
 800aac2:	617b      	str	r3, [r7, #20]
 800aac4:	e001      	b.n	800aaca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aac6:	2300      	movs	r3, #0
 800aac8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	2b01      	cmp	r3, #1
 800aace:	d102      	bne.n	800aad6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800aad0:	f000 fd58 	bl	800b584 <xTimerCreateTimerTask>
 800aad4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	2b01      	cmp	r3, #1
 800aada:	d11d      	bne.n	800ab18 <vTaskStartScheduler+0x9c>
	__asm volatile
 800aadc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae0:	b672      	cpsid	i
 800aae2:	f383 8811 	msr	BASEPRI, r3
 800aae6:	f3bf 8f6f 	isb	sy
 800aaea:	f3bf 8f4f 	dsb	sy
 800aaee:	b662      	cpsie	i
 800aaf0:	613b      	str	r3, [r7, #16]
}
 800aaf2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aaf4:	4b16      	ldr	r3, [pc, #88]	@ (800ab50 <vTaskStartScheduler+0xd4>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	3354      	adds	r3, #84	@ 0x54
 800aafa:	4a16      	ldr	r2, [pc, #88]	@ (800ab54 <vTaskStartScheduler+0xd8>)
 800aafc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aafe:	4b16      	ldr	r3, [pc, #88]	@ (800ab58 <vTaskStartScheduler+0xdc>)
 800ab00:	f04f 32ff 	mov.w	r2, #4294967295
 800ab04:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ab06:	4b15      	ldr	r3, [pc, #84]	@ (800ab5c <vTaskStartScheduler+0xe0>)
 800ab08:	2201      	movs	r2, #1
 800ab0a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ab0c:	4b14      	ldr	r3, [pc, #80]	@ (800ab60 <vTaskStartScheduler+0xe4>)
 800ab0e:	2200      	movs	r2, #0
 800ab10:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ab12:	f001 f92d 	bl	800bd70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ab16:	e011      	b.n	800ab3c <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab1e:	d10d      	bne.n	800ab3c <vTaskStartScheduler+0xc0>
	__asm volatile
 800ab20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab24:	b672      	cpsid	i
 800ab26:	f383 8811 	msr	BASEPRI, r3
 800ab2a:	f3bf 8f6f 	isb	sy
 800ab2e:	f3bf 8f4f 	dsb	sy
 800ab32:	b662      	cpsie	i
 800ab34:	60fb      	str	r3, [r7, #12]
}
 800ab36:	bf00      	nop
 800ab38:	bf00      	nop
 800ab3a:	e7fd      	b.n	800ab38 <vTaskStartScheduler+0xbc>
}
 800ab3c:	bf00      	nop
 800ab3e:	3718      	adds	r7, #24
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}
 800ab44:	080104a8 	.word	0x080104a8
 800ab48:	0800b1fd 	.word	0x0800b1fd
 800ab4c:	200016a0 	.word	0x200016a0
 800ab50:	200011a8 	.word	0x200011a8
 800ab54:	2000011c 	.word	0x2000011c
 800ab58:	2000169c 	.word	0x2000169c
 800ab5c:	20001688 	.word	0x20001688
 800ab60:	20001680 	.word	0x20001680

0800ab64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ab64:	b480      	push	{r7}
 800ab66:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800ab68:	4b04      	ldr	r3, [pc, #16]	@ (800ab7c <vTaskSuspendAll+0x18>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	3301      	adds	r3, #1
 800ab6e:	4a03      	ldr	r2, [pc, #12]	@ (800ab7c <vTaskSuspendAll+0x18>)
 800ab70:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800ab72:	bf00      	nop
 800ab74:	46bd      	mov	sp, r7
 800ab76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7a:	4770      	bx	lr
 800ab7c:	200016a4 	.word	0x200016a4

0800ab80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b084      	sub	sp, #16
 800ab84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ab86:	2300      	movs	r3, #0
 800ab88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ab8e:	4b43      	ldr	r3, [pc, #268]	@ (800ac9c <xTaskResumeAll+0x11c>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d10d      	bne.n	800abb2 <xTaskResumeAll+0x32>
	__asm volatile
 800ab96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab9a:	b672      	cpsid	i
 800ab9c:	f383 8811 	msr	BASEPRI, r3
 800aba0:	f3bf 8f6f 	isb	sy
 800aba4:	f3bf 8f4f 	dsb	sy
 800aba8:	b662      	cpsie	i
 800abaa:	603b      	str	r3, [r7, #0]
}
 800abac:	bf00      	nop
 800abae:	bf00      	nop
 800abb0:	e7fd      	b.n	800abae <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800abb2:	f001 f95b 	bl	800be6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800abb6:	4b39      	ldr	r3, [pc, #228]	@ (800ac9c <xTaskResumeAll+0x11c>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	3b01      	subs	r3, #1
 800abbc:	4a37      	ldr	r2, [pc, #220]	@ (800ac9c <xTaskResumeAll+0x11c>)
 800abbe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800abc0:	4b36      	ldr	r3, [pc, #216]	@ (800ac9c <xTaskResumeAll+0x11c>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d162      	bne.n	800ac8e <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800abc8:	4b35      	ldr	r3, [pc, #212]	@ (800aca0 <xTaskResumeAll+0x120>)
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d05e      	beq.n	800ac8e <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800abd0:	e02f      	b.n	800ac32 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abd2:	4b34      	ldr	r3, [pc, #208]	@ (800aca4 <xTaskResumeAll+0x124>)
 800abd4:	68db      	ldr	r3, [r3, #12]
 800abd6:	68db      	ldr	r3, [r3, #12]
 800abd8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	3318      	adds	r3, #24
 800abde:	4618      	mov	r0, r3
 800abe0:	f7fe ff50 	bl	8009a84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	3304      	adds	r3, #4
 800abe8:	4618      	mov	r0, r3
 800abea:	f7fe ff4b 	bl	8009a84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abf2:	4b2d      	ldr	r3, [pc, #180]	@ (800aca8 <xTaskResumeAll+0x128>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d903      	bls.n	800ac02 <xTaskResumeAll+0x82>
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abfe:	4a2a      	ldr	r2, [pc, #168]	@ (800aca8 <xTaskResumeAll+0x128>)
 800ac00:	6013      	str	r3, [r2, #0]
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac06:	4613      	mov	r3, r2
 800ac08:	009b      	lsls	r3, r3, #2
 800ac0a:	4413      	add	r3, r2
 800ac0c:	009b      	lsls	r3, r3, #2
 800ac0e:	4a27      	ldr	r2, [pc, #156]	@ (800acac <xTaskResumeAll+0x12c>)
 800ac10:	441a      	add	r2, r3
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	3304      	adds	r3, #4
 800ac16:	4619      	mov	r1, r3
 800ac18:	4610      	mov	r0, r2
 800ac1a:	f7fe fed6 	bl	80099ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac22:	4b23      	ldr	r3, [pc, #140]	@ (800acb0 <xTaskResumeAll+0x130>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d302      	bcc.n	800ac32 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 800ac2c:	4b21      	ldr	r3, [pc, #132]	@ (800acb4 <xTaskResumeAll+0x134>)
 800ac2e:	2201      	movs	r2, #1
 800ac30:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac32:	4b1c      	ldr	r3, [pc, #112]	@ (800aca4 <xTaskResumeAll+0x124>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d1cb      	bne.n	800abd2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d001      	beq.n	800ac44 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ac40:	f000 fb9a 	bl	800b378 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800ac44:	4b1c      	ldr	r3, [pc, #112]	@ (800acb8 <xTaskResumeAll+0x138>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d010      	beq.n	800ac72 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ac50:	f000 f846 	bl	800ace0 <xTaskIncrementTick>
 800ac54:	4603      	mov	r3, r0
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d002      	beq.n	800ac60 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 800ac5a:	4b16      	ldr	r3, [pc, #88]	@ (800acb4 <xTaskResumeAll+0x134>)
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	3b01      	subs	r3, #1
 800ac64:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d1f1      	bne.n	800ac50 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 800ac6c:	4b12      	ldr	r3, [pc, #72]	@ (800acb8 <xTaskResumeAll+0x138>)
 800ac6e:	2200      	movs	r2, #0
 800ac70:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ac72:	4b10      	ldr	r3, [pc, #64]	@ (800acb4 <xTaskResumeAll+0x134>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d009      	beq.n	800ac8e <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ac7e:	4b0f      	ldr	r3, [pc, #60]	@ (800acbc <xTaskResumeAll+0x13c>)
 800ac80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac84:	601a      	str	r2, [r3, #0]
 800ac86:	f3bf 8f4f 	dsb	sy
 800ac8a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac8e:	f001 f923 	bl	800bed8 <vPortExitCritical>

	return xAlreadyYielded;
 800ac92:	68bb      	ldr	r3, [r7, #8]
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	3710      	adds	r7, #16
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}
 800ac9c:	200016a4 	.word	0x200016a4
 800aca0:	2000167c 	.word	0x2000167c
 800aca4:	2000163c 	.word	0x2000163c
 800aca8:	20001684 	.word	0x20001684
 800acac:	200011ac 	.word	0x200011ac
 800acb0:	200011a8 	.word	0x200011a8
 800acb4:	20001690 	.word	0x20001690
 800acb8:	2000168c 	.word	0x2000168c
 800acbc:	e000ed04 	.word	0xe000ed04

0800acc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800acc0:	b480      	push	{r7}
 800acc2:	b083      	sub	sp, #12
 800acc4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800acc6:	4b05      	ldr	r3, [pc, #20]	@ (800acdc <xTaskGetTickCount+0x1c>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800accc:	687b      	ldr	r3, [r7, #4]
}
 800acce:	4618      	mov	r0, r3
 800acd0:	370c      	adds	r7, #12
 800acd2:	46bd      	mov	sp, r7
 800acd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop
 800acdc:	20001680 	.word	0x20001680

0800ace0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b086      	sub	sp, #24
 800ace4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ace6:	2300      	movs	r3, #0
 800ace8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acea:	4b50      	ldr	r3, [pc, #320]	@ (800ae2c <xTaskIncrementTick+0x14c>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	f040 808c 	bne.w	800ae0c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800acf4:	4b4e      	ldr	r3, [pc, #312]	@ (800ae30 <xTaskIncrementTick+0x150>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	3301      	adds	r3, #1
 800acfa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800acfc:	4a4c      	ldr	r2, [pc, #304]	@ (800ae30 <xTaskIncrementTick+0x150>)
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ad02:	693b      	ldr	r3, [r7, #16]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d123      	bne.n	800ad50 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800ad08:	4b4a      	ldr	r3, [pc, #296]	@ (800ae34 <xTaskIncrementTick+0x154>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d00d      	beq.n	800ad2e <xTaskIncrementTick+0x4e>
	__asm volatile
 800ad12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad16:	b672      	cpsid	i
 800ad18:	f383 8811 	msr	BASEPRI, r3
 800ad1c:	f3bf 8f6f 	isb	sy
 800ad20:	f3bf 8f4f 	dsb	sy
 800ad24:	b662      	cpsie	i
 800ad26:	603b      	str	r3, [r7, #0]
}
 800ad28:	bf00      	nop
 800ad2a:	bf00      	nop
 800ad2c:	e7fd      	b.n	800ad2a <xTaskIncrementTick+0x4a>
 800ad2e:	4b41      	ldr	r3, [pc, #260]	@ (800ae34 <xTaskIncrementTick+0x154>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	60fb      	str	r3, [r7, #12]
 800ad34:	4b40      	ldr	r3, [pc, #256]	@ (800ae38 <xTaskIncrementTick+0x158>)
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	4a3e      	ldr	r2, [pc, #248]	@ (800ae34 <xTaskIncrementTick+0x154>)
 800ad3a:	6013      	str	r3, [r2, #0]
 800ad3c:	4a3e      	ldr	r2, [pc, #248]	@ (800ae38 <xTaskIncrementTick+0x158>)
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	6013      	str	r3, [r2, #0]
 800ad42:	4b3e      	ldr	r3, [pc, #248]	@ (800ae3c <xTaskIncrementTick+0x15c>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	3301      	adds	r3, #1
 800ad48:	4a3c      	ldr	r2, [pc, #240]	@ (800ae3c <xTaskIncrementTick+0x15c>)
 800ad4a:	6013      	str	r3, [r2, #0]
 800ad4c:	f000 fb14 	bl	800b378 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ad50:	4b3b      	ldr	r3, [pc, #236]	@ (800ae40 <xTaskIncrementTick+0x160>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	693a      	ldr	r2, [r7, #16]
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d349      	bcc.n	800adee <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad5a:	4b36      	ldr	r3, [pc, #216]	@ (800ae34 <xTaskIncrementTick+0x154>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d104      	bne.n	800ad6e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad64:	4b36      	ldr	r3, [pc, #216]	@ (800ae40 <xTaskIncrementTick+0x160>)
 800ad66:	f04f 32ff 	mov.w	r2, #4294967295
 800ad6a:	601a      	str	r2, [r3, #0]
					break;
 800ad6c:	e03f      	b.n	800adee <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad6e:	4b31      	ldr	r3, [pc, #196]	@ (800ae34 <xTaskIncrementTick+0x154>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	68db      	ldr	r3, [r3, #12]
 800ad74:	68db      	ldr	r3, [r3, #12]
 800ad76:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ad7e:	693a      	ldr	r2, [r7, #16]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d203      	bcs.n	800ad8e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ad86:	4a2e      	ldr	r2, [pc, #184]	@ (800ae40 <xTaskIncrementTick+0x160>)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ad8c:	e02f      	b.n	800adee <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	3304      	adds	r3, #4
 800ad92:	4618      	mov	r0, r3
 800ad94:	f7fe fe76 	bl	8009a84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d004      	beq.n	800adaa <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	3318      	adds	r3, #24
 800ada4:	4618      	mov	r0, r3
 800ada6:	f7fe fe6d 	bl	8009a84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adae:	4b25      	ldr	r3, [pc, #148]	@ (800ae44 <xTaskIncrementTick+0x164>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d903      	bls.n	800adbe <xTaskIncrementTick+0xde>
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adba:	4a22      	ldr	r2, [pc, #136]	@ (800ae44 <xTaskIncrementTick+0x164>)
 800adbc:	6013      	str	r3, [r2, #0]
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adc2:	4613      	mov	r3, r2
 800adc4:	009b      	lsls	r3, r3, #2
 800adc6:	4413      	add	r3, r2
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	4a1f      	ldr	r2, [pc, #124]	@ (800ae48 <xTaskIncrementTick+0x168>)
 800adcc:	441a      	add	r2, r3
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	3304      	adds	r3, #4
 800add2:	4619      	mov	r1, r3
 800add4:	4610      	mov	r0, r2
 800add6:	f7fe fdf8 	bl	80099ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adde:	4b1b      	ldr	r3, [pc, #108]	@ (800ae4c <xTaskIncrementTick+0x16c>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d3b8      	bcc.n	800ad5a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800ade8:	2301      	movs	r3, #1
 800adea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800adec:	e7b5      	b.n	800ad5a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800adee:	4b17      	ldr	r3, [pc, #92]	@ (800ae4c <xTaskIncrementTick+0x16c>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adf4:	4914      	ldr	r1, [pc, #80]	@ (800ae48 <xTaskIncrementTick+0x168>)
 800adf6:	4613      	mov	r3, r2
 800adf8:	009b      	lsls	r3, r3, #2
 800adfa:	4413      	add	r3, r2
 800adfc:	009b      	lsls	r3, r3, #2
 800adfe:	440b      	add	r3, r1
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	2b01      	cmp	r3, #1
 800ae04:	d907      	bls.n	800ae16 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800ae06:	2301      	movs	r3, #1
 800ae08:	617b      	str	r3, [r7, #20]
 800ae0a:	e004      	b.n	800ae16 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ae0c:	4b10      	ldr	r3, [pc, #64]	@ (800ae50 <xTaskIncrementTick+0x170>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	3301      	adds	r3, #1
 800ae12:	4a0f      	ldr	r2, [pc, #60]	@ (800ae50 <xTaskIncrementTick+0x170>)
 800ae14:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ae16:	4b0f      	ldr	r3, [pc, #60]	@ (800ae54 <xTaskIncrementTick+0x174>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d001      	beq.n	800ae22 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ae22:	697b      	ldr	r3, [r7, #20]
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3718      	adds	r7, #24
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}
 800ae2c:	200016a4 	.word	0x200016a4
 800ae30:	20001680 	.word	0x20001680
 800ae34:	20001634 	.word	0x20001634
 800ae38:	20001638 	.word	0x20001638
 800ae3c:	20001694 	.word	0x20001694
 800ae40:	2000169c 	.word	0x2000169c
 800ae44:	20001684 	.word	0x20001684
 800ae48:	200011ac 	.word	0x200011ac
 800ae4c:	200011a8 	.word	0x200011a8
 800ae50:	2000168c 	.word	0x2000168c
 800ae54:	20001690 	.word	0x20001690

0800ae58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b086      	sub	sp, #24
 800ae5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ae5e:	4b3e      	ldr	r3, [pc, #248]	@ (800af58 <vTaskSwitchContext+0x100>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d003      	beq.n	800ae6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ae66:	4b3d      	ldr	r3, [pc, #244]	@ (800af5c <vTaskSwitchContext+0x104>)
 800ae68:	2201      	movs	r2, #1
 800ae6a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ae6c:	e070      	b.n	800af50 <vTaskSwitchContext+0xf8>
		xYieldPending = pdFALSE;
 800ae6e:	4b3b      	ldr	r3, [pc, #236]	@ (800af5c <vTaskSwitchContext+0x104>)
 800ae70:	2200      	movs	r2, #0
 800ae72:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800ae74:	4b3a      	ldr	r3, [pc, #232]	@ (800af60 <vTaskSwitchContext+0x108>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae7a:	613b      	str	r3, [r7, #16]
 800ae7c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800ae80:	60fb      	str	r3, [r7, #12]
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	68fa      	ldr	r2, [r7, #12]
 800ae88:	429a      	cmp	r2, r3
 800ae8a:	d111      	bne.n	800aeb0 <vTaskSwitchContext+0x58>
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	3304      	adds	r3, #4
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	68fa      	ldr	r2, [r7, #12]
 800ae94:	429a      	cmp	r2, r3
 800ae96:	d10b      	bne.n	800aeb0 <vTaskSwitchContext+0x58>
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	3308      	adds	r3, #8
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d105      	bne.n	800aeb0 <vTaskSwitchContext+0x58>
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	330c      	adds	r3, #12
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	68fa      	ldr	r2, [r7, #12]
 800aeac:	429a      	cmp	r2, r3
 800aeae:	d008      	beq.n	800aec2 <vTaskSwitchContext+0x6a>
 800aeb0:	4b2b      	ldr	r3, [pc, #172]	@ (800af60 <vTaskSwitchContext+0x108>)
 800aeb2:	681a      	ldr	r2, [r3, #0]
 800aeb4:	4b2a      	ldr	r3, [pc, #168]	@ (800af60 <vTaskSwitchContext+0x108>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	3334      	adds	r3, #52	@ 0x34
 800aeba:	4619      	mov	r1, r3
 800aebc:	4610      	mov	r0, r2
 800aebe:	f7f6 fce3 	bl	8001888 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aec2:	4b28      	ldr	r3, [pc, #160]	@ (800af64 <vTaskSwitchContext+0x10c>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	617b      	str	r3, [r7, #20]
 800aec8:	e013      	b.n	800aef2 <vTaskSwitchContext+0x9a>
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d10d      	bne.n	800aeec <vTaskSwitchContext+0x94>
	__asm volatile
 800aed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed4:	b672      	cpsid	i
 800aed6:	f383 8811 	msr	BASEPRI, r3
 800aeda:	f3bf 8f6f 	isb	sy
 800aede:	f3bf 8f4f 	dsb	sy
 800aee2:	b662      	cpsie	i
 800aee4:	607b      	str	r3, [r7, #4]
}
 800aee6:	bf00      	nop
 800aee8:	bf00      	nop
 800aeea:	e7fd      	b.n	800aee8 <vTaskSwitchContext+0x90>
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	3b01      	subs	r3, #1
 800aef0:	617b      	str	r3, [r7, #20]
 800aef2:	491d      	ldr	r1, [pc, #116]	@ (800af68 <vTaskSwitchContext+0x110>)
 800aef4:	697a      	ldr	r2, [r7, #20]
 800aef6:	4613      	mov	r3, r2
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	4413      	add	r3, r2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	440b      	add	r3, r1
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d0e1      	beq.n	800aeca <vTaskSwitchContext+0x72>
 800af06:	697a      	ldr	r2, [r7, #20]
 800af08:	4613      	mov	r3, r2
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	4413      	add	r3, r2
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	4a15      	ldr	r2, [pc, #84]	@ (800af68 <vTaskSwitchContext+0x110>)
 800af12:	4413      	add	r3, r2
 800af14:	60bb      	str	r3, [r7, #8]
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	685a      	ldr	r2, [r3, #4]
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	605a      	str	r2, [r3, #4]
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	685a      	ldr	r2, [r3, #4]
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	3308      	adds	r3, #8
 800af28:	429a      	cmp	r2, r3
 800af2a:	d104      	bne.n	800af36 <vTaskSwitchContext+0xde>
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	685a      	ldr	r2, [r3, #4]
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	605a      	str	r2, [r3, #4]
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	685b      	ldr	r3, [r3, #4]
 800af3a:	68db      	ldr	r3, [r3, #12]
 800af3c:	4a08      	ldr	r2, [pc, #32]	@ (800af60 <vTaskSwitchContext+0x108>)
 800af3e:	6013      	str	r3, [r2, #0]
 800af40:	4a08      	ldr	r2, [pc, #32]	@ (800af64 <vTaskSwitchContext+0x10c>)
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800af46:	4b06      	ldr	r3, [pc, #24]	@ (800af60 <vTaskSwitchContext+0x108>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	3354      	adds	r3, #84	@ 0x54
 800af4c:	4a07      	ldr	r2, [pc, #28]	@ (800af6c <vTaskSwitchContext+0x114>)
 800af4e:	6013      	str	r3, [r2, #0]
}
 800af50:	bf00      	nop
 800af52:	3718      	adds	r7, #24
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}
 800af58:	200016a4 	.word	0x200016a4
 800af5c:	20001690 	.word	0x20001690
 800af60:	200011a8 	.word	0x200011a8
 800af64:	20001684 	.word	0x20001684
 800af68:	200011ac 	.word	0x200011ac
 800af6c:	2000011c 	.word	0x2000011c

0800af70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b084      	sub	sp, #16
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
 800af78:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d10d      	bne.n	800af9c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800af80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af84:	b672      	cpsid	i
 800af86:	f383 8811 	msr	BASEPRI, r3
 800af8a:	f3bf 8f6f 	isb	sy
 800af8e:	f3bf 8f4f 	dsb	sy
 800af92:	b662      	cpsie	i
 800af94:	60fb      	str	r3, [r7, #12]
}
 800af96:	bf00      	nop
 800af98:	bf00      	nop
 800af9a:	e7fd      	b.n	800af98 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800af9c:	4b07      	ldr	r3, [pc, #28]	@ (800afbc <vTaskPlaceOnEventList+0x4c>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	3318      	adds	r3, #24
 800afa2:	4619      	mov	r1, r3
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f7fe fd34 	bl	8009a12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800afaa:	2101      	movs	r1, #1
 800afac:	6838      	ldr	r0, [r7, #0]
 800afae:	f000 fa95 	bl	800b4dc <prvAddCurrentTaskToDelayedList>
}
 800afb2:	bf00      	nop
 800afb4:	3710      	adds	r7, #16
 800afb6:	46bd      	mov	sp, r7
 800afb8:	bd80      	pop	{r7, pc}
 800afba:	bf00      	nop
 800afbc:	200011a8 	.word	0x200011a8

0800afc0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b086      	sub	sp, #24
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	60f8      	str	r0, [r7, #12]
 800afc8:	60b9      	str	r1, [r7, #8]
 800afca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d10d      	bne.n	800afee <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 800afd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afd6:	b672      	cpsid	i
 800afd8:	f383 8811 	msr	BASEPRI, r3
 800afdc:	f3bf 8f6f 	isb	sy
 800afe0:	f3bf 8f4f 	dsb	sy
 800afe4:	b662      	cpsie	i
 800afe6:	617b      	str	r3, [r7, #20]
}
 800afe8:	bf00      	nop
 800afea:	bf00      	nop
 800afec:	e7fd      	b.n	800afea <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800afee:	4b0a      	ldr	r3, [pc, #40]	@ (800b018 <vTaskPlaceOnEventListRestricted+0x58>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	3318      	adds	r3, #24
 800aff4:	4619      	mov	r1, r3
 800aff6:	68f8      	ldr	r0, [r7, #12]
 800aff8:	f7fe fce7 	bl	80099ca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d002      	beq.n	800b008 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 800b002:	f04f 33ff 	mov.w	r3, #4294967295
 800b006:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b008:	6879      	ldr	r1, [r7, #4]
 800b00a:	68b8      	ldr	r0, [r7, #8]
 800b00c:	f000 fa66 	bl	800b4dc <prvAddCurrentTaskToDelayedList>
	}
 800b010:	bf00      	nop
 800b012:	3718      	adds	r7, #24
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}
 800b018:	200011a8 	.word	0x200011a8

0800b01c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b086      	sub	sp, #24
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	68db      	ldr	r3, [r3, #12]
 800b028:	68db      	ldr	r3, [r3, #12]
 800b02a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d10d      	bne.n	800b04e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800b032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b036:	b672      	cpsid	i
 800b038:	f383 8811 	msr	BASEPRI, r3
 800b03c:	f3bf 8f6f 	isb	sy
 800b040:	f3bf 8f4f 	dsb	sy
 800b044:	b662      	cpsie	i
 800b046:	60fb      	str	r3, [r7, #12]
}
 800b048:	bf00      	nop
 800b04a:	bf00      	nop
 800b04c:	e7fd      	b.n	800b04a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	3318      	adds	r3, #24
 800b052:	4618      	mov	r0, r3
 800b054:	f7fe fd16 	bl	8009a84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b058:	4b1d      	ldr	r3, [pc, #116]	@ (800b0d0 <xTaskRemoveFromEventList+0xb4>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d11d      	bne.n	800b09c <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	3304      	adds	r3, #4
 800b064:	4618      	mov	r0, r3
 800b066:	f7fe fd0d 	bl	8009a84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b06a:	693b      	ldr	r3, [r7, #16]
 800b06c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b06e:	4b19      	ldr	r3, [pc, #100]	@ (800b0d4 <xTaskRemoveFromEventList+0xb8>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	429a      	cmp	r2, r3
 800b074:	d903      	bls.n	800b07e <xTaskRemoveFromEventList+0x62>
 800b076:	693b      	ldr	r3, [r7, #16]
 800b078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b07a:	4a16      	ldr	r2, [pc, #88]	@ (800b0d4 <xTaskRemoveFromEventList+0xb8>)
 800b07c:	6013      	str	r3, [r2, #0]
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b082:	4613      	mov	r3, r2
 800b084:	009b      	lsls	r3, r3, #2
 800b086:	4413      	add	r3, r2
 800b088:	009b      	lsls	r3, r3, #2
 800b08a:	4a13      	ldr	r2, [pc, #76]	@ (800b0d8 <xTaskRemoveFromEventList+0xbc>)
 800b08c:	441a      	add	r2, r3
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	3304      	adds	r3, #4
 800b092:	4619      	mov	r1, r3
 800b094:	4610      	mov	r0, r2
 800b096:	f7fe fc98 	bl	80099ca <vListInsertEnd>
 800b09a:	e005      	b.n	800b0a8 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	3318      	adds	r3, #24
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	480e      	ldr	r0, [pc, #56]	@ (800b0dc <xTaskRemoveFromEventList+0xc0>)
 800b0a4:	f7fe fc91 	bl	80099ca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b0a8:	693b      	ldr	r3, [r7, #16]
 800b0aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0ac:	4b0c      	ldr	r3, [pc, #48]	@ (800b0e0 <xTaskRemoveFromEventList+0xc4>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0b2:	429a      	cmp	r2, r3
 800b0b4:	d905      	bls.n	800b0c2 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b0ba:	4b0a      	ldr	r3, [pc, #40]	@ (800b0e4 <xTaskRemoveFromEventList+0xc8>)
 800b0bc:	2201      	movs	r2, #1
 800b0be:	601a      	str	r2, [r3, #0]
 800b0c0:	e001      	b.n	800b0c6 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b0c6:	697b      	ldr	r3, [r7, #20]
}
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3718      	adds	r7, #24
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}
 800b0d0:	200016a4 	.word	0x200016a4
 800b0d4:	20001684 	.word	0x20001684
 800b0d8:	200011ac 	.word	0x200011ac
 800b0dc:	2000163c 	.word	0x2000163c
 800b0e0:	200011a8 	.word	0x200011a8
 800b0e4:	20001690 	.word	0x20001690

0800b0e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b083      	sub	sp, #12
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b0f0:	4b06      	ldr	r3, [pc, #24]	@ (800b10c <vTaskInternalSetTimeOutState+0x24>)
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b0f8:	4b05      	ldr	r3, [pc, #20]	@ (800b110 <vTaskInternalSetTimeOutState+0x28>)
 800b0fa:	681a      	ldr	r2, [r3, #0]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	605a      	str	r2, [r3, #4]
}
 800b100:	bf00      	nop
 800b102:	370c      	adds	r7, #12
 800b104:	46bd      	mov	sp, r7
 800b106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10a:	4770      	bx	lr
 800b10c:	20001694 	.word	0x20001694
 800b110:	20001680 	.word	0x20001680

0800b114 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b088      	sub	sp, #32
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
 800b11c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d10d      	bne.n	800b140 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800b124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b128:	b672      	cpsid	i
 800b12a:	f383 8811 	msr	BASEPRI, r3
 800b12e:	f3bf 8f6f 	isb	sy
 800b132:	f3bf 8f4f 	dsb	sy
 800b136:	b662      	cpsie	i
 800b138:	613b      	str	r3, [r7, #16]
}
 800b13a:	bf00      	nop
 800b13c:	bf00      	nop
 800b13e:	e7fd      	b.n	800b13c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d10d      	bne.n	800b162 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800b146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b14a:	b672      	cpsid	i
 800b14c:	f383 8811 	msr	BASEPRI, r3
 800b150:	f3bf 8f6f 	isb	sy
 800b154:	f3bf 8f4f 	dsb	sy
 800b158:	b662      	cpsie	i
 800b15a:	60fb      	str	r3, [r7, #12]
}
 800b15c:	bf00      	nop
 800b15e:	bf00      	nop
 800b160:	e7fd      	b.n	800b15e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800b162:	f000 fe83 	bl	800be6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b166:	4b1d      	ldr	r3, [pc, #116]	@ (800b1dc <xTaskCheckForTimeOut+0xc8>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	69ba      	ldr	r2, [r7, #24]
 800b172:	1ad3      	subs	r3, r2, r3
 800b174:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b17e:	d102      	bne.n	800b186 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b180:	2300      	movs	r3, #0
 800b182:	61fb      	str	r3, [r7, #28]
 800b184:	e023      	b.n	800b1ce <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	4b15      	ldr	r3, [pc, #84]	@ (800b1e0 <xTaskCheckForTimeOut+0xcc>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	429a      	cmp	r2, r3
 800b190:	d007      	beq.n	800b1a2 <xTaskCheckForTimeOut+0x8e>
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	69ba      	ldr	r2, [r7, #24]
 800b198:	429a      	cmp	r2, r3
 800b19a:	d302      	bcc.n	800b1a2 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b19c:	2301      	movs	r3, #1
 800b19e:	61fb      	str	r3, [r7, #28]
 800b1a0:	e015      	b.n	800b1ce <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	697a      	ldr	r2, [r7, #20]
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d20b      	bcs.n	800b1c4 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	681a      	ldr	r2, [r3, #0]
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	1ad2      	subs	r2, r2, r3
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f7ff ff95 	bl	800b0e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	61fb      	str	r3, [r7, #28]
 800b1c2:	e004      	b.n	800b1ce <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b1ce:	f000 fe83 	bl	800bed8 <vPortExitCritical>

	return xReturn;
 800b1d2:	69fb      	ldr	r3, [r7, #28]
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3720      	adds	r7, #32
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}
 800b1dc:	20001680 	.word	0x20001680
 800b1e0:	20001694 	.word	0x20001694

0800b1e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b1e8:	4b03      	ldr	r3, [pc, #12]	@ (800b1f8 <vTaskMissedYield+0x14>)
 800b1ea:	2201      	movs	r2, #1
 800b1ec:	601a      	str	r2, [r3, #0]
}
 800b1ee:	bf00      	nop
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f6:	4770      	bx	lr
 800b1f8:	20001690 	.word	0x20001690

0800b1fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b082      	sub	sp, #8
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b204:	f000 f852 	bl	800b2ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b208:	4b06      	ldr	r3, [pc, #24]	@ (800b224 <prvIdleTask+0x28>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	d9f9      	bls.n	800b204 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b210:	4b05      	ldr	r3, [pc, #20]	@ (800b228 <prvIdleTask+0x2c>)
 800b212:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b216:	601a      	str	r2, [r3, #0]
 800b218:	f3bf 8f4f 	dsb	sy
 800b21c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b220:	e7f0      	b.n	800b204 <prvIdleTask+0x8>
 800b222:	bf00      	nop
 800b224:	200011ac 	.word	0x200011ac
 800b228:	e000ed04 	.word	0xe000ed04

0800b22c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b082      	sub	sp, #8
 800b230:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b232:	2300      	movs	r3, #0
 800b234:	607b      	str	r3, [r7, #4]
 800b236:	e00c      	b.n	800b252 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	4613      	mov	r3, r2
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	4413      	add	r3, r2
 800b240:	009b      	lsls	r3, r3, #2
 800b242:	4a12      	ldr	r2, [pc, #72]	@ (800b28c <prvInitialiseTaskLists+0x60>)
 800b244:	4413      	add	r3, r2
 800b246:	4618      	mov	r0, r3
 800b248:	f7fe fb92 	bl	8009970 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	3301      	adds	r3, #1
 800b250:	607b      	str	r3, [r7, #4]
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2b37      	cmp	r3, #55	@ 0x37
 800b256:	d9ef      	bls.n	800b238 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b258:	480d      	ldr	r0, [pc, #52]	@ (800b290 <prvInitialiseTaskLists+0x64>)
 800b25a:	f7fe fb89 	bl	8009970 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b25e:	480d      	ldr	r0, [pc, #52]	@ (800b294 <prvInitialiseTaskLists+0x68>)
 800b260:	f7fe fb86 	bl	8009970 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b264:	480c      	ldr	r0, [pc, #48]	@ (800b298 <prvInitialiseTaskLists+0x6c>)
 800b266:	f7fe fb83 	bl	8009970 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b26a:	480c      	ldr	r0, [pc, #48]	@ (800b29c <prvInitialiseTaskLists+0x70>)
 800b26c:	f7fe fb80 	bl	8009970 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b270:	480b      	ldr	r0, [pc, #44]	@ (800b2a0 <prvInitialiseTaskLists+0x74>)
 800b272:	f7fe fb7d 	bl	8009970 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b276:	4b0b      	ldr	r3, [pc, #44]	@ (800b2a4 <prvInitialiseTaskLists+0x78>)
 800b278:	4a05      	ldr	r2, [pc, #20]	@ (800b290 <prvInitialiseTaskLists+0x64>)
 800b27a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b27c:	4b0a      	ldr	r3, [pc, #40]	@ (800b2a8 <prvInitialiseTaskLists+0x7c>)
 800b27e:	4a05      	ldr	r2, [pc, #20]	@ (800b294 <prvInitialiseTaskLists+0x68>)
 800b280:	601a      	str	r2, [r3, #0]
}
 800b282:	bf00      	nop
 800b284:	3708      	adds	r7, #8
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}
 800b28a:	bf00      	nop
 800b28c:	200011ac 	.word	0x200011ac
 800b290:	2000160c 	.word	0x2000160c
 800b294:	20001620 	.word	0x20001620
 800b298:	2000163c 	.word	0x2000163c
 800b29c:	20001650 	.word	0x20001650
 800b2a0:	20001668 	.word	0x20001668
 800b2a4:	20001634 	.word	0x20001634
 800b2a8:	20001638 	.word	0x20001638

0800b2ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b082      	sub	sp, #8
 800b2b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b2b2:	e019      	b.n	800b2e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b2b4:	f000 fdda 	bl	800be6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2b8:	4b10      	ldr	r3, [pc, #64]	@ (800b2fc <prvCheckTasksWaitingTermination+0x50>)
 800b2ba:	68db      	ldr	r3, [r3, #12]
 800b2bc:	68db      	ldr	r3, [r3, #12]
 800b2be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	3304      	adds	r3, #4
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	f7fe fbdd 	bl	8009a84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b2ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b300 <prvCheckTasksWaitingTermination+0x54>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	3b01      	subs	r3, #1
 800b2d0:	4a0b      	ldr	r2, [pc, #44]	@ (800b300 <prvCheckTasksWaitingTermination+0x54>)
 800b2d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b2d4:	4b0b      	ldr	r3, [pc, #44]	@ (800b304 <prvCheckTasksWaitingTermination+0x58>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	3b01      	subs	r3, #1
 800b2da:	4a0a      	ldr	r2, [pc, #40]	@ (800b304 <prvCheckTasksWaitingTermination+0x58>)
 800b2dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b2de:	f000 fdfb 	bl	800bed8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b2e2:	6878      	ldr	r0, [r7, #4]
 800b2e4:	f000 f810 	bl	800b308 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b2e8:	4b06      	ldr	r3, [pc, #24]	@ (800b304 <prvCheckTasksWaitingTermination+0x58>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d1e1      	bne.n	800b2b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b2f0:	bf00      	nop
 800b2f2:	bf00      	nop
 800b2f4:	3708      	adds	r7, #8
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}
 800b2fa:	bf00      	nop
 800b2fc:	20001650 	.word	0x20001650
 800b300:	2000167c 	.word	0x2000167c
 800b304:	20001664 	.word	0x20001664

0800b308 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b084      	sub	sp, #16
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	3354      	adds	r3, #84	@ 0x54
 800b314:	4618      	mov	r0, r3
 800b316:	f003 f9ed 	bl	800e6f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b320:	2b00      	cmp	r3, #0
 800b322:	d108      	bne.n	800b336 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b328:	4618      	mov	r0, r3
 800b32a:	f000 ff9b 	bl	800c264 <vPortFree>
				vPortFree( pxTCB );
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	f000 ff98 	bl	800c264 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b334:	e01b      	b.n	800b36e <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b33c:	2b01      	cmp	r3, #1
 800b33e:	d103      	bne.n	800b348 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f000 ff8f 	bl	800c264 <vPortFree>
	}
 800b346:	e012      	b.n	800b36e <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b34e:	2b02      	cmp	r3, #2
 800b350:	d00d      	beq.n	800b36e <prvDeleteTCB+0x66>
	__asm volatile
 800b352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b356:	b672      	cpsid	i
 800b358:	f383 8811 	msr	BASEPRI, r3
 800b35c:	f3bf 8f6f 	isb	sy
 800b360:	f3bf 8f4f 	dsb	sy
 800b364:	b662      	cpsie	i
 800b366:	60fb      	str	r3, [r7, #12]
}
 800b368:	bf00      	nop
 800b36a:	bf00      	nop
 800b36c:	e7fd      	b.n	800b36a <prvDeleteTCB+0x62>
	}
 800b36e:	bf00      	nop
 800b370:	3710      	adds	r7, #16
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
	...

0800b378 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b378:	b480      	push	{r7}
 800b37a:	b083      	sub	sp, #12
 800b37c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b37e:	4b0c      	ldr	r3, [pc, #48]	@ (800b3b0 <prvResetNextTaskUnblockTime+0x38>)
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d104      	bne.n	800b392 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b388:	4b0a      	ldr	r3, [pc, #40]	@ (800b3b4 <prvResetNextTaskUnblockTime+0x3c>)
 800b38a:	f04f 32ff 	mov.w	r2, #4294967295
 800b38e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b390:	e008      	b.n	800b3a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b392:	4b07      	ldr	r3, [pc, #28]	@ (800b3b0 <prvResetNextTaskUnblockTime+0x38>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	68db      	ldr	r3, [r3, #12]
 800b398:	68db      	ldr	r3, [r3, #12]
 800b39a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	685b      	ldr	r3, [r3, #4]
 800b3a0:	4a04      	ldr	r2, [pc, #16]	@ (800b3b4 <prvResetNextTaskUnblockTime+0x3c>)
 800b3a2:	6013      	str	r3, [r2, #0]
}
 800b3a4:	bf00      	nop
 800b3a6:	370c      	adds	r7, #12
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ae:	4770      	bx	lr
 800b3b0:	20001634 	.word	0x20001634
 800b3b4:	2000169c 	.word	0x2000169c

0800b3b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b3b8:	b480      	push	{r7}
 800b3ba:	b083      	sub	sp, #12
 800b3bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b3be:	4b0b      	ldr	r3, [pc, #44]	@ (800b3ec <xTaskGetSchedulerState+0x34>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d102      	bne.n	800b3cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	607b      	str	r3, [r7, #4]
 800b3ca:	e008      	b.n	800b3de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3cc:	4b08      	ldr	r3, [pc, #32]	@ (800b3f0 <xTaskGetSchedulerState+0x38>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d102      	bne.n	800b3da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b3d4:	2302      	movs	r3, #2
 800b3d6:	607b      	str	r3, [r7, #4]
 800b3d8:	e001      	b.n	800b3de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b3de:	687b      	ldr	r3, [r7, #4]
	}
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	370c      	adds	r7, #12
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr
 800b3ec:	20001688 	.word	0x20001688
 800b3f0:	200016a4 	.word	0x200016a4

0800b3f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b086      	sub	sp, #24
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b400:	2300      	movs	r3, #0
 800b402:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d05c      	beq.n	800b4c4 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b40a:	4b31      	ldr	r3, [pc, #196]	@ (800b4d0 <xTaskPriorityDisinherit+0xdc>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	693a      	ldr	r2, [r7, #16]
 800b410:	429a      	cmp	r2, r3
 800b412:	d00d      	beq.n	800b430 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800b414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b418:	b672      	cpsid	i
 800b41a:	f383 8811 	msr	BASEPRI, r3
 800b41e:	f3bf 8f6f 	isb	sy
 800b422:	f3bf 8f4f 	dsb	sy
 800b426:	b662      	cpsie	i
 800b428:	60fb      	str	r3, [r7, #12]
}
 800b42a:	bf00      	nop
 800b42c:	bf00      	nop
 800b42e:	e7fd      	b.n	800b42c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800b430:	693b      	ldr	r3, [r7, #16]
 800b432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b434:	2b00      	cmp	r3, #0
 800b436:	d10d      	bne.n	800b454 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800b438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b43c:	b672      	cpsid	i
 800b43e:	f383 8811 	msr	BASEPRI, r3
 800b442:	f3bf 8f6f 	isb	sy
 800b446:	f3bf 8f4f 	dsb	sy
 800b44a:	b662      	cpsie	i
 800b44c:	60bb      	str	r3, [r7, #8]
}
 800b44e:	bf00      	nop
 800b450:	bf00      	nop
 800b452:	e7fd      	b.n	800b450 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b458:	1e5a      	subs	r2, r3, #1
 800b45a:	693b      	ldr	r3, [r7, #16]
 800b45c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b45e:	693b      	ldr	r3, [r7, #16]
 800b460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b466:	429a      	cmp	r2, r3
 800b468:	d02c      	beq.n	800b4c4 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b46a:	693b      	ldr	r3, [r7, #16]
 800b46c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d128      	bne.n	800b4c4 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	3304      	adds	r3, #4
 800b476:	4618      	mov	r0, r3
 800b478:	f7fe fb04 	bl	8009a84 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b47c:	693b      	ldr	r3, [r7, #16]
 800b47e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b480:	693b      	ldr	r3, [r7, #16]
 800b482:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b484:	693b      	ldr	r3, [r7, #16]
 800b486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b488:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b48c:	693b      	ldr	r3, [r7, #16]
 800b48e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b490:	693b      	ldr	r3, [r7, #16]
 800b492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b494:	4b0f      	ldr	r3, [pc, #60]	@ (800b4d4 <xTaskPriorityDisinherit+0xe0>)
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	429a      	cmp	r2, r3
 800b49a:	d903      	bls.n	800b4a4 <xTaskPriorityDisinherit+0xb0>
 800b49c:	693b      	ldr	r3, [r7, #16]
 800b49e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4a0:	4a0c      	ldr	r2, [pc, #48]	@ (800b4d4 <xTaskPriorityDisinherit+0xe0>)
 800b4a2:	6013      	str	r3, [r2, #0]
 800b4a4:	693b      	ldr	r3, [r7, #16]
 800b4a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4a8:	4613      	mov	r3, r2
 800b4aa:	009b      	lsls	r3, r3, #2
 800b4ac:	4413      	add	r3, r2
 800b4ae:	009b      	lsls	r3, r3, #2
 800b4b0:	4a09      	ldr	r2, [pc, #36]	@ (800b4d8 <xTaskPriorityDisinherit+0xe4>)
 800b4b2:	441a      	add	r2, r3
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	3304      	adds	r3, #4
 800b4b8:	4619      	mov	r1, r3
 800b4ba:	4610      	mov	r0, r2
 800b4bc:	f7fe fa85 	bl	80099ca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b4c4:	697b      	ldr	r3, [r7, #20]
	}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3718      	adds	r7, #24
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
 800b4ce:	bf00      	nop
 800b4d0:	200011a8 	.word	0x200011a8
 800b4d4:	20001684 	.word	0x20001684
 800b4d8:	200011ac 	.word	0x200011ac

0800b4dc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b084      	sub	sp, #16
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b4e6:	4b21      	ldr	r3, [pc, #132]	@ (800b56c <prvAddCurrentTaskToDelayedList+0x90>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b4ec:	4b20      	ldr	r3, [pc, #128]	@ (800b570 <prvAddCurrentTaskToDelayedList+0x94>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	3304      	adds	r3, #4
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7fe fac6 	bl	8009a84 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4fe:	d10a      	bne.n	800b516 <prvAddCurrentTaskToDelayedList+0x3a>
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d007      	beq.n	800b516 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b506:	4b1a      	ldr	r3, [pc, #104]	@ (800b570 <prvAddCurrentTaskToDelayedList+0x94>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	3304      	adds	r3, #4
 800b50c:	4619      	mov	r1, r3
 800b50e:	4819      	ldr	r0, [pc, #100]	@ (800b574 <prvAddCurrentTaskToDelayedList+0x98>)
 800b510:	f7fe fa5b 	bl	80099ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b514:	e026      	b.n	800b564 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b516:	68fa      	ldr	r2, [r7, #12]
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	4413      	add	r3, r2
 800b51c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b51e:	4b14      	ldr	r3, [pc, #80]	@ (800b570 <prvAddCurrentTaskToDelayedList+0x94>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	68ba      	ldr	r2, [r7, #8]
 800b524:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b526:	68ba      	ldr	r2, [r7, #8]
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	429a      	cmp	r2, r3
 800b52c:	d209      	bcs.n	800b542 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b52e:	4b12      	ldr	r3, [pc, #72]	@ (800b578 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b530:	681a      	ldr	r2, [r3, #0]
 800b532:	4b0f      	ldr	r3, [pc, #60]	@ (800b570 <prvAddCurrentTaskToDelayedList+0x94>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	3304      	adds	r3, #4
 800b538:	4619      	mov	r1, r3
 800b53a:	4610      	mov	r0, r2
 800b53c:	f7fe fa69 	bl	8009a12 <vListInsert>
}
 800b540:	e010      	b.n	800b564 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b542:	4b0e      	ldr	r3, [pc, #56]	@ (800b57c <prvAddCurrentTaskToDelayedList+0xa0>)
 800b544:	681a      	ldr	r2, [r3, #0]
 800b546:	4b0a      	ldr	r3, [pc, #40]	@ (800b570 <prvAddCurrentTaskToDelayedList+0x94>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	3304      	adds	r3, #4
 800b54c:	4619      	mov	r1, r3
 800b54e:	4610      	mov	r0, r2
 800b550:	f7fe fa5f 	bl	8009a12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b554:	4b0a      	ldr	r3, [pc, #40]	@ (800b580 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	68ba      	ldr	r2, [r7, #8]
 800b55a:	429a      	cmp	r2, r3
 800b55c:	d202      	bcs.n	800b564 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b55e:	4a08      	ldr	r2, [pc, #32]	@ (800b580 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	6013      	str	r3, [r2, #0]
}
 800b564:	bf00      	nop
 800b566:	3710      	adds	r7, #16
 800b568:	46bd      	mov	sp, r7
 800b56a:	bd80      	pop	{r7, pc}
 800b56c:	20001680 	.word	0x20001680
 800b570:	200011a8 	.word	0x200011a8
 800b574:	20001668 	.word	0x20001668
 800b578:	20001638 	.word	0x20001638
 800b57c:	20001634 	.word	0x20001634
 800b580:	2000169c 	.word	0x2000169c

0800b584 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b08a      	sub	sp, #40	@ 0x28
 800b588:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b58a:	2300      	movs	r3, #0
 800b58c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b58e:	f000 fb21 	bl	800bbd4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b592:	4b1e      	ldr	r3, [pc, #120]	@ (800b60c <xTimerCreateTimerTask+0x88>)
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d021      	beq.n	800b5de <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b59a:	2300      	movs	r3, #0
 800b59c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b5a2:	1d3a      	adds	r2, r7, #4
 800b5a4:	f107 0108 	add.w	r1, r7, #8
 800b5a8:	f107 030c 	add.w	r3, r7, #12
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	f7fe f9c5 	bl	800993c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b5b2:	6879      	ldr	r1, [r7, #4]
 800b5b4:	68bb      	ldr	r3, [r7, #8]
 800b5b6:	68fa      	ldr	r2, [r7, #12]
 800b5b8:	9202      	str	r2, [sp, #8]
 800b5ba:	9301      	str	r3, [sp, #4]
 800b5bc:	2302      	movs	r3, #2
 800b5be:	9300      	str	r3, [sp, #0]
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	460a      	mov	r2, r1
 800b5c4:	4912      	ldr	r1, [pc, #72]	@ (800b610 <xTimerCreateTimerTask+0x8c>)
 800b5c6:	4813      	ldr	r0, [pc, #76]	@ (800b614 <xTimerCreateTimerTask+0x90>)
 800b5c8:	f7fe ffa0 	bl	800a50c <xTaskCreateStatic>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	4a12      	ldr	r2, [pc, #72]	@ (800b618 <xTimerCreateTimerTask+0x94>)
 800b5d0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b5d2:	4b11      	ldr	r3, [pc, #68]	@ (800b618 <xTimerCreateTimerTask+0x94>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d001      	beq.n	800b5de <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b5da:	2301      	movs	r3, #1
 800b5dc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d10d      	bne.n	800b600 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 800b5e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5e8:	b672      	cpsid	i
 800b5ea:	f383 8811 	msr	BASEPRI, r3
 800b5ee:	f3bf 8f6f 	isb	sy
 800b5f2:	f3bf 8f4f 	dsb	sy
 800b5f6:	b662      	cpsie	i
 800b5f8:	613b      	str	r3, [r7, #16]
}
 800b5fa:	bf00      	nop
 800b5fc:	bf00      	nop
 800b5fe:	e7fd      	b.n	800b5fc <xTimerCreateTimerTask+0x78>
	return xReturn;
 800b600:	697b      	ldr	r3, [r7, #20]
}
 800b602:	4618      	mov	r0, r3
 800b604:	3718      	adds	r7, #24
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}
 800b60a:	bf00      	nop
 800b60c:	200016d8 	.word	0x200016d8
 800b610:	080104b0 	.word	0x080104b0
 800b614:	0800b75d 	.word	0x0800b75d
 800b618:	200016dc 	.word	0x200016dc

0800b61c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b08a      	sub	sp, #40	@ 0x28
 800b620:	af00      	add	r7, sp, #0
 800b622:	60f8      	str	r0, [r7, #12]
 800b624:	60b9      	str	r1, [r7, #8]
 800b626:	607a      	str	r2, [r7, #4]
 800b628:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b62a:	2300      	movs	r3, #0
 800b62c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d10d      	bne.n	800b650 <xTimerGenericCommand+0x34>
	__asm volatile
 800b634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b638:	b672      	cpsid	i
 800b63a:	f383 8811 	msr	BASEPRI, r3
 800b63e:	f3bf 8f6f 	isb	sy
 800b642:	f3bf 8f4f 	dsb	sy
 800b646:	b662      	cpsie	i
 800b648:	623b      	str	r3, [r7, #32]
}
 800b64a:	bf00      	nop
 800b64c:	bf00      	nop
 800b64e:	e7fd      	b.n	800b64c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b650:	4b19      	ldr	r3, [pc, #100]	@ (800b6b8 <xTimerGenericCommand+0x9c>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d02a      	beq.n	800b6ae <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	2b05      	cmp	r3, #5
 800b668:	dc18      	bgt.n	800b69c <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b66a:	f7ff fea5 	bl	800b3b8 <xTaskGetSchedulerState>
 800b66e:	4603      	mov	r3, r0
 800b670:	2b02      	cmp	r3, #2
 800b672:	d109      	bne.n	800b688 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b674:	4b10      	ldr	r3, [pc, #64]	@ (800b6b8 <xTimerGenericCommand+0x9c>)
 800b676:	6818      	ldr	r0, [r3, #0]
 800b678:	f107 0110 	add.w	r1, r7, #16
 800b67c:	2300      	movs	r3, #0
 800b67e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b680:	f7fe fb40 	bl	8009d04 <xQueueGenericSend>
 800b684:	6278      	str	r0, [r7, #36]	@ 0x24
 800b686:	e012      	b.n	800b6ae <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b688:	4b0b      	ldr	r3, [pc, #44]	@ (800b6b8 <xTimerGenericCommand+0x9c>)
 800b68a:	6818      	ldr	r0, [r3, #0]
 800b68c:	f107 0110 	add.w	r1, r7, #16
 800b690:	2300      	movs	r3, #0
 800b692:	2200      	movs	r2, #0
 800b694:	f7fe fb36 	bl	8009d04 <xQueueGenericSend>
 800b698:	6278      	str	r0, [r7, #36]	@ 0x24
 800b69a:	e008      	b.n	800b6ae <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b69c:	4b06      	ldr	r3, [pc, #24]	@ (800b6b8 <xTimerGenericCommand+0x9c>)
 800b69e:	6818      	ldr	r0, [r3, #0]
 800b6a0:	f107 0110 	add.w	r1, r7, #16
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	683a      	ldr	r2, [r7, #0]
 800b6a8:	f7fe fc36 	bl	8009f18 <xQueueGenericSendFromISR>
 800b6ac:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3728      	adds	r7, #40	@ 0x28
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}
 800b6b8:	200016d8 	.word	0x200016d8

0800b6bc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b088      	sub	sp, #32
 800b6c0:	af02      	add	r7, sp, #8
 800b6c2:	6078      	str	r0, [r7, #4]
 800b6c4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6c6:	4b24      	ldr	r3, [pc, #144]	@ (800b758 <prvProcessExpiredTimer+0x9c>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	68db      	ldr	r3, [r3, #12]
 800b6cc:	68db      	ldr	r3, [r3, #12]
 800b6ce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	3304      	adds	r3, #4
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f7fe f9d5 	bl	8009a84 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6e0:	f003 0304 	and.w	r3, r3, #4
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d025      	beq.n	800b734 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	699a      	ldr	r2, [r3, #24]
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	18d1      	adds	r1, r2, r3
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	683a      	ldr	r2, [r7, #0]
 800b6f4:	6978      	ldr	r0, [r7, #20]
 800b6f6:	f000 f8d7 	bl	800b8a8 <prvInsertTimerInActiveList>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d022      	beq.n	800b746 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b700:	2300      	movs	r3, #0
 800b702:	9300      	str	r3, [sp, #0]
 800b704:	2300      	movs	r3, #0
 800b706:	687a      	ldr	r2, [r7, #4]
 800b708:	2100      	movs	r1, #0
 800b70a:	6978      	ldr	r0, [r7, #20]
 800b70c:	f7ff ff86 	bl	800b61c <xTimerGenericCommand>
 800b710:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d116      	bne.n	800b746 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 800b718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71c:	b672      	cpsid	i
 800b71e:	f383 8811 	msr	BASEPRI, r3
 800b722:	f3bf 8f6f 	isb	sy
 800b726:	f3bf 8f4f 	dsb	sy
 800b72a:	b662      	cpsie	i
 800b72c:	60fb      	str	r3, [r7, #12]
}
 800b72e:	bf00      	nop
 800b730:	bf00      	nop
 800b732:	e7fd      	b.n	800b730 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b73a:	f023 0301 	bic.w	r3, r3, #1
 800b73e:	b2da      	uxtb	r2, r3
 800b740:	697b      	ldr	r3, [r7, #20]
 800b742:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b746:	697b      	ldr	r3, [r7, #20]
 800b748:	6a1b      	ldr	r3, [r3, #32]
 800b74a:	6978      	ldr	r0, [r7, #20]
 800b74c:	4798      	blx	r3
}
 800b74e:	bf00      	nop
 800b750:	3718      	adds	r7, #24
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}
 800b756:	bf00      	nop
 800b758:	200016d0 	.word	0x200016d0

0800b75c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b084      	sub	sp, #16
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b764:	f107 0308 	add.w	r3, r7, #8
 800b768:	4618      	mov	r0, r3
 800b76a:	f000 f859 	bl	800b820 <prvGetNextExpireTime>
 800b76e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	4619      	mov	r1, r3
 800b774:	68f8      	ldr	r0, [r7, #12]
 800b776:	f000 f805 	bl	800b784 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b77a:	f000 f8d7 	bl	800b92c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b77e:	bf00      	nop
 800b780:	e7f0      	b.n	800b764 <prvTimerTask+0x8>
	...

0800b784 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b084      	sub	sp, #16
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
 800b78c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b78e:	f7ff f9e9 	bl	800ab64 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b792:	f107 0308 	add.w	r3, r7, #8
 800b796:	4618      	mov	r0, r3
 800b798:	f000 f866 	bl	800b868 <prvSampleTimeNow>
 800b79c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d130      	bne.n	800b806 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d10a      	bne.n	800b7c0 <prvProcessTimerOrBlockTask+0x3c>
 800b7aa:	687a      	ldr	r2, [r7, #4]
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	429a      	cmp	r2, r3
 800b7b0:	d806      	bhi.n	800b7c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b7b2:	f7ff f9e5 	bl	800ab80 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b7b6:	68f9      	ldr	r1, [r7, #12]
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f7ff ff7f 	bl	800b6bc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b7be:	e024      	b.n	800b80a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d008      	beq.n	800b7d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b7c6:	4b13      	ldr	r3, [pc, #76]	@ (800b814 <prvProcessTimerOrBlockTask+0x90>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d101      	bne.n	800b7d4 <prvProcessTimerOrBlockTask+0x50>
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	e000      	b.n	800b7d6 <prvProcessTimerOrBlockTask+0x52>
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b7d8:	4b0f      	ldr	r3, [pc, #60]	@ (800b818 <prvProcessTimerOrBlockTask+0x94>)
 800b7da:	6818      	ldr	r0, [r3, #0]
 800b7dc:	687a      	ldr	r2, [r7, #4]
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	1ad3      	subs	r3, r2, r3
 800b7e2:	683a      	ldr	r2, [r7, #0]
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	f7fe fe5d 	bl	800a4a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b7ea:	f7ff f9c9 	bl	800ab80 <xTaskResumeAll>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d10a      	bne.n	800b80a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b7f4:	4b09      	ldr	r3, [pc, #36]	@ (800b81c <prvProcessTimerOrBlockTask+0x98>)
 800b7f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7fa:	601a      	str	r2, [r3, #0]
 800b7fc:	f3bf 8f4f 	dsb	sy
 800b800:	f3bf 8f6f 	isb	sy
}
 800b804:	e001      	b.n	800b80a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b806:	f7ff f9bb 	bl	800ab80 <xTaskResumeAll>
}
 800b80a:	bf00      	nop
 800b80c:	3710      	adds	r7, #16
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
 800b812:	bf00      	nop
 800b814:	200016d4 	.word	0x200016d4
 800b818:	200016d8 	.word	0x200016d8
 800b81c:	e000ed04 	.word	0xe000ed04

0800b820 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b820:	b480      	push	{r7}
 800b822:	b085      	sub	sp, #20
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b828:	4b0e      	ldr	r3, [pc, #56]	@ (800b864 <prvGetNextExpireTime+0x44>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d101      	bne.n	800b836 <prvGetNextExpireTime+0x16>
 800b832:	2201      	movs	r2, #1
 800b834:	e000      	b.n	800b838 <prvGetNextExpireTime+0x18>
 800b836:	2200      	movs	r2, #0
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d105      	bne.n	800b850 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b844:	4b07      	ldr	r3, [pc, #28]	@ (800b864 <prvGetNextExpireTime+0x44>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	68db      	ldr	r3, [r3, #12]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	60fb      	str	r3, [r7, #12]
 800b84e:	e001      	b.n	800b854 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b850:	2300      	movs	r3, #0
 800b852:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b854:	68fb      	ldr	r3, [r7, #12]
}
 800b856:	4618      	mov	r0, r3
 800b858:	3714      	adds	r7, #20
 800b85a:	46bd      	mov	sp, r7
 800b85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b860:	4770      	bx	lr
 800b862:	bf00      	nop
 800b864:	200016d0 	.word	0x200016d0

0800b868 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b084      	sub	sp, #16
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b870:	f7ff fa26 	bl	800acc0 <xTaskGetTickCount>
 800b874:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b876:	4b0b      	ldr	r3, [pc, #44]	@ (800b8a4 <prvSampleTimeNow+0x3c>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	68fa      	ldr	r2, [r7, #12]
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d205      	bcs.n	800b88c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b880:	f000 f940 	bl	800bb04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2201      	movs	r2, #1
 800b888:	601a      	str	r2, [r3, #0]
 800b88a:	e002      	b.n	800b892 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2200      	movs	r2, #0
 800b890:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b892:	4a04      	ldr	r2, [pc, #16]	@ (800b8a4 <prvSampleTimeNow+0x3c>)
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b898:	68fb      	ldr	r3, [r7, #12]
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3710      	adds	r7, #16
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}
 800b8a2:	bf00      	nop
 800b8a4:	200016e0 	.word	0x200016e0

0800b8a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b086      	sub	sp, #24
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	60f8      	str	r0, [r7, #12]
 800b8b0:	60b9      	str	r1, [r7, #8]
 800b8b2:	607a      	str	r2, [r7, #4]
 800b8b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	68ba      	ldr	r2, [r7, #8]
 800b8be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	68fa      	ldr	r2, [r7, #12]
 800b8c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b8c6:	68ba      	ldr	r2, [r7, #8]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	429a      	cmp	r2, r3
 800b8cc:	d812      	bhi.n	800b8f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8ce:	687a      	ldr	r2, [r7, #4]
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	1ad2      	subs	r2, r2, r3
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	699b      	ldr	r3, [r3, #24]
 800b8d8:	429a      	cmp	r2, r3
 800b8da:	d302      	bcc.n	800b8e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b8dc:	2301      	movs	r3, #1
 800b8de:	617b      	str	r3, [r7, #20]
 800b8e0:	e01b      	b.n	800b91a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b8e2:	4b10      	ldr	r3, [pc, #64]	@ (800b924 <prvInsertTimerInActiveList+0x7c>)
 800b8e4:	681a      	ldr	r2, [r3, #0]
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	3304      	adds	r3, #4
 800b8ea:	4619      	mov	r1, r3
 800b8ec:	4610      	mov	r0, r2
 800b8ee:	f7fe f890 	bl	8009a12 <vListInsert>
 800b8f2:	e012      	b.n	800b91a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b8f4:	687a      	ldr	r2, [r7, #4]
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	d206      	bcs.n	800b90a <prvInsertTimerInActiveList+0x62>
 800b8fc:	68ba      	ldr	r2, [r7, #8]
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	429a      	cmp	r2, r3
 800b902:	d302      	bcc.n	800b90a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b904:	2301      	movs	r3, #1
 800b906:	617b      	str	r3, [r7, #20]
 800b908:	e007      	b.n	800b91a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b90a:	4b07      	ldr	r3, [pc, #28]	@ (800b928 <prvInsertTimerInActiveList+0x80>)
 800b90c:	681a      	ldr	r2, [r3, #0]
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	3304      	adds	r3, #4
 800b912:	4619      	mov	r1, r3
 800b914:	4610      	mov	r0, r2
 800b916:	f7fe f87c 	bl	8009a12 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b91a:	697b      	ldr	r3, [r7, #20]
}
 800b91c:	4618      	mov	r0, r3
 800b91e:	3718      	adds	r7, #24
 800b920:	46bd      	mov	sp, r7
 800b922:	bd80      	pop	{r7, pc}
 800b924:	200016d4 	.word	0x200016d4
 800b928:	200016d0 	.word	0x200016d0

0800b92c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b08e      	sub	sp, #56	@ 0x38
 800b930:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b932:	e0d4      	b.n	800bade <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2b00      	cmp	r3, #0
 800b938:	da1b      	bge.n	800b972 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b93a:	1d3b      	adds	r3, r7, #4
 800b93c:	3304      	adds	r3, #4
 800b93e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b942:	2b00      	cmp	r3, #0
 800b944:	d10d      	bne.n	800b962 <prvProcessReceivedCommands+0x36>
	__asm volatile
 800b946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b94a:	b672      	cpsid	i
 800b94c:	f383 8811 	msr	BASEPRI, r3
 800b950:	f3bf 8f6f 	isb	sy
 800b954:	f3bf 8f4f 	dsb	sy
 800b958:	b662      	cpsie	i
 800b95a:	61fb      	str	r3, [r7, #28]
}
 800b95c:	bf00      	nop
 800b95e:	bf00      	nop
 800b960:	e7fd      	b.n	800b95e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b968:	6850      	ldr	r0, [r2, #4]
 800b96a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b96c:	6892      	ldr	r2, [r2, #8]
 800b96e:	4611      	mov	r1, r2
 800b970:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2b00      	cmp	r3, #0
 800b976:	f2c0 80b2 	blt.w	800bade <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b97e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b980:	695b      	ldr	r3, [r3, #20]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d004      	beq.n	800b990 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b988:	3304      	adds	r3, #4
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7fe f87a 	bl	8009a84 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b990:	463b      	mov	r3, r7
 800b992:	4618      	mov	r0, r3
 800b994:	f7ff ff68 	bl	800b868 <prvSampleTimeNow>
 800b998:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2b09      	cmp	r3, #9
 800b99e:	f200 809b 	bhi.w	800bad8 <prvProcessReceivedCommands+0x1ac>
 800b9a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b9a8 <prvProcessReceivedCommands+0x7c>)
 800b9a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9a8:	0800b9d1 	.word	0x0800b9d1
 800b9ac:	0800b9d1 	.word	0x0800b9d1
 800b9b0:	0800b9d1 	.word	0x0800b9d1
 800b9b4:	0800ba4b 	.word	0x0800ba4b
 800b9b8:	0800ba5f 	.word	0x0800ba5f
 800b9bc:	0800baaf 	.word	0x0800baaf
 800b9c0:	0800b9d1 	.word	0x0800b9d1
 800b9c4:	0800b9d1 	.word	0x0800b9d1
 800b9c8:	0800ba4b 	.word	0x0800ba4b
 800b9cc:	0800ba5f 	.word	0x0800ba5f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b9d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9d6:	f043 0301 	orr.w	r3, r3, #1
 800b9da:	b2da      	uxtb	r2, r3
 800b9dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b9e2:	68ba      	ldr	r2, [r7, #8]
 800b9e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e6:	699b      	ldr	r3, [r3, #24]
 800b9e8:	18d1      	adds	r1, r2, r3
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9f0:	f7ff ff5a 	bl	800b8a8 <prvInsertTimerInActiveList>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d070      	beq.n	800badc <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b9fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9fc:	6a1b      	ldr	r3, [r3, #32]
 800b9fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba00:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ba02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba08:	f003 0304 	and.w	r3, r3, #4
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d065      	beq.n	800badc <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ba10:	68ba      	ldr	r2, [r7, #8]
 800ba12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba14:	699b      	ldr	r3, [r3, #24]
 800ba16:	441a      	add	r2, r3
 800ba18:	2300      	movs	r3, #0
 800ba1a:	9300      	str	r3, [sp, #0]
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	2100      	movs	r1, #0
 800ba20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba22:	f7ff fdfb 	bl	800b61c <xTimerGenericCommand>
 800ba26:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ba28:	6a3b      	ldr	r3, [r7, #32]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d156      	bne.n	800badc <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 800ba2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba32:	b672      	cpsid	i
 800ba34:	f383 8811 	msr	BASEPRI, r3
 800ba38:	f3bf 8f6f 	isb	sy
 800ba3c:	f3bf 8f4f 	dsb	sy
 800ba40:	b662      	cpsie	i
 800ba42:	61bb      	str	r3, [r7, #24]
}
 800ba44:	bf00      	nop
 800ba46:	bf00      	nop
 800ba48:	e7fd      	b.n	800ba46 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ba4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba50:	f023 0301 	bic.w	r3, r3, #1
 800ba54:	b2da      	uxtb	r2, r3
 800ba56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba58:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ba5c:	e03f      	b.n	800bade <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ba5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba64:	f043 0301 	orr.w	r3, r3, #1
 800ba68:	b2da      	uxtb	r2, r3
 800ba6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba6c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ba70:	68ba      	ldr	r2, [r7, #8]
 800ba72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba74:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ba76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba78:	699b      	ldr	r3, [r3, #24]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d10d      	bne.n	800ba9a <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800ba7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba82:	b672      	cpsid	i
 800ba84:	f383 8811 	msr	BASEPRI, r3
 800ba88:	f3bf 8f6f 	isb	sy
 800ba8c:	f3bf 8f4f 	dsb	sy
 800ba90:	b662      	cpsie	i
 800ba92:	617b      	str	r3, [r7, #20]
}
 800ba94:	bf00      	nop
 800ba96:	bf00      	nop
 800ba98:	e7fd      	b.n	800ba96 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ba9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba9c:	699a      	ldr	r2, [r3, #24]
 800ba9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa0:	18d1      	adds	r1, r2, r3
 800baa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800baa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800baa8:	f7ff fefe 	bl	800b8a8 <prvInsertTimerInActiveList>
					break;
 800baac:	e017      	b.n	800bade <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800baae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bab0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bab4:	f003 0302 	and.w	r3, r3, #2
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d103      	bne.n	800bac4 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 800babc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800babe:	f000 fbd1 	bl	800c264 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bac2:	e00c      	b.n	800bade <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bac6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800baca:	f023 0301 	bic.w	r3, r3, #1
 800bace:	b2da      	uxtb	r2, r3
 800bad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bad2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bad6:	e002      	b.n	800bade <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 800bad8:	bf00      	nop
 800bada:	e000      	b.n	800bade <prvProcessReceivedCommands+0x1b2>
					break;
 800badc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bade:	4b08      	ldr	r3, [pc, #32]	@ (800bb00 <prvProcessReceivedCommands+0x1d4>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	1d39      	adds	r1, r7, #4
 800bae4:	2200      	movs	r2, #0
 800bae6:	4618      	mov	r0, r3
 800bae8:	f7fe faba 	bl	800a060 <xQueueReceive>
 800baec:	4603      	mov	r3, r0
 800baee:	2b00      	cmp	r3, #0
 800baf0:	f47f af20 	bne.w	800b934 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800baf4:	bf00      	nop
 800baf6:	bf00      	nop
 800baf8:	3730      	adds	r7, #48	@ 0x30
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bd80      	pop	{r7, pc}
 800bafe:	bf00      	nop
 800bb00:	200016d8 	.word	0x200016d8

0800bb04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b088      	sub	sp, #32
 800bb08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bb0a:	e04b      	b.n	800bba4 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bb0c:	4b2f      	ldr	r3, [pc, #188]	@ (800bbcc <prvSwitchTimerLists+0xc8>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	68db      	ldr	r3, [r3, #12]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb16:	4b2d      	ldr	r3, [pc, #180]	@ (800bbcc <prvSwitchTimerLists+0xc8>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	68db      	ldr	r3, [r3, #12]
 800bb1c:	68db      	ldr	r3, [r3, #12]
 800bb1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	3304      	adds	r3, #4
 800bb24:	4618      	mov	r0, r3
 800bb26:	f7fd ffad 	bl	8009a84 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	6a1b      	ldr	r3, [r3, #32]
 800bb2e:	68f8      	ldr	r0, [r7, #12]
 800bb30:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bb38:	f003 0304 	and.w	r3, r3, #4
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d031      	beq.n	800bba4 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	699b      	ldr	r3, [r3, #24]
 800bb44:	693a      	ldr	r2, [r7, #16]
 800bb46:	4413      	add	r3, r2
 800bb48:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bb4a:	68ba      	ldr	r2, [r7, #8]
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	429a      	cmp	r2, r3
 800bb50:	d90e      	bls.n	800bb70 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	68ba      	ldr	r2, [r7, #8]
 800bb56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	68fa      	ldr	r2, [r7, #12]
 800bb5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bb5e:	4b1b      	ldr	r3, [pc, #108]	@ (800bbcc <prvSwitchTimerLists+0xc8>)
 800bb60:	681a      	ldr	r2, [r3, #0]
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	3304      	adds	r3, #4
 800bb66:	4619      	mov	r1, r3
 800bb68:	4610      	mov	r0, r2
 800bb6a:	f7fd ff52 	bl	8009a12 <vListInsert>
 800bb6e:	e019      	b.n	800bba4 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bb70:	2300      	movs	r3, #0
 800bb72:	9300      	str	r3, [sp, #0]
 800bb74:	2300      	movs	r3, #0
 800bb76:	693a      	ldr	r2, [r7, #16]
 800bb78:	2100      	movs	r1, #0
 800bb7a:	68f8      	ldr	r0, [r7, #12]
 800bb7c:	f7ff fd4e 	bl	800b61c <xTimerGenericCommand>
 800bb80:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d10d      	bne.n	800bba4 <prvSwitchTimerLists+0xa0>
	__asm volatile
 800bb88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb8c:	b672      	cpsid	i
 800bb8e:	f383 8811 	msr	BASEPRI, r3
 800bb92:	f3bf 8f6f 	isb	sy
 800bb96:	f3bf 8f4f 	dsb	sy
 800bb9a:	b662      	cpsie	i
 800bb9c:	603b      	str	r3, [r7, #0]
}
 800bb9e:	bf00      	nop
 800bba0:	bf00      	nop
 800bba2:	e7fd      	b.n	800bba0 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bba4:	4b09      	ldr	r3, [pc, #36]	@ (800bbcc <prvSwitchTimerLists+0xc8>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d1ae      	bne.n	800bb0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bbae:	4b07      	ldr	r3, [pc, #28]	@ (800bbcc <prvSwitchTimerLists+0xc8>)
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bbb4:	4b06      	ldr	r3, [pc, #24]	@ (800bbd0 <prvSwitchTimerLists+0xcc>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	4a04      	ldr	r2, [pc, #16]	@ (800bbcc <prvSwitchTimerLists+0xc8>)
 800bbba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bbbc:	4a04      	ldr	r2, [pc, #16]	@ (800bbd0 <prvSwitchTimerLists+0xcc>)
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	6013      	str	r3, [r2, #0]
}
 800bbc2:	bf00      	nop
 800bbc4:	3718      	adds	r7, #24
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	200016d0 	.word	0x200016d0
 800bbd0:	200016d4 	.word	0x200016d4

0800bbd4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b082      	sub	sp, #8
 800bbd8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bbda:	f000 f947 	bl	800be6c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bbde:	4b15      	ldr	r3, [pc, #84]	@ (800bc34 <prvCheckForValidListAndQueue+0x60>)
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d120      	bne.n	800bc28 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bbe6:	4814      	ldr	r0, [pc, #80]	@ (800bc38 <prvCheckForValidListAndQueue+0x64>)
 800bbe8:	f7fd fec2 	bl	8009970 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bbec:	4813      	ldr	r0, [pc, #76]	@ (800bc3c <prvCheckForValidListAndQueue+0x68>)
 800bbee:	f7fd febf 	bl	8009970 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bbf2:	4b13      	ldr	r3, [pc, #76]	@ (800bc40 <prvCheckForValidListAndQueue+0x6c>)
 800bbf4:	4a10      	ldr	r2, [pc, #64]	@ (800bc38 <prvCheckForValidListAndQueue+0x64>)
 800bbf6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bbf8:	4b12      	ldr	r3, [pc, #72]	@ (800bc44 <prvCheckForValidListAndQueue+0x70>)
 800bbfa:	4a10      	ldr	r2, [pc, #64]	@ (800bc3c <prvCheckForValidListAndQueue+0x68>)
 800bbfc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bbfe:	2300      	movs	r3, #0
 800bc00:	9300      	str	r3, [sp, #0]
 800bc02:	4b11      	ldr	r3, [pc, #68]	@ (800bc48 <prvCheckForValidListAndQueue+0x74>)
 800bc04:	4a11      	ldr	r2, [pc, #68]	@ (800bc4c <prvCheckForValidListAndQueue+0x78>)
 800bc06:	2110      	movs	r1, #16
 800bc08:	200a      	movs	r0, #10
 800bc0a:	f7fd ffd1 	bl	8009bb0 <xQueueGenericCreateStatic>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	4a08      	ldr	r2, [pc, #32]	@ (800bc34 <prvCheckForValidListAndQueue+0x60>)
 800bc12:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bc14:	4b07      	ldr	r3, [pc, #28]	@ (800bc34 <prvCheckForValidListAndQueue+0x60>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d005      	beq.n	800bc28 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bc1c:	4b05      	ldr	r3, [pc, #20]	@ (800bc34 <prvCheckForValidListAndQueue+0x60>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	490b      	ldr	r1, [pc, #44]	@ (800bc50 <prvCheckForValidListAndQueue+0x7c>)
 800bc22:	4618      	mov	r0, r3
 800bc24:	f7fe fc14 	bl	800a450 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bc28:	f000 f956 	bl	800bed8 <vPortExitCritical>
}
 800bc2c:	bf00      	nop
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
 800bc32:	bf00      	nop
 800bc34:	200016d8 	.word	0x200016d8
 800bc38:	200016a8 	.word	0x200016a8
 800bc3c:	200016bc 	.word	0x200016bc
 800bc40:	200016d0 	.word	0x200016d0
 800bc44:	200016d4 	.word	0x200016d4
 800bc48:	20001784 	.word	0x20001784
 800bc4c:	200016e4 	.word	0x200016e4
 800bc50:	080104b8 	.word	0x080104b8

0800bc54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bc54:	b480      	push	{r7}
 800bc56:	b085      	sub	sp, #20
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	60f8      	str	r0, [r7, #12]
 800bc5c:	60b9      	str	r1, [r7, #8]
 800bc5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	3b04      	subs	r3, #4
 800bc64:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bc6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	3b04      	subs	r3, #4
 800bc72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	f023 0201 	bic.w	r2, r3, #1
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	3b04      	subs	r3, #4
 800bc82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bc84:	4a0c      	ldr	r2, [pc, #48]	@ (800bcb8 <pxPortInitialiseStack+0x64>)
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	3b14      	subs	r3, #20
 800bc8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bc90:	687a      	ldr	r2, [r7, #4]
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	3b04      	subs	r3, #4
 800bc9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	f06f 0202 	mvn.w	r2, #2
 800bca2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	3b20      	subs	r3, #32
 800bca8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bcaa:	68fb      	ldr	r3, [r7, #12]
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3714      	adds	r7, #20
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr
 800bcb8:	0800bcbd 	.word	0x0800bcbd

0800bcbc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b085      	sub	sp, #20
 800bcc0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bcc6:	4b15      	ldr	r3, [pc, #84]	@ (800bd1c <prvTaskExitError+0x60>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcce:	d00d      	beq.n	800bcec <prvTaskExitError+0x30>
	__asm volatile
 800bcd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcd4:	b672      	cpsid	i
 800bcd6:	f383 8811 	msr	BASEPRI, r3
 800bcda:	f3bf 8f6f 	isb	sy
 800bcde:	f3bf 8f4f 	dsb	sy
 800bce2:	b662      	cpsie	i
 800bce4:	60fb      	str	r3, [r7, #12]
}
 800bce6:	bf00      	nop
 800bce8:	bf00      	nop
 800bcea:	e7fd      	b.n	800bce8 <prvTaskExitError+0x2c>
	__asm volatile
 800bcec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf0:	b672      	cpsid	i
 800bcf2:	f383 8811 	msr	BASEPRI, r3
 800bcf6:	f3bf 8f6f 	isb	sy
 800bcfa:	f3bf 8f4f 	dsb	sy
 800bcfe:	b662      	cpsie	i
 800bd00:	60bb      	str	r3, [r7, #8]
}
 800bd02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bd04:	bf00      	nop
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d0fc      	beq.n	800bd06 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bd0c:	bf00      	nop
 800bd0e:	bf00      	nop
 800bd10:	3714      	adds	r7, #20
 800bd12:	46bd      	mov	sp, r7
 800bd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd18:	4770      	bx	lr
 800bd1a:	bf00      	nop
 800bd1c:	20000098 	.word	0x20000098

0800bd20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bd20:	4b07      	ldr	r3, [pc, #28]	@ (800bd40 <pxCurrentTCBConst2>)
 800bd22:	6819      	ldr	r1, [r3, #0]
 800bd24:	6808      	ldr	r0, [r1, #0]
 800bd26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd2a:	f380 8809 	msr	PSP, r0
 800bd2e:	f3bf 8f6f 	isb	sy
 800bd32:	f04f 0000 	mov.w	r0, #0
 800bd36:	f380 8811 	msr	BASEPRI, r0
 800bd3a:	4770      	bx	lr
 800bd3c:	f3af 8000 	nop.w

0800bd40 <pxCurrentTCBConst2>:
 800bd40:	200011a8 	.word	0x200011a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bd44:	bf00      	nop
 800bd46:	bf00      	nop

0800bd48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bd48:	4808      	ldr	r0, [pc, #32]	@ (800bd6c <prvPortStartFirstTask+0x24>)
 800bd4a:	6800      	ldr	r0, [r0, #0]
 800bd4c:	6800      	ldr	r0, [r0, #0]
 800bd4e:	f380 8808 	msr	MSP, r0
 800bd52:	f04f 0000 	mov.w	r0, #0
 800bd56:	f380 8814 	msr	CONTROL, r0
 800bd5a:	b662      	cpsie	i
 800bd5c:	b661      	cpsie	f
 800bd5e:	f3bf 8f4f 	dsb	sy
 800bd62:	f3bf 8f6f 	isb	sy
 800bd66:	df00      	svc	0
 800bd68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bd6a:	bf00      	nop
 800bd6c:	e000ed08 	.word	0xe000ed08

0800bd70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b084      	sub	sp, #16
 800bd74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bd76:	4b37      	ldr	r3, [pc, #220]	@ (800be54 <xPortStartScheduler+0xe4>)
 800bd78:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	781b      	ldrb	r3, [r3, #0]
 800bd7e:	b2db      	uxtb	r3, r3
 800bd80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	22ff      	movs	r2, #255	@ 0xff
 800bd86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	781b      	ldrb	r3, [r3, #0]
 800bd8c:	b2db      	uxtb	r3, r3
 800bd8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bd90:	78fb      	ldrb	r3, [r7, #3]
 800bd92:	b2db      	uxtb	r3, r3
 800bd94:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bd98:	b2da      	uxtb	r2, r3
 800bd9a:	4b2f      	ldr	r3, [pc, #188]	@ (800be58 <xPortStartScheduler+0xe8>)
 800bd9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bd9e:	4b2f      	ldr	r3, [pc, #188]	@ (800be5c <xPortStartScheduler+0xec>)
 800bda0:	2207      	movs	r2, #7
 800bda2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bda4:	e009      	b.n	800bdba <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800bda6:	4b2d      	ldr	r3, [pc, #180]	@ (800be5c <xPortStartScheduler+0xec>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	3b01      	subs	r3, #1
 800bdac:	4a2b      	ldr	r2, [pc, #172]	@ (800be5c <xPortStartScheduler+0xec>)
 800bdae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bdb0:	78fb      	ldrb	r3, [r7, #3]
 800bdb2:	b2db      	uxtb	r3, r3
 800bdb4:	005b      	lsls	r3, r3, #1
 800bdb6:	b2db      	uxtb	r3, r3
 800bdb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bdba:	78fb      	ldrb	r3, [r7, #3]
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bdc2:	2b80      	cmp	r3, #128	@ 0x80
 800bdc4:	d0ef      	beq.n	800bda6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bdc6:	4b25      	ldr	r3, [pc, #148]	@ (800be5c <xPortStartScheduler+0xec>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	f1c3 0307 	rsb	r3, r3, #7
 800bdce:	2b04      	cmp	r3, #4
 800bdd0:	d00d      	beq.n	800bdee <xPortStartScheduler+0x7e>
	__asm volatile
 800bdd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdd6:	b672      	cpsid	i
 800bdd8:	f383 8811 	msr	BASEPRI, r3
 800bddc:	f3bf 8f6f 	isb	sy
 800bde0:	f3bf 8f4f 	dsb	sy
 800bde4:	b662      	cpsie	i
 800bde6:	60bb      	str	r3, [r7, #8]
}
 800bde8:	bf00      	nop
 800bdea:	bf00      	nop
 800bdec:	e7fd      	b.n	800bdea <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bdee:	4b1b      	ldr	r3, [pc, #108]	@ (800be5c <xPortStartScheduler+0xec>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	021b      	lsls	r3, r3, #8
 800bdf4:	4a19      	ldr	r2, [pc, #100]	@ (800be5c <xPortStartScheduler+0xec>)
 800bdf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bdf8:	4b18      	ldr	r3, [pc, #96]	@ (800be5c <xPortStartScheduler+0xec>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800be00:	4a16      	ldr	r2, [pc, #88]	@ (800be5c <xPortStartScheduler+0xec>)
 800be02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	b2da      	uxtb	r2, r3
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800be0c:	4b14      	ldr	r3, [pc, #80]	@ (800be60 <xPortStartScheduler+0xf0>)
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4a13      	ldr	r2, [pc, #76]	@ (800be60 <xPortStartScheduler+0xf0>)
 800be12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800be16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800be18:	4b11      	ldr	r3, [pc, #68]	@ (800be60 <xPortStartScheduler+0xf0>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	4a10      	ldr	r2, [pc, #64]	@ (800be60 <xPortStartScheduler+0xf0>)
 800be1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800be22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800be24:	f000 f8dc 	bl	800bfe0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800be28:	4b0e      	ldr	r3, [pc, #56]	@ (800be64 <xPortStartScheduler+0xf4>)
 800be2a:	2200      	movs	r2, #0
 800be2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800be2e:	f000 f8fb 	bl	800c028 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800be32:	4b0d      	ldr	r3, [pc, #52]	@ (800be68 <xPortStartScheduler+0xf8>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	4a0c      	ldr	r2, [pc, #48]	@ (800be68 <xPortStartScheduler+0xf8>)
 800be38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800be3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800be3e:	f7ff ff83 	bl	800bd48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800be42:	f7ff f809 	bl	800ae58 <vTaskSwitchContext>
	prvTaskExitError();
 800be46:	f7ff ff39 	bl	800bcbc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800be4a:	2300      	movs	r3, #0
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3710      	adds	r7, #16
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}
 800be54:	e000e400 	.word	0xe000e400
 800be58:	200017d4 	.word	0x200017d4
 800be5c:	200017d8 	.word	0x200017d8
 800be60:	e000ed20 	.word	0xe000ed20
 800be64:	20000098 	.word	0x20000098
 800be68:	e000ef34 	.word	0xe000ef34

0800be6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800be6c:	b480      	push	{r7}
 800be6e:	b083      	sub	sp, #12
 800be70:	af00      	add	r7, sp, #0
	__asm volatile
 800be72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be76:	b672      	cpsid	i
 800be78:	f383 8811 	msr	BASEPRI, r3
 800be7c:	f3bf 8f6f 	isb	sy
 800be80:	f3bf 8f4f 	dsb	sy
 800be84:	b662      	cpsie	i
 800be86:	607b      	str	r3, [r7, #4]
}
 800be88:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800be8a:	4b11      	ldr	r3, [pc, #68]	@ (800bed0 <vPortEnterCritical+0x64>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	3301      	adds	r3, #1
 800be90:	4a0f      	ldr	r2, [pc, #60]	@ (800bed0 <vPortEnterCritical+0x64>)
 800be92:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800be94:	4b0e      	ldr	r3, [pc, #56]	@ (800bed0 <vPortEnterCritical+0x64>)
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d112      	bne.n	800bec2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800be9c:	4b0d      	ldr	r3, [pc, #52]	@ (800bed4 <vPortEnterCritical+0x68>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	b2db      	uxtb	r3, r3
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d00d      	beq.n	800bec2 <vPortEnterCritical+0x56>
	__asm volatile
 800bea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beaa:	b672      	cpsid	i
 800beac:	f383 8811 	msr	BASEPRI, r3
 800beb0:	f3bf 8f6f 	isb	sy
 800beb4:	f3bf 8f4f 	dsb	sy
 800beb8:	b662      	cpsie	i
 800beba:	603b      	str	r3, [r7, #0]
}
 800bebc:	bf00      	nop
 800bebe:	bf00      	nop
 800bec0:	e7fd      	b.n	800bebe <vPortEnterCritical+0x52>
	}
}
 800bec2:	bf00      	nop
 800bec4:	370c      	adds	r7, #12
 800bec6:	46bd      	mov	sp, r7
 800bec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800becc:	4770      	bx	lr
 800bece:	bf00      	nop
 800bed0:	20000098 	.word	0x20000098
 800bed4:	e000ed04 	.word	0xe000ed04

0800bed8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bed8:	b480      	push	{r7}
 800beda:	b083      	sub	sp, #12
 800bedc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bede:	4b13      	ldr	r3, [pc, #76]	@ (800bf2c <vPortExitCritical+0x54>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d10d      	bne.n	800bf02 <vPortExitCritical+0x2a>
	__asm volatile
 800bee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beea:	b672      	cpsid	i
 800beec:	f383 8811 	msr	BASEPRI, r3
 800bef0:	f3bf 8f6f 	isb	sy
 800bef4:	f3bf 8f4f 	dsb	sy
 800bef8:	b662      	cpsie	i
 800befa:	607b      	str	r3, [r7, #4]
}
 800befc:	bf00      	nop
 800befe:	bf00      	nop
 800bf00:	e7fd      	b.n	800befe <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800bf02:	4b0a      	ldr	r3, [pc, #40]	@ (800bf2c <vPortExitCritical+0x54>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	3b01      	subs	r3, #1
 800bf08:	4a08      	ldr	r2, [pc, #32]	@ (800bf2c <vPortExitCritical+0x54>)
 800bf0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bf0c:	4b07      	ldr	r3, [pc, #28]	@ (800bf2c <vPortExitCritical+0x54>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d105      	bne.n	800bf20 <vPortExitCritical+0x48>
 800bf14:	2300      	movs	r3, #0
 800bf16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	f383 8811 	msr	BASEPRI, r3
}
 800bf1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bf20:	bf00      	nop
 800bf22:	370c      	adds	r7, #12
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr
 800bf2c:	20000098 	.word	0x20000098

0800bf30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bf30:	f3ef 8009 	mrs	r0, PSP
 800bf34:	f3bf 8f6f 	isb	sy
 800bf38:	4b15      	ldr	r3, [pc, #84]	@ (800bf90 <pxCurrentTCBConst>)
 800bf3a:	681a      	ldr	r2, [r3, #0]
 800bf3c:	f01e 0f10 	tst.w	lr, #16
 800bf40:	bf08      	it	eq
 800bf42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bf46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf4a:	6010      	str	r0, [r2, #0]
 800bf4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bf50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bf54:	b672      	cpsid	i
 800bf56:	f380 8811 	msr	BASEPRI, r0
 800bf5a:	f3bf 8f4f 	dsb	sy
 800bf5e:	f3bf 8f6f 	isb	sy
 800bf62:	b662      	cpsie	i
 800bf64:	f7fe ff78 	bl	800ae58 <vTaskSwitchContext>
 800bf68:	f04f 0000 	mov.w	r0, #0
 800bf6c:	f380 8811 	msr	BASEPRI, r0
 800bf70:	bc09      	pop	{r0, r3}
 800bf72:	6819      	ldr	r1, [r3, #0]
 800bf74:	6808      	ldr	r0, [r1, #0]
 800bf76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf7a:	f01e 0f10 	tst.w	lr, #16
 800bf7e:	bf08      	it	eq
 800bf80:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bf84:	f380 8809 	msr	PSP, r0
 800bf88:	f3bf 8f6f 	isb	sy
 800bf8c:	4770      	bx	lr
 800bf8e:	bf00      	nop

0800bf90 <pxCurrentTCBConst>:
 800bf90:	200011a8 	.word	0x200011a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bf94:	bf00      	nop
 800bf96:	bf00      	nop

0800bf98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b082      	sub	sp, #8
 800bf9c:	af00      	add	r7, sp, #0
	__asm volatile
 800bf9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfa2:	b672      	cpsid	i
 800bfa4:	f383 8811 	msr	BASEPRI, r3
 800bfa8:	f3bf 8f6f 	isb	sy
 800bfac:	f3bf 8f4f 	dsb	sy
 800bfb0:	b662      	cpsie	i
 800bfb2:	607b      	str	r3, [r7, #4]
}
 800bfb4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bfb6:	f7fe fe93 	bl	800ace0 <xTaskIncrementTick>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d003      	beq.n	800bfc8 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bfc0:	4b06      	ldr	r3, [pc, #24]	@ (800bfdc <xPortSysTickHandler+0x44>)
 800bfc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfc6:	601a      	str	r2, [r3, #0]
 800bfc8:	2300      	movs	r3, #0
 800bfca:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	f383 8811 	msr	BASEPRI, r3
}
 800bfd2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bfd4:	bf00      	nop
 800bfd6:	3708      	adds	r7, #8
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	bd80      	pop	{r7, pc}
 800bfdc:	e000ed04 	.word	0xe000ed04

0800bfe0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bfe4:	4b0b      	ldr	r3, [pc, #44]	@ (800c014 <vPortSetupTimerInterrupt+0x34>)
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bfea:	4b0b      	ldr	r3, [pc, #44]	@ (800c018 <vPortSetupTimerInterrupt+0x38>)
 800bfec:	2200      	movs	r2, #0
 800bfee:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bff0:	4b0a      	ldr	r3, [pc, #40]	@ (800c01c <vPortSetupTimerInterrupt+0x3c>)
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	4a0a      	ldr	r2, [pc, #40]	@ (800c020 <vPortSetupTimerInterrupt+0x40>)
 800bff6:	fba2 2303 	umull	r2, r3, r2, r3
 800bffa:	099b      	lsrs	r3, r3, #6
 800bffc:	4a09      	ldr	r2, [pc, #36]	@ (800c024 <vPortSetupTimerInterrupt+0x44>)
 800bffe:	3b01      	subs	r3, #1
 800c000:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c002:	4b04      	ldr	r3, [pc, #16]	@ (800c014 <vPortSetupTimerInterrupt+0x34>)
 800c004:	2207      	movs	r2, #7
 800c006:	601a      	str	r2, [r3, #0]
}
 800c008:	bf00      	nop
 800c00a:	46bd      	mov	sp, r7
 800c00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c010:	4770      	bx	lr
 800c012:	bf00      	nop
 800c014:	e000e010 	.word	0xe000e010
 800c018:	e000e018 	.word	0xe000e018
 800c01c:	20000000 	.word	0x20000000
 800c020:	10624dd3 	.word	0x10624dd3
 800c024:	e000e014 	.word	0xe000e014

0800c028 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c028:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c038 <vPortEnableVFP+0x10>
 800c02c:	6801      	ldr	r1, [r0, #0]
 800c02e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c032:	6001      	str	r1, [r0, #0]
 800c034:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c036:	bf00      	nop
 800c038:	e000ed88 	.word	0xe000ed88

0800c03c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c03c:	b480      	push	{r7}
 800c03e:	b085      	sub	sp, #20
 800c040:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c042:	f3ef 8305 	mrs	r3, IPSR
 800c046:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	2b0f      	cmp	r3, #15
 800c04c:	d917      	bls.n	800c07e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c04e:	4a1a      	ldr	r2, [pc, #104]	@ (800c0b8 <vPortValidateInterruptPriority+0x7c>)
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	4413      	add	r3, r2
 800c054:	781b      	ldrb	r3, [r3, #0]
 800c056:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c058:	4b18      	ldr	r3, [pc, #96]	@ (800c0bc <vPortValidateInterruptPriority+0x80>)
 800c05a:	781b      	ldrb	r3, [r3, #0]
 800c05c:	7afa      	ldrb	r2, [r7, #11]
 800c05e:	429a      	cmp	r2, r3
 800c060:	d20d      	bcs.n	800c07e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800c062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c066:	b672      	cpsid	i
 800c068:	f383 8811 	msr	BASEPRI, r3
 800c06c:	f3bf 8f6f 	isb	sy
 800c070:	f3bf 8f4f 	dsb	sy
 800c074:	b662      	cpsie	i
 800c076:	607b      	str	r3, [r7, #4]
}
 800c078:	bf00      	nop
 800c07a:	bf00      	nop
 800c07c:	e7fd      	b.n	800c07a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c07e:	4b10      	ldr	r3, [pc, #64]	@ (800c0c0 <vPortValidateInterruptPriority+0x84>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c086:	4b0f      	ldr	r3, [pc, #60]	@ (800c0c4 <vPortValidateInterruptPriority+0x88>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d90d      	bls.n	800c0aa <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800c08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c092:	b672      	cpsid	i
 800c094:	f383 8811 	msr	BASEPRI, r3
 800c098:	f3bf 8f6f 	isb	sy
 800c09c:	f3bf 8f4f 	dsb	sy
 800c0a0:	b662      	cpsie	i
 800c0a2:	603b      	str	r3, [r7, #0]
}
 800c0a4:	bf00      	nop
 800c0a6:	bf00      	nop
 800c0a8:	e7fd      	b.n	800c0a6 <vPortValidateInterruptPriority+0x6a>
	}
 800c0aa:	bf00      	nop
 800c0ac:	3714      	adds	r7, #20
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b4:	4770      	bx	lr
 800c0b6:	bf00      	nop
 800c0b8:	e000e3f0 	.word	0xe000e3f0
 800c0bc:	200017d4 	.word	0x200017d4
 800c0c0:	e000ed0c 	.word	0xe000ed0c
 800c0c4:	200017d8 	.word	0x200017d8

0800c0c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b08a      	sub	sp, #40	@ 0x28
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c0d4:	f7fe fd46 	bl	800ab64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c0d8:	4b5d      	ldr	r3, [pc, #372]	@ (800c250 <pvPortMalloc+0x188>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d101      	bne.n	800c0e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c0e0:	f000 f920 	bl	800c324 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c0e4:	4b5b      	ldr	r3, [pc, #364]	@ (800c254 <pvPortMalloc+0x18c>)
 800c0e6:	681a      	ldr	r2, [r3, #0]
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	4013      	ands	r3, r2
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	f040 8094 	bne.w	800c21a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d020      	beq.n	800c13a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800c0f8:	2208      	movs	r2, #8
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	4413      	add	r3, r2
 800c0fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f003 0307 	and.w	r3, r3, #7
 800c106:	2b00      	cmp	r3, #0
 800c108:	d017      	beq.n	800c13a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f023 0307 	bic.w	r3, r3, #7
 800c110:	3308      	adds	r3, #8
 800c112:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	f003 0307 	and.w	r3, r3, #7
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d00d      	beq.n	800c13a <pvPortMalloc+0x72>
	__asm volatile
 800c11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c122:	b672      	cpsid	i
 800c124:	f383 8811 	msr	BASEPRI, r3
 800c128:	f3bf 8f6f 	isb	sy
 800c12c:	f3bf 8f4f 	dsb	sy
 800c130:	b662      	cpsie	i
 800c132:	617b      	str	r3, [r7, #20]
}
 800c134:	bf00      	nop
 800c136:	bf00      	nop
 800c138:	e7fd      	b.n	800c136 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d06c      	beq.n	800c21a <pvPortMalloc+0x152>
 800c140:	4b45      	ldr	r3, [pc, #276]	@ (800c258 <pvPortMalloc+0x190>)
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	687a      	ldr	r2, [r7, #4]
 800c146:	429a      	cmp	r2, r3
 800c148:	d867      	bhi.n	800c21a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c14a:	4b44      	ldr	r3, [pc, #272]	@ (800c25c <pvPortMalloc+0x194>)
 800c14c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c14e:	4b43      	ldr	r3, [pc, #268]	@ (800c25c <pvPortMalloc+0x194>)
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c154:	e004      	b.n	800c160 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800c156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c158:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c162:	685b      	ldr	r3, [r3, #4]
 800c164:	687a      	ldr	r2, [r7, #4]
 800c166:	429a      	cmp	r2, r3
 800c168:	d903      	bls.n	800c172 <pvPortMalloc+0xaa>
 800c16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d1f1      	bne.n	800c156 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c172:	4b37      	ldr	r3, [pc, #220]	@ (800c250 <pvPortMalloc+0x188>)
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c178:	429a      	cmp	r2, r3
 800c17a:	d04e      	beq.n	800c21a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c17c:	6a3b      	ldr	r3, [r7, #32]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	2208      	movs	r2, #8
 800c182:	4413      	add	r3, r2
 800c184:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c188:	681a      	ldr	r2, [r3, #0]
 800c18a:	6a3b      	ldr	r3, [r7, #32]
 800c18c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c190:	685a      	ldr	r2, [r3, #4]
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	1ad2      	subs	r2, r2, r3
 800c196:	2308      	movs	r3, #8
 800c198:	005b      	lsls	r3, r3, #1
 800c19a:	429a      	cmp	r2, r3
 800c19c:	d922      	bls.n	800c1e4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c19e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	4413      	add	r3, r2
 800c1a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1a6:	69bb      	ldr	r3, [r7, #24]
 800c1a8:	f003 0307 	and.w	r3, r3, #7
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d00d      	beq.n	800c1cc <pvPortMalloc+0x104>
	__asm volatile
 800c1b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1b4:	b672      	cpsid	i
 800c1b6:	f383 8811 	msr	BASEPRI, r3
 800c1ba:	f3bf 8f6f 	isb	sy
 800c1be:	f3bf 8f4f 	dsb	sy
 800c1c2:	b662      	cpsie	i
 800c1c4:	613b      	str	r3, [r7, #16]
}
 800c1c6:	bf00      	nop
 800c1c8:	bf00      	nop
 800c1ca:	e7fd      	b.n	800c1c8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ce:	685a      	ldr	r2, [r3, #4]
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	1ad2      	subs	r2, r2, r3
 800c1d4:	69bb      	ldr	r3, [r7, #24]
 800c1d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1da:	687a      	ldr	r2, [r7, #4]
 800c1dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c1de:	69b8      	ldr	r0, [r7, #24]
 800c1e0:	f000 f902 	bl	800c3e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c1e4:	4b1c      	ldr	r3, [pc, #112]	@ (800c258 <pvPortMalloc+0x190>)
 800c1e6:	681a      	ldr	r2, [r3, #0]
 800c1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ea:	685b      	ldr	r3, [r3, #4]
 800c1ec:	1ad3      	subs	r3, r2, r3
 800c1ee:	4a1a      	ldr	r2, [pc, #104]	@ (800c258 <pvPortMalloc+0x190>)
 800c1f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c1f2:	4b19      	ldr	r3, [pc, #100]	@ (800c258 <pvPortMalloc+0x190>)
 800c1f4:	681a      	ldr	r2, [r3, #0]
 800c1f6:	4b1a      	ldr	r3, [pc, #104]	@ (800c260 <pvPortMalloc+0x198>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	429a      	cmp	r2, r3
 800c1fc:	d203      	bcs.n	800c206 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c1fe:	4b16      	ldr	r3, [pc, #88]	@ (800c258 <pvPortMalloc+0x190>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	4a17      	ldr	r2, [pc, #92]	@ (800c260 <pvPortMalloc+0x198>)
 800c204:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c208:	685a      	ldr	r2, [r3, #4]
 800c20a:	4b12      	ldr	r3, [pc, #72]	@ (800c254 <pvPortMalloc+0x18c>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	431a      	orrs	r2, r3
 800c210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c212:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c216:	2200      	movs	r2, #0
 800c218:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c21a:	f7fe fcb1 	bl	800ab80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c21e:	69fb      	ldr	r3, [r7, #28]
 800c220:	f003 0307 	and.w	r3, r3, #7
 800c224:	2b00      	cmp	r3, #0
 800c226:	d00d      	beq.n	800c244 <pvPortMalloc+0x17c>
	__asm volatile
 800c228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c22c:	b672      	cpsid	i
 800c22e:	f383 8811 	msr	BASEPRI, r3
 800c232:	f3bf 8f6f 	isb	sy
 800c236:	f3bf 8f4f 	dsb	sy
 800c23a:	b662      	cpsie	i
 800c23c:	60fb      	str	r3, [r7, #12]
}
 800c23e:	bf00      	nop
 800c240:	bf00      	nop
 800c242:	e7fd      	b.n	800c240 <pvPortMalloc+0x178>
	return pvReturn;
 800c244:	69fb      	ldr	r3, [r7, #28]
}
 800c246:	4618      	mov	r0, r3
 800c248:	3728      	adds	r7, #40	@ 0x28
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	2000dfe4 	.word	0x2000dfe4
 800c254:	2000dff0 	.word	0x2000dff0
 800c258:	2000dfe8 	.word	0x2000dfe8
 800c25c:	2000dfdc 	.word	0x2000dfdc
 800c260:	2000dfec 	.word	0x2000dfec

0800c264 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b086      	sub	sp, #24
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d04e      	beq.n	800c314 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c276:	2308      	movs	r3, #8
 800c278:	425b      	negs	r3, r3
 800c27a:	697a      	ldr	r2, [r7, #20]
 800c27c:	4413      	add	r3, r2
 800c27e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c280:	697b      	ldr	r3, [r7, #20]
 800c282:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	685a      	ldr	r2, [r3, #4]
 800c288:	4b24      	ldr	r3, [pc, #144]	@ (800c31c <vPortFree+0xb8>)
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	4013      	ands	r3, r2
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d10d      	bne.n	800c2ae <vPortFree+0x4a>
	__asm volatile
 800c292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c296:	b672      	cpsid	i
 800c298:	f383 8811 	msr	BASEPRI, r3
 800c29c:	f3bf 8f6f 	isb	sy
 800c2a0:	f3bf 8f4f 	dsb	sy
 800c2a4:	b662      	cpsie	i
 800c2a6:	60fb      	str	r3, [r7, #12]
}
 800c2a8:	bf00      	nop
 800c2aa:	bf00      	nop
 800c2ac:	e7fd      	b.n	800c2aa <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c2ae:	693b      	ldr	r3, [r7, #16]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d00d      	beq.n	800c2d2 <vPortFree+0x6e>
	__asm volatile
 800c2b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2ba:	b672      	cpsid	i
 800c2bc:	f383 8811 	msr	BASEPRI, r3
 800c2c0:	f3bf 8f6f 	isb	sy
 800c2c4:	f3bf 8f4f 	dsb	sy
 800c2c8:	b662      	cpsie	i
 800c2ca:	60bb      	str	r3, [r7, #8]
}
 800c2cc:	bf00      	nop
 800c2ce:	bf00      	nop
 800c2d0:	e7fd      	b.n	800c2ce <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	685a      	ldr	r2, [r3, #4]
 800c2d6:	4b11      	ldr	r3, [pc, #68]	@ (800c31c <vPortFree+0xb8>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	4013      	ands	r3, r2
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d019      	beq.n	800c314 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c2e0:	693b      	ldr	r3, [r7, #16]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d115      	bne.n	800c314 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c2e8:	693b      	ldr	r3, [r7, #16]
 800c2ea:	685a      	ldr	r2, [r3, #4]
 800c2ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c31c <vPortFree+0xb8>)
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	43db      	mvns	r3, r3
 800c2f2:	401a      	ands	r2, r3
 800c2f4:	693b      	ldr	r3, [r7, #16]
 800c2f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c2f8:	f7fe fc34 	bl	800ab64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c2fc:	693b      	ldr	r3, [r7, #16]
 800c2fe:	685a      	ldr	r2, [r3, #4]
 800c300:	4b07      	ldr	r3, [pc, #28]	@ (800c320 <vPortFree+0xbc>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	4413      	add	r3, r2
 800c306:	4a06      	ldr	r2, [pc, #24]	@ (800c320 <vPortFree+0xbc>)
 800c308:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c30a:	6938      	ldr	r0, [r7, #16]
 800c30c:	f000 f86c 	bl	800c3e8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c310:	f7fe fc36 	bl	800ab80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c314:	bf00      	nop
 800c316:	3718      	adds	r7, #24
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}
 800c31c:	2000dff0 	.word	0x2000dff0
 800c320:	2000dfe8 	.word	0x2000dfe8

0800c324 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c324:	b480      	push	{r7}
 800c326:	b085      	sub	sp, #20
 800c328:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c32a:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 800c32e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c330:	4b27      	ldr	r3, [pc, #156]	@ (800c3d0 <prvHeapInit+0xac>)
 800c332:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	f003 0307 	and.w	r3, r3, #7
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d00c      	beq.n	800c358 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	3307      	adds	r3, #7
 800c342:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f023 0307 	bic.w	r3, r3, #7
 800c34a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c34c:	68ba      	ldr	r2, [r7, #8]
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	1ad3      	subs	r3, r2, r3
 800c352:	4a1f      	ldr	r2, [pc, #124]	@ (800c3d0 <prvHeapInit+0xac>)
 800c354:	4413      	add	r3, r2
 800c356:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c35c:	4a1d      	ldr	r2, [pc, #116]	@ (800c3d4 <prvHeapInit+0xb0>)
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c362:	4b1c      	ldr	r3, [pc, #112]	@ (800c3d4 <prvHeapInit+0xb0>)
 800c364:	2200      	movs	r2, #0
 800c366:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	68ba      	ldr	r2, [r7, #8]
 800c36c:	4413      	add	r3, r2
 800c36e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c370:	2208      	movs	r2, #8
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	1a9b      	subs	r3, r3, r2
 800c376:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	f023 0307 	bic.w	r3, r3, #7
 800c37e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	4a15      	ldr	r2, [pc, #84]	@ (800c3d8 <prvHeapInit+0xb4>)
 800c384:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c386:	4b14      	ldr	r3, [pc, #80]	@ (800c3d8 <prvHeapInit+0xb4>)
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	2200      	movs	r2, #0
 800c38c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c38e:	4b12      	ldr	r3, [pc, #72]	@ (800c3d8 <prvHeapInit+0xb4>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	2200      	movs	r2, #0
 800c394:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	68fa      	ldr	r2, [r7, #12]
 800c39e:	1ad2      	subs	r2, r2, r3
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c3a4:	4b0c      	ldr	r3, [pc, #48]	@ (800c3d8 <prvHeapInit+0xb4>)
 800c3a6:	681a      	ldr	r2, [r3, #0]
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	685b      	ldr	r3, [r3, #4]
 800c3b0:	4a0a      	ldr	r2, [pc, #40]	@ (800c3dc <prvHeapInit+0xb8>)
 800c3b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	685b      	ldr	r3, [r3, #4]
 800c3b8:	4a09      	ldr	r2, [pc, #36]	@ (800c3e0 <prvHeapInit+0xbc>)
 800c3ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c3bc:	4b09      	ldr	r3, [pc, #36]	@ (800c3e4 <prvHeapInit+0xc0>)
 800c3be:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c3c2:	601a      	str	r2, [r3, #0]
}
 800c3c4:	bf00      	nop
 800c3c6:	3714      	adds	r7, #20
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ce:	4770      	bx	lr
 800c3d0:	200017dc 	.word	0x200017dc
 800c3d4:	2000dfdc 	.word	0x2000dfdc
 800c3d8:	2000dfe4 	.word	0x2000dfe4
 800c3dc:	2000dfec 	.word	0x2000dfec
 800c3e0:	2000dfe8 	.word	0x2000dfe8
 800c3e4:	2000dff0 	.word	0x2000dff0

0800c3e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c3e8:	b480      	push	{r7}
 800c3ea:	b085      	sub	sp, #20
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c3f0:	4b28      	ldr	r3, [pc, #160]	@ (800c494 <prvInsertBlockIntoFreeList+0xac>)
 800c3f2:	60fb      	str	r3, [r7, #12]
 800c3f4:	e002      	b.n	800c3fc <prvInsertBlockIntoFreeList+0x14>
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	60fb      	str	r3, [r7, #12]
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	687a      	ldr	r2, [r7, #4]
 800c402:	429a      	cmp	r2, r3
 800c404:	d8f7      	bhi.n	800c3f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	685b      	ldr	r3, [r3, #4]
 800c40e:	68ba      	ldr	r2, [r7, #8]
 800c410:	4413      	add	r3, r2
 800c412:	687a      	ldr	r2, [r7, #4]
 800c414:	429a      	cmp	r2, r3
 800c416:	d108      	bne.n	800c42a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	685a      	ldr	r2, [r3, #4]
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	685b      	ldr	r3, [r3, #4]
 800c420:	441a      	add	r2, r3
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	685b      	ldr	r3, [r3, #4]
 800c432:	68ba      	ldr	r2, [r7, #8]
 800c434:	441a      	add	r2, r3
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	429a      	cmp	r2, r3
 800c43c:	d118      	bne.n	800c470 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	681a      	ldr	r2, [r3, #0]
 800c442:	4b15      	ldr	r3, [pc, #84]	@ (800c498 <prvInsertBlockIntoFreeList+0xb0>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	429a      	cmp	r2, r3
 800c448:	d00d      	beq.n	800c466 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	685a      	ldr	r2, [r3, #4]
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	685b      	ldr	r3, [r3, #4]
 800c454:	441a      	add	r2, r3
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	681a      	ldr	r2, [r3, #0]
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	601a      	str	r2, [r3, #0]
 800c464:	e008      	b.n	800c478 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c466:	4b0c      	ldr	r3, [pc, #48]	@ (800c498 <prvInsertBlockIntoFreeList+0xb0>)
 800c468:	681a      	ldr	r2, [r3, #0]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	601a      	str	r2, [r3, #0]
 800c46e:	e003      	b.n	800c478 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681a      	ldr	r2, [r3, #0]
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c478:	68fa      	ldr	r2, [r7, #12]
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	429a      	cmp	r2, r3
 800c47e:	d002      	beq.n	800c486 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	687a      	ldr	r2, [r7, #4]
 800c484:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c486:	bf00      	nop
 800c488:	3714      	adds	r7, #20
 800c48a:	46bd      	mov	sp, r7
 800c48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c490:	4770      	bx	lr
 800c492:	bf00      	nop
 800c494:	2000dfdc 	.word	0x2000dfdc
 800c498:	2000dfe4 	.word	0x2000dfe4

0800c49c <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 800c49c:	b480      	push	{r7}
 800c49e:	b083      	sub	sp, #12
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	69db      	ldr	r3, [r3, #28]
 800c4a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4ac:	2b40      	cmp	r3, #64	@ 0x40
 800c4ae:	d101      	bne.n	800c4b4 <LL_USART_IsActiveFlag_TC+0x18>
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	e000      	b.n	800c4b6 <LL_USART_IsActiveFlag_TC+0x1a>
 800c4b4:	2300      	movs	r3, #0
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	370c      	adds	r7, #12
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c0:	4770      	bx	lr

0800c4c2 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 800c4c2:	b480      	push	{r7}
 800c4c4:	b083      	sub	sp, #12
 800c4c6:	af00      	add	r7, sp, #0
 800c4c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	69db      	ldr	r3, [r3, #28]
 800c4ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4d2:	2b80      	cmp	r3, #128	@ 0x80
 800c4d4:	d101      	bne.n	800c4da <LL_USART_IsActiveFlag_TXE+0x18>
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	e000      	b.n	800c4dc <LL_USART_IsActiveFlag_TXE+0x1a>
 800c4da:	2300      	movs	r3, #0
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	370c      	adds	r7, #12
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e6:	4770      	bx	lr

0800c4e8 <LL_USART_ClearFlag_TC>:
  * @rmtoll ICR          TCCF          LL_USART_ClearFlag_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b083      	sub	sp, #12
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2240      	movs	r2, #64	@ 0x40
 800c4f4:	621a      	str	r2, [r3, #32]
}
 800c4f6:	bf00      	nop
 800c4f8:	370c      	adds	r7, #12
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c500:	4770      	bx	lr

0800c502 <LL_USART_EnableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
{
 800c502:	b480      	push	{r7}
 800c504:	b089      	sub	sp, #36	@ 0x24
 800c506:	af00      	add	r7, sp, #0
 800c508:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	e853 3f00 	ldrex	r3, [r3]
 800c514:	60bb      	str	r3, [r7, #8]
   return(result);
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c51c:	61fb      	str	r3, [r7, #28]
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	69fa      	ldr	r2, [r7, #28]
 800c522:	61ba      	str	r2, [r7, #24]
 800c524:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c526:	6979      	ldr	r1, [r7, #20]
 800c528:	69ba      	ldr	r2, [r7, #24]
 800c52a:	e841 2300 	strex	r3, r2, [r1]
 800c52e:	613b      	str	r3, [r7, #16]
   return(result);
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d1e9      	bne.n	800c50a <LL_USART_EnableIT_TC+0x8>
}
 800c536:	bf00      	nop
 800c538:	bf00      	nop
 800c53a:	3724      	adds	r7, #36	@ 0x24
 800c53c:	46bd      	mov	sp, r7
 800c53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c542:	4770      	bx	lr

0800c544 <LL_USART_DisableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
{
 800c544:	b480      	push	{r7}
 800c546:	b089      	sub	sp, #36	@ 0x24
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	e853 3f00 	ldrex	r3, [r3]
 800c556:	60bb      	str	r3, [r7, #8]
   return(result);
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c55e:	61fb      	str	r3, [r7, #28]
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	69fa      	ldr	r2, [r7, #28]
 800c564:	61ba      	str	r2, [r7, #24]
 800c566:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c568:	6979      	ldr	r1, [r7, #20]
 800c56a:	69ba      	ldr	r2, [r7, #24]
 800c56c:	e841 2300 	strex	r3, r2, [r1]
 800c570:	613b      	str	r3, [r7, #16]
   return(result);
 800c572:	693b      	ldr	r3, [r7, #16]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d1e9      	bne.n	800c54c <LL_USART_DisableIT_TC+0x8>
}
 800c578:	bf00      	nop
 800c57a:	bf00      	nop
 800c57c:	3724      	adds	r7, #36	@ 0x24
 800c57e:	46bd      	mov	sp, r7
 800c580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c584:	4770      	bx	lr

0800c586 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 800c586:	b480      	push	{r7}
 800c588:	b089      	sub	sp, #36	@ 0x24
 800c58a:	af00      	add	r7, sp, #0
 800c58c:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	e853 3f00 	ldrex	r3, [r3]
 800c598:	60bb      	str	r3, [r7, #8]
   return(result);
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c5a0:	61fb      	str	r3, [r7, #28]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	69fa      	ldr	r2, [r7, #28]
 800c5a6:	61ba      	str	r2, [r7, #24]
 800c5a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5aa:	6979      	ldr	r1, [r7, #20]
 800c5ac:	69ba      	ldr	r2, [r7, #24]
 800c5ae:	e841 2300 	strex	r3, r2, [r1]
 800c5b2:	613b      	str	r3, [r7, #16]
   return(result);
 800c5b4:	693b      	ldr	r3, [r7, #16]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d1e9      	bne.n	800c58e <LL_USART_DisableIT_TXE+0x8>
}
 800c5ba:	bf00      	nop
 800c5bc:	bf00      	nop
 800c5be:	3724      	adds	r7, #36	@ 0x24
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c6:	4770      	bx	lr

0800c5c8 <LL_USART_IsEnabledIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_IsEnabledIT_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(const USART_TypeDef *USARTx)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b083      	sub	sp, #12
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5d8:	2b40      	cmp	r3, #64	@ 0x40
 800c5da:	d101      	bne.n	800c5e0 <LL_USART_IsEnabledIT_TC+0x18>
 800c5dc:	2301      	movs	r3, #1
 800c5de:	e000      	b.n	800c5e2 <LL_USART_IsEnabledIT_TC+0x1a>
 800c5e0:	2300      	movs	r3, #0
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	370c      	adds	r7, #12
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ec:	4770      	bx	lr

0800c5ee <LL_USART_IsEnabledIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(const USART_TypeDef *USARTx)
{
 800c5ee:	b480      	push	{r7}
 800c5f0:	b083      	sub	sp, #12
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE)) ? 1U : 0U);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5fe:	2b80      	cmp	r3, #128	@ 0x80
 800c600:	d101      	bne.n	800c606 <LL_USART_IsEnabledIT_TXE+0x18>
 800c602:	2301      	movs	r3, #1
 800c604:	e000      	b.n	800c608 <LL_USART_IsEnabledIT_TXE+0x1a>
 800c606:	2300      	movs	r3, #0
}
 800c608:	4618      	mov	r0, r3
 800c60a:	370c      	adds	r7, #12
 800c60c:	46bd      	mov	sp, r7
 800c60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c612:	4770      	bx	lr

0800c614 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800c614:	b480      	push	{r7}
 800c616:	b083      	sub	sp, #12
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
 800c61c:	460b      	mov	r3, r1
 800c61e:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 800c620:	78fa      	ldrb	r2, [r7, #3]
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800c626:	bf00      	nop
 800c628:	370c      	adds	r7, #12
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr
	...

0800c634 <uart_ring_buffer_get>:
 * @brief Get one byte from ring buffer
 * @param byte: Pointer to store the byte
 * @return 1 if success, 0 if buffer empty
 */
uint8_t uart_ring_buffer_get(uint8_t* byte)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b082      	sub	sp, #8
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
    if (uart_ring_buffer_is_empty())
 800c63c:	f000 f82e 	bl	800c69c <uart_ring_buffer_is_empty>
 800c640:	4603      	mov	r3, r0
 800c642:	2b00      	cmp	r3, #0
 800c644:	d001      	beq.n	800c64a <uart_ring_buffer_get+0x16>
    {
        return 0;
 800c646:	2300      	movs	r3, #0
 800c648:	e022      	b.n	800c690 <uart_ring_buffer_get+0x5c>
    }

    *byte = uart_ring_buffer.data[uart_ring_buffer.tail];
 800c64a:	4b13      	ldr	r3, [pc, #76]	@ (800c698 <uart_ring_buffer_get+0x64>)
 800c64c:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 800c650:	b29b      	uxth	r3, r3
 800c652:	461a      	mov	r2, r3
 800c654:	4b10      	ldr	r3, [pc, #64]	@ (800c698 <uart_ring_buffer_get+0x64>)
 800c656:	5c9a      	ldrb	r2, [r3, r2]
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	701a      	strb	r2, [r3, #0]
    uart_ring_buffer.tail = (uart_ring_buffer.tail + 1) % RING_BUFFER_SIZE;
 800c65c:	4b0e      	ldr	r3, [pc, #56]	@ (800c698 <uart_ring_buffer_get+0x64>)
 800c65e:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 800c662:	b29b      	uxth	r3, r3
 800c664:	3301      	adds	r3, #1
 800c666:	425a      	negs	r2, r3
 800c668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c66c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c670:	bf58      	it	pl
 800c672:	4253      	negpl	r3, r2
 800c674:	b29a      	uxth	r2, r3
 800c676:	4b08      	ldr	r3, [pc, #32]	@ (800c698 <uart_ring_buffer_get+0x64>)
 800c678:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
    uart_ring_buffer.count--;
 800c67c:	4b06      	ldr	r3, [pc, #24]	@ (800c698 <uart_ring_buffer_get+0x64>)
 800c67e:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 800c682:	b29b      	uxth	r3, r3
 800c684:	3b01      	subs	r3, #1
 800c686:	b29a      	uxth	r2, r3
 800c688:	4b03      	ldr	r3, [pc, #12]	@ (800c698 <uart_ring_buffer_get+0x64>)
 800c68a:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204

    return 1;
 800c68e:	2301      	movs	r3, #1
}
 800c690:	4618      	mov	r0, r3
 800c692:	3708      	adds	r7, #8
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}
 800c698:	2000dff4 	.word	0x2000dff4

0800c69c <uart_ring_buffer_is_empty>:

/**
 * @brief Check if ring buffer is empty
 */
uint8_t uart_ring_buffer_is_empty(void)
{
 800c69c:	b480      	push	{r7}
 800c69e:	af00      	add	r7, sp, #0
    return (uart_ring_buffer.count == 0);
 800c6a0:	4b06      	ldr	r3, [pc, #24]	@ (800c6bc <uart_ring_buffer_is_empty+0x20>)
 800c6a2:	f8b3 3204 	ldrh.w	r3, [r3, #516]	@ 0x204
 800c6a6:	b29b      	uxth	r3, r3
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	bf0c      	ite	eq
 800c6ac:	2301      	moveq	r3, #1
 800c6ae:	2300      	movne	r3, #0
 800c6b0:	b2db      	uxtb	r3, r3
}
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ba:	4770      	bx	lr
 800c6bc:	2000dff4 	.word	0x2000dff4

0800c6c0 <uart_IRQ_handler>:
/**
 * @brief UART interrupt handler
 * Call this in UART IRQ handler
 */
void uart_IRQ_handler(void)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b082      	sub	sp, #8
 800c6c4:	af00      	add	r7, sp, #0
    // TXE interrupt - ready to send next byte
    if (LL_USART_IsActiveFlag_TXE(USART6) && LL_USART_IsEnabledIT_TXE(USART6))
 800c6c6:	4821      	ldr	r0, [pc, #132]	@ (800c74c <uart_IRQ_handler+0x8c>)
 800c6c8:	f7ff fefb 	bl	800c4c2 <LL_USART_IsActiveFlag_TXE>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d01f      	beq.n	800c712 <uart_IRQ_handler+0x52>
 800c6d2:	481e      	ldr	r0, [pc, #120]	@ (800c74c <uart_IRQ_handler+0x8c>)
 800c6d4:	f7ff ff8b 	bl	800c5ee <LL_USART_IsEnabledIT_TXE>
 800c6d8:	4603      	mov	r3, r0
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d019      	beq.n	800c712 <uart_IRQ_handler+0x52>
    {
        uint8_t next_byte;

        if (uart_ring_buffer_get(&next_byte))
 800c6de:	1dfb      	adds	r3, r7, #7
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	f7ff ffa7 	bl	800c634 <uart_ring_buffer_get>
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d00c      	beq.n	800c706 <uart_IRQ_handler+0x46>
        {
            // Send next byte
            LL_USART_TransmitData8(USART6, next_byte);
 800c6ec:	79fb      	ldrb	r3, [r7, #7]
 800c6ee:	4619      	mov	r1, r3
 800c6f0:	4816      	ldr	r0, [pc, #88]	@ (800c74c <uart_IRQ_handler+0x8c>)
 800c6f2:	f7ff ff8f 	bl	800c614 <LL_USART_TransmitData8>
            current_tx_count++;
 800c6f6:	4b16      	ldr	r3, [pc, #88]	@ (800c750 <uart_IRQ_handler+0x90>)
 800c6f8:	881b      	ldrh	r3, [r3, #0]
 800c6fa:	b29b      	uxth	r3, r3
 800c6fc:	3301      	adds	r3, #1
 800c6fe:	b29a      	uxth	r2, r3
 800c700:	4b13      	ldr	r3, [pc, #76]	@ (800c750 <uart_IRQ_handler+0x90>)
 800c702:	801a      	strh	r2, [r3, #0]
 800c704:	e005      	b.n	800c712 <uart_IRQ_handler+0x52>
        }
        else
        {
            // No more data, wait for transmission complete
            LL_USART_DisableIT_TXE(USART6);
 800c706:	4811      	ldr	r0, [pc, #68]	@ (800c74c <uart_IRQ_handler+0x8c>)
 800c708:	f7ff ff3d 	bl	800c586 <LL_USART_DisableIT_TXE>
            LL_USART_EnableIT_TC(USART6);
 800c70c:	480f      	ldr	r0, [pc, #60]	@ (800c74c <uart_IRQ_handler+0x8c>)
 800c70e:	f7ff fef8 	bl	800c502 <LL_USART_EnableIT_TC>
        }
    }

    // TC interrupt - transmission complete
    if (LL_USART_IsActiveFlag_TC(USART6) && LL_USART_IsEnabledIT_TC(USART6))
 800c712:	480e      	ldr	r0, [pc, #56]	@ (800c74c <uart_IRQ_handler+0x8c>)
 800c714:	f7ff fec2 	bl	800c49c <LL_USART_IsActiveFlag_TC>
 800c718:	4603      	mov	r3, r0
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d011      	beq.n	800c742 <uart_IRQ_handler+0x82>
 800c71e:	480b      	ldr	r0, [pc, #44]	@ (800c74c <uart_IRQ_handler+0x8c>)
 800c720:	f7ff ff52 	bl	800c5c8 <LL_USART_IsEnabledIT_TC>
 800c724:	4603      	mov	r3, r0
 800c726:	2b00      	cmp	r3, #0
 800c728:	d00b      	beq.n	800c742 <uart_IRQ_handler+0x82>
    {
        LL_USART_ClearFlag_TC(USART6);
 800c72a:	4808      	ldr	r0, [pc, #32]	@ (800c74c <uart_IRQ_handler+0x8c>)
 800c72c:	f7ff fedc 	bl	800c4e8 <LL_USART_ClearFlag_TC>
        LL_USART_DisableIT_TC(USART6);
 800c730:	4806      	ldr	r0, [pc, #24]	@ (800c74c <uart_IRQ_handler+0x8c>)
 800c732:	f7ff ff07 	bl	800c544 <LL_USART_DisableIT_TC>

        // Mark as not busy
        uart_tx_busy = 0;
 800c736:	4b07      	ldr	r3, [pc, #28]	@ (800c754 <uart_IRQ_handler+0x94>)
 800c738:	2200      	movs	r2, #0
 800c73a:	701a      	strb	r2, [r3, #0]
        current_tx_count = 0;
 800c73c:	4b04      	ldr	r3, [pc, #16]	@ (800c750 <uart_IRQ_handler+0x90>)
 800c73e:	2200      	movs	r2, #0
 800c740:	801a      	strh	r2, [r3, #0]
    }
}
 800c742:	bf00      	nop
 800c744:	3708      	adds	r7, #8
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}
 800c74a:	bf00      	nop
 800c74c:	40011400 	.word	0x40011400
 800c750:	2000e1fc 	.word	0x2000e1fc
 800c754:	2000e1fa 	.word	0x2000e1fa

0800c758 <Queue_Init>:
 * @param queue: Con tr ti cu trc hng i
 * @param buffer: Buffer  lu d liu
 * @param size: Kch thc buffer
 * @return true nu thnh cng
 */
bool Queue_Init(Queuex_t* queue, uint8_t* buffer, uint32_t size) {
 800c758:	b580      	push	{r7, lr}
 800c75a:	b084      	sub	sp, #16
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	60f8      	str	r0, [r7, #12]
 800c760:	60b9      	str	r1, [r7, #8]
 800c762:	607a      	str	r2, [r7, #4]
    if (queue == NULL || buffer == NULL || size == 0) {
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d005      	beq.n	800c776 <Queue_Init+0x1e>
 800c76a:	68bb      	ldr	r3, [r7, #8]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d002      	beq.n	800c776 <Queue_Init+0x1e>
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d101      	bne.n	800c77a <Queue_Init+0x22>
        return false;
 800c776:	2300      	movs	r3, #0
 800c778:	e011      	b.n	800c79e <Queue_Init+0x46>
    }

    queue->buffer = buffer;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	68ba      	ldr	r2, [r7, #8]
 800c77e:	601a      	str	r2, [r3, #0]
    queue->size = size;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	687a      	ldr	r2, [r7, #4]
 800c784:	605a      	str	r2, [r3, #4]
    queue->head = 0;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	2200      	movs	r2, #0
 800c78a:	609a      	str	r2, [r3, #8]
    queue->tail = 0;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	2200      	movs	r2, #0
 800c790:	60da      	str	r2, [r3, #12]

    // Xa buffer
    memset(buffer, 0, size);
 800c792:	687a      	ldr	r2, [r7, #4]
 800c794:	2100      	movs	r1, #0
 800c796:	68b8      	ldr	r0, [r7, #8]
 800c798:	f001 ff8f 	bl	800e6ba <memset>

    return true;
 800c79c:	2301      	movs	r3, #1
}
 800c79e:	4618      	mov	r0, r3
 800c7a0:	3710      	adds	r7, #16
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}

0800c7a6 <Queue_Push_Buffer>:
 * @param data: Con tr ti d liu
 * @param len: S byte cn y
 * @return S byte thc t  y vo
 */
uint32_t Queue_Push_Buffer(Queuex_t* queue, const uint8_t* data, uint32_t len)
{
 800c7a6:	b580      	push	{r7, lr}
 800c7a8:	b088      	sub	sp, #32
 800c7aa:	af00      	add	r7, sp, #0
 800c7ac:	60f8      	str	r0, [r7, #12]
 800c7ae:	60b9      	str	r1, [r7, #8]
 800c7b0:	607a      	str	r2, [r7, #4]
    if (queue == NULL || data == NULL || len == 0)
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d005      	beq.n	800c7c4 <Queue_Push_Buffer+0x1e>
 800c7b8:	68bb      	ldr	r3, [r7, #8]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d002      	beq.n	800c7c4 <Queue_Push_Buffer+0x1e>
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d101      	bne.n	800c7c8 <Queue_Push_Buffer+0x22>
    {
        return 0;
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	e045      	b.n	800c854 <Queue_Push_Buffer+0xae>
    }

    uint32_t free_space = Queue_Free_Space(queue);
 800c7c8:	68f8      	ldr	r0, [r7, #12]
 800c7ca:	f000 f896 	bl	800c8fa <Queue_Free_Space>
 800c7ce:	61f8      	str	r0, [r7, #28]
    uint32_t to_push = (len > free_space) ? free_space : len;
 800c7d0:	687a      	ldr	r2, [r7, #4]
 800c7d2:	69fb      	ldr	r3, [r7, #28]
 800c7d4:	4293      	cmp	r3, r2
 800c7d6:	bf28      	it	cs
 800c7d8:	4613      	movcs	r3, r2
 800c7da:	61bb      	str	r3, [r7, #24]
//    for (uint32_t i = 0; i < to_push; i++) {
//        queue->buffer[queue->head] = data[i];
//        queue->head = (queue->head + 1) % queue->size;

    // V tr bt u
    uint32_t first_chunk = queue->size - queue->head;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	685a      	ldr	r2, [r3, #4]
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	689b      	ldr	r3, [r3, #8]
 800c7e4:	1ad3      	subs	r3, r2, r3
 800c7e6:	617b      	str	r3, [r7, #20]
    if (first_chunk > to_push)
 800c7e8:	697a      	ldr	r2, [r7, #20]
 800c7ea:	69bb      	ldr	r3, [r7, #24]
 800c7ec:	429a      	cmp	r2, r3
 800c7ee:	d90c      	bls.n	800c80a <Queue_Push_Buffer+0x64>
    {
        first_chunk = to_push;
 800c7f0:	69bb      	ldr	r3, [r7, #24]
 800c7f2:	617b      	str	r3, [r7, #20]
        memcpy(&queue->buffer[queue->head], data, first_chunk);
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681a      	ldr	r2, [r3, #0]
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	689b      	ldr	r3, [r3, #8]
 800c7fc:	4413      	add	r3, r2
 800c7fe:	697a      	ldr	r2, [r7, #20]
 800c800:	68b9      	ldr	r1, [r7, #8]
 800c802:	4618      	mov	r0, r3
 800c804:	f002 f847 	bl	800e896 <memcpy>
 800c808:	e016      	b.n	800c838 <Queue_Push_Buffer+0x92>
    }
    else
    {
		memcpy(&queue->buffer[queue->head], data, first_chunk); // Copy phn u
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	681a      	ldr	r2, [r3, #0]
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	689b      	ldr	r3, [r3, #8]
 800c812:	4413      	add	r3, r2
 800c814:	697a      	ldr	r2, [r7, #20]
 800c816:	68b9      	ldr	r1, [r7, #8]
 800c818:	4618      	mov	r0, r3
 800c81a:	f002 f83c 	bl	800e896 <memcpy>
	    uint32_t second_chunk = to_push - first_chunk;
 800c81e:	69ba      	ldr	r2, [r7, #24]
 800c820:	697b      	ldr	r3, [r7, #20]
 800c822:	1ad3      	subs	r3, r2, r3
 800c824:	613b      	str	r3, [r7, #16]
	    memcpy(queue->buffer, data + first_chunk, second_chunk); // Copy phn cn li
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	6818      	ldr	r0, [r3, #0]
 800c82a:	68ba      	ldr	r2, [r7, #8]
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	4413      	add	r3, r2
 800c830:	693a      	ldr	r2, [r7, #16]
 800c832:	4619      	mov	r1, r3
 800c834:	f002 f82f 	bl	800e896 <memcpy>
    }

    // Cp nht head
    queue->head = (queue->head + to_push) % queue->size;
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	689a      	ldr	r2, [r3, #8]
 800c83c:	69bb      	ldr	r3, [r7, #24]
 800c83e:	4413      	add	r3, r2
 800c840:	68fa      	ldr	r2, [r7, #12]
 800c842:	6852      	ldr	r2, [r2, #4]
 800c844:	fbb3 f1f2 	udiv	r1, r3, r2
 800c848:	fb01 f202 	mul.w	r2, r1, r2
 800c84c:	1a9a      	subs	r2, r3, r2
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	609a      	str	r2, [r3, #8]

    return to_push;
 800c852:	69bb      	ldr	r3, [r7, #24]
}
 800c854:	4618      	mov	r0, r3
 800c856:	3720      	adds	r7, #32
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}

0800c85c <Queue_Pop>:
 * @brief Ly mt byte t hng i
 * @param queue: Con tr ti hng i
 * @param data: Con tr  lu byte ly ra
 * @return true nu thnh cng
 */
bool Queue_Pop(Queuex_t* queue, uint8_t* data) {
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b082      	sub	sp, #8
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
 800c864:	6039      	str	r1, [r7, #0]
    if (queue == NULL || data == NULL || Queue_Is_Empty(queue)) {
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d008      	beq.n	800c87e <Queue_Pop+0x22>
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d005      	beq.n	800c87e <Queue_Pop+0x22>
 800c872:	6878      	ldr	r0, [r7, #4]
 800c874:	f000 f856 	bl	800c924 <Queue_Is_Empty>
 800c878:	4603      	mov	r3, r0
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d001      	beq.n	800c882 <Queue_Pop+0x26>
        return false;
 800c87e:	2300      	movs	r3, #0
 800c880:	e014      	b.n	800c8ac <Queue_Pop+0x50>
    }

    *data = queue->buffer[queue->tail];
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681a      	ldr	r2, [r3, #0]
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	68db      	ldr	r3, [r3, #12]
 800c88a:	4413      	add	r3, r2
 800c88c:	781a      	ldrb	r2, [r3, #0]
 800c88e:	683b      	ldr	r3, [r7, #0]
 800c890:	701a      	strb	r2, [r3, #0]
    queue->tail = (queue->tail + 1) % queue->size;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	68db      	ldr	r3, [r3, #12]
 800c896:	3301      	adds	r3, #1
 800c898:	687a      	ldr	r2, [r7, #4]
 800c89a:	6852      	ldr	r2, [r2, #4]
 800c89c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c8a0:	fb01 f202 	mul.w	r2, r1, r2
 800c8a4:	1a9a      	subs	r2, r3, r2
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	60da      	str	r2, [r3, #12]

    return true;
 800c8aa:	2301      	movs	r3, #1
}
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	3708      	adds	r7, #8
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}

0800c8b4 <Queue_Available>:
/**
 * @brief Ly s byte c sn trong hng i
 * @param queue: Con tr ti hng i
 * @return S byte c sn
 */
uint32_t Queue_Available(Queuex_t* queue) {
 800c8b4:	b480      	push	{r7}
 800c8b6:	b083      	sub	sp, #12
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
    if (queue == NULL) {
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d101      	bne.n	800c8c6 <Queue_Available+0x12>
        return 0;
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	e013      	b.n	800c8ee <Queue_Available+0x3a>
    }

    if (queue->head >= queue->tail) {
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	689a      	ldr	r2, [r3, #8]
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	68db      	ldr	r3, [r3, #12]
 800c8ce:	429a      	cmp	r2, r3
 800c8d0:	d305      	bcc.n	800c8de <Queue_Available+0x2a>
        return queue->head - queue->tail;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	689a      	ldr	r2, [r3, #8]
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	68db      	ldr	r3, [r3, #12]
 800c8da:	1ad3      	subs	r3, r2, r3
 800c8dc:	e007      	b.n	800c8ee <Queue_Available+0x3a>
    } else {
        return queue->size - queue->tail + queue->head;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	685a      	ldr	r2, [r3, #4]
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	68db      	ldr	r3, [r3, #12]
 800c8e6:	1ad2      	subs	r2, r2, r3
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	689b      	ldr	r3, [r3, #8]
 800c8ec:	4413      	add	r3, r2
    }
}
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	370c      	adds	r7, #12
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f8:	4770      	bx	lr

0800c8fa <Queue_Free_Space>:
/**
 * @brief Ly s byte trng trong hng i
 * @param queue: Con tr ti hng i
 * @return S byte trng
 */
uint32_t Queue_Free_Space(Queuex_t* queue) {
 800c8fa:	b590      	push	{r4, r7, lr}
 800c8fc:	b083      	sub	sp, #12
 800c8fe:	af00      	add	r7, sp, #0
 800c900:	6078      	str	r0, [r7, #4]
    if (queue == NULL) {
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d101      	bne.n	800c90c <Queue_Free_Space+0x12>
        return 0;
 800c908:	2300      	movs	r3, #0
 800c90a:	e007      	b.n	800c91c <Queue_Free_Space+0x22>
    }

    return queue->size - 1 - Queue_Available(queue);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	685c      	ldr	r4, [r3, #4]
 800c910:	6878      	ldr	r0, [r7, #4]
 800c912:	f7ff ffcf 	bl	800c8b4 <Queue_Available>
 800c916:	4603      	mov	r3, r0
 800c918:	1ae3      	subs	r3, r4, r3
 800c91a:	3b01      	subs	r3, #1
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	370c      	adds	r7, #12
 800c920:	46bd      	mov	sp, r7
 800c922:	bd90      	pop	{r4, r7, pc}

0800c924 <Queue_Is_Empty>:
/**
 * @brief Kim tra hng i c rng khng
 * @param queue: Con tr ti hng i
 * @return true nu rng
 */
bool Queue_Is_Empty(Queuex_t* queue) {
 800c924:	b480      	push	{r7}
 800c926:	b083      	sub	sp, #12
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
    if (queue == NULL) {
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d101      	bne.n	800c936 <Queue_Is_Empty+0x12>
        return true;
 800c932:	2301      	movs	r3, #1
 800c934:	e008      	b.n	800c948 <Queue_Is_Empty+0x24>
    }

    return queue->head == queue->tail;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	689a      	ldr	r2, [r3, #8]
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	68db      	ldr	r3, [r3, #12]
 800c93e:	429a      	cmp	r2, r3
 800c940:	bf0c      	ite	eq
 800c942:	2301      	moveq	r3, #1
 800c944:	2300      	movne	r3, #0
 800c946:	b2db      	uxtb	r3, r3
}
 800c948:	4618      	mov	r0, r3
 800c94a:	370c      	adds	r7, #12
 800c94c:	46bd      	mov	sp, r7
 800c94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c952:	4770      	bx	lr

0800c954 <Queue_Get_Header_Index>:
    }
    return &queue->buffer[queue->head];
}

uint32_t Queue_Get_Header_Index(Queuex_t* queue)
{
 800c954:	b480      	push	{r7}
 800c956:	b083      	sub	sp, #12
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
    if (queue == NULL)
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d101      	bne.n	800c966 <Queue_Get_Header_Index+0x12>
    {
        return 0;
 800c962:	2300      	movs	r3, #0
 800c964:	e001      	b.n	800c96a <Queue_Get_Header_Index+0x16>
    }
    return queue->head;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	689b      	ldr	r3, [r3, #8]
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	370c      	adds	r7, #12
 800c96e:	46bd      	mov	sp, r7
 800c970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c974:	4770      	bx	lr

0800c976 <Queue_Set_Header_Position>:

uint32_t Queue_Set_Header_Position(Queuex_t* queue, uint32_t index)
{
 800c976:	b480      	push	{r7}
 800c978:	b083      	sub	sp, #12
 800c97a:	af00      	add	r7, sp, #0
 800c97c:	6078      	str	r0, [r7, #4]
 800c97e:	6039      	str	r1, [r7, #0]
    if (queue == NULL || index >= queue->size)
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d004      	beq.n	800c990 <Queue_Set_Header_Position+0x1a>
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	685b      	ldr	r3, [r3, #4]
 800c98a:	683a      	ldr	r2, [r7, #0]
 800c98c:	429a      	cmp	r2, r3
 800c98e:	d301      	bcc.n	800c994 <Queue_Set_Header_Position+0x1e>
    {
        return 0;
 800c990:	2300      	movs	r3, #0
 800c992:	e004      	b.n	800c99e <Queue_Set_Header_Position+0x28>
    }
    queue->head = index;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	683a      	ldr	r2, [r7, #0]
 800c998:	609a      	str	r2, [r3, #8]
    return queue->head;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	689b      	ldr	r3, [r3, #8]
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	370c      	adds	r7, #12
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a8:	4770      	bx	lr

0800c9aa <Queue_Get_Tail_Address>:

uint8_t* Queue_Get_Tail_Address(Queuex_t* queue)
{
 800c9aa:	b480      	push	{r7}
 800c9ac:	b083      	sub	sp, #12
 800c9ae:	af00      	add	r7, sp, #0
 800c9b0:	6078      	str	r0, [r7, #4]
    if (queue == NULL)
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d101      	bne.n	800c9bc <Queue_Get_Tail_Address+0x12>
    {
        return NULL;
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	e004      	b.n	800c9c6 <Queue_Get_Tail_Address+0x1c>
    }
    return &queue->buffer[queue->tail];
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681a      	ldr	r2, [r3, #0]
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	68db      	ldr	r3, [r3, #12]
 800c9c4:	4413      	add	r3, r2
}
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	370c      	adds	r7, #12
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d0:	4770      	bx	lr

0800c9d2 <Queue_Get_Tail_Index>:

uint32_t Queue_Get_Tail_Index(Queuex_t* queue)
{
 800c9d2:	b480      	push	{r7}
 800c9d4:	b083      	sub	sp, #12
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	6078      	str	r0, [r7, #4]
    if (queue == NULL)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d101      	bne.n	800c9e4 <Queue_Get_Tail_Index+0x12>
    {
        return 0;
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	e001      	b.n	800c9e8 <Queue_Get_Tail_Index+0x16>
    }
    return queue->tail;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	68db      	ldr	r3, [r3, #12]
}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	370c      	adds	r7, #12
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f2:	4770      	bx	lr

0800c9f4 <Queue_Set_Tail_Position>:

uint32_t Queue_Set_Tail_Position(Queuex_t* queue, uint32_t index)
{
 800c9f4:	b480      	push	{r7}
 800c9f6:	b083      	sub	sp, #12
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
 800c9fc:	6039      	str	r1, [r7, #0]
    if (queue == NULL || index >= queue->size)
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d004      	beq.n	800ca0e <Queue_Set_Tail_Position+0x1a>
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	685b      	ldr	r3, [r3, #4]
 800ca08:	683a      	ldr	r2, [r7, #0]
 800ca0a:	429a      	cmp	r2, r3
 800ca0c:	d301      	bcc.n	800ca12 <Queue_Set_Tail_Position+0x1e>
    {
        return 0;
 800ca0e:	2300      	movs	r3, #0
 800ca10:	e004      	b.n	800ca1c <Queue_Set_Tail_Position+0x28>
    }
    queue->tail = index;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	683a      	ldr	r2, [r7, #0]
 800ca16:	60da      	str	r2, [r3, #12]
    return queue->tail;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	68db      	ldr	r3, [r3, #12]
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	370c      	adds	r7, #12
 800ca20:	46bd      	mov	sp, r7
 800ca22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca26:	4770      	bx	lr

0800ca28 <File_Init>:
FileState_t current_file_state = FILE_STATE_GET_SIZE;
volatile FileInfoStruct_t current_file;


void File_Init(void)
{
 800ca28:	b480      	push	{r7}
 800ca2a:	af00      	add	r7, sp, #0
	current_file.size = 0;
 800ca2c:	4b0f      	ldr	r3, [pc, #60]	@ (800ca6c <File_Init+0x44>)
 800ca2e:	2200      	movs	r2, #0
 800ca30:	601a      	str	r2, [r3, #0]
	current_file.received_crc = 0;
 800ca32:	4b0e      	ldr	r3, [pc, #56]	@ (800ca6c <File_Init+0x44>)
 800ca34:	2200      	movs	r2, #0
 800ca36:	605a      	str	r2, [r3, #4]
	current_file.calculated_crc = 0;
 800ca38:	4b0c      	ldr	r3, [pc, #48]	@ (800ca6c <File_Init+0x44>)
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	609a      	str	r2, [r3, #8]
	current_file.size_received = 0;
 800ca3e:	4b0b      	ldr	r3, [pc, #44]	@ (800ca6c <File_Init+0x44>)
 800ca40:	2200      	movs	r2, #0
 800ca42:	60da      	str	r2, [r3, #12]
	current_file.start_file_index = 0;
 800ca44:	4b09      	ldr	r3, [pc, #36]	@ (800ca6c <File_Init+0x44>)
 800ca46:	2200      	movs	r2, #0
 800ca48:	611a      	str	r2, [r3, #16]
	current_file.end_file_index = 0;
 800ca4a:	4b08      	ldr	r3, [pc, #32]	@ (800ca6c <File_Init+0x44>)
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	615a      	str	r2, [r3, #20]
	current_file.is_valid = 0;
 800ca50:	4b06      	ldr	r3, [pc, #24]	@ (800ca6c <File_Init+0x44>)
 800ca52:	2200      	movs	r2, #0
 800ca54:	761a      	strb	r2, [r3, #24]
	current_file.data = NULL;
 800ca56:	4b05      	ldr	r3, [pc, #20]	@ (800ca6c <File_Init+0x44>)
 800ca58:	2200      	movs	r2, #0
 800ca5a:	61da      	str	r2, [r3, #28]
	current_file_state = FILE_STATE_GET_SIZE;
 800ca5c:	4b04      	ldr	r3, [pc, #16]	@ (800ca70 <File_Init+0x48>)
 800ca5e:	2200      	movs	r2, #0
 800ca60:	701a      	strb	r2, [r3, #0]
}
 800ca62:	bf00      	nop
 800ca64:	46bd      	mov	sp, r7
 800ca66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6a:	4770      	bx	lr
 800ca6c:	2000e210 	.word	0x2000e210
 800ca70:	2000e20d 	.word	0x2000e20d

0800ca74 <Send_Response>:




//// Utility function to send response safely
static void Send_Response(const char* response) {
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b082      	sub	sp, #8
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
   CDC_Transmit_FS((uint8_t*)response, strlen(response));
 800ca7c:	6878      	ldr	r0, [r7, #4]
 800ca7e:	f7f3 fc27 	bl	80002d0 <strlen>
 800ca82:	4603      	mov	r3, r0
 800ca84:	b29b      	uxth	r3, r3
 800ca86:	4619      	mov	r1, r3
 800ca88:	6878      	ldr	r0, [r7, #4]
 800ca8a:	f000 fb1d 	bl	800d0c8 <CDC_Transmit_FS>
}
 800ca8e:	bf00      	nop
 800ca90:	3708      	adds	r7, #8
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
	...

0800ca98 <Task_Command>:
/**
 * @brief Main USB data processing task - ONLY this task processes USB queue
 * This task has exclusive access to USB_Queue_Pop to prevent race conditions
 */
void Task_Command(void *pvParameters)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b084      	sub	sp, #16
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
    static uint8_t cmd_buf[32];
    static uint8_t cmd_index = 0;

    for (;;)
    {
    	if(uxTaskPriorityGet(hTaskCommand) == 2)
 800caa0:	4b31      	ldr	r3, [pc, #196]	@ (800cb68 <Task_Command+0xd0>)
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	4618      	mov	r0, r3
 800caa6:	f7fd ff2f 	bl	800a908 <uxTaskPriorityGet>
 800caaa:	4603      	mov	r3, r0
 800caac:	2b02      	cmp	r3, #2
 800caae:	d105      	bne.n	800cabc <Task_Command+0x24>
    	{
    		vTaskPrioritySet(hTaskCommand, 4);
 800cab0:	4b2d      	ldr	r3, [pc, #180]	@ (800cb68 <Task_Command+0xd0>)
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	2104      	movs	r1, #4
 800cab6:	4618      	mov	r0, r3
 800cab8:	f7fd ff40 	bl	800a93c <vTaskPrioritySet>
    	}

		if (current_device_state == STATE_WAIT_COMMAND)
 800cabc:	4b2b      	ldr	r3, [pc, #172]	@ (800cb6c <Task_Command+0xd4>)
 800cabe:	781b      	ldrb	r3, [r3, #0]
 800cac0:	b2db      	uxtb	r3, r3
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d14b      	bne.n	800cb5e <Task_Command+0xc6>
		{
			if (Queue_Pop(&usb_rx_cmd_queue, &byte))
 800cac6:	f107 030f 	add.w	r3, r7, #15
 800caca:	4619      	mov	r1, r3
 800cacc:	4828      	ldr	r0, [pc, #160]	@ (800cb70 <Task_Command+0xd8>)
 800cace:	f7ff fec5 	bl	800c85c <Queue_Pop>
 800cad2:	4603      	mov	r3, r0
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d042      	beq.n	800cb5e <Task_Command+0xc6>
			{
				if (byte == '\n')
 800cad8:	7bfb      	ldrb	r3, [r7, #15]
 800cada:	2b0a      	cmp	r3, #10
 800cadc:	d131      	bne.n	800cb42 <Task_Command+0xaa>
				{
					cmd_buf[cmd_index] = '\0';
 800cade:	4b25      	ldr	r3, [pc, #148]	@ (800cb74 <Task_Command+0xdc>)
 800cae0:	781b      	ldrb	r3, [r3, #0]
 800cae2:	461a      	mov	r2, r3
 800cae4:	4b24      	ldr	r3, [pc, #144]	@ (800cb78 <Task_Command+0xe0>)
 800cae6:	2100      	movs	r1, #0
 800cae8:	5499      	strb	r1, [r3, r2]
					cmd_index = 0;
 800caea:	4b22      	ldr	r3, [pc, #136]	@ (800cb74 <Task_Command+0xdc>)
 800caec:	2200      	movs	r2, #0
 800caee:	701a      	strb	r2, [r3, #0]

					if (strcmp((char*)cmd_buf, "SEND") == 0)
 800caf0:	4922      	ldr	r1, [pc, #136]	@ (800cb7c <Task_Command+0xe4>)
 800caf2:	4821      	ldr	r0, [pc, #132]	@ (800cb78 <Task_Command+0xe0>)
 800caf4:	f7f3 fb8c 	bl	8000210 <strcmp>
 800caf8:	4603      	mov	r3, r0
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d10c      	bne.n	800cb18 <Task_Command+0x80>
					{
						current_device_state = STATE_RECEIVE_IMAGE;
 800cafe:	4b1b      	ldr	r3, [pc, #108]	@ (800cb6c <Task_Command+0xd4>)
 800cb00:	2201      	movs	r2, #1
 800cb02:	701a      	strb	r2, [r3, #0]
						Send_Response("READY\n");
 800cb04:	481e      	ldr	r0, [pc, #120]	@ (800cb80 <Task_Command+0xe8>)
 800cb06:	f7ff ffb5 	bl	800ca74 <Send_Response>
						vTaskPrioritySet(hTaskReceive, 5);
 800cb0a:	4b1e      	ldr	r3, [pc, #120]	@ (800cb84 <Task_Command+0xec>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	2105      	movs	r1, #5
 800cb10:	4618      	mov	r0, r3
 800cb12:	f7fd ff13 	bl	800a93c <vTaskPrioritySet>
 800cb16:	e022      	b.n	800cb5e <Task_Command+0xc6>
					}
					else if (strcmp((char*)cmd_buf, "GET") == 0)   // X l gi file  y
 800cb18:	491b      	ldr	r1, [pc, #108]	@ (800cb88 <Task_Command+0xf0>)
 800cb1a:	4817      	ldr	r0, [pc, #92]	@ (800cb78 <Task_Command+0xe0>)
 800cb1c:	f7f3 fb78 	bl	8000210 <strcmp>
 800cb20:	4603      	mov	r3, r0
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d109      	bne.n	800cb3a <Task_Command+0xa2>
					{
						current_device_state = STATE_SEND_IMAGE;
 800cb26:	4b11      	ldr	r3, [pc, #68]	@ (800cb6c <Task_Command+0xd4>)
 800cb28:	2202      	movs	r2, #2
 800cb2a:	701a      	strb	r2, [r3, #0]
						vTaskPrioritySet(hTaskSend, 5);
 800cb2c:	4b17      	ldr	r3, [pc, #92]	@ (800cb8c <Task_Command+0xf4>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	2105      	movs	r1, #5
 800cb32:	4618      	mov	r0, r3
 800cb34:	f7fd ff02 	bl	800a93c <vTaskPrioritySet>
 800cb38:	e011      	b.n	800cb5e <Task_Command+0xc6>
					}
					else
					{
						Send_Response("ERR:UNKNOWN_CMD\n");
 800cb3a:	4815      	ldr	r0, [pc, #84]	@ (800cb90 <Task_Command+0xf8>)
 800cb3c:	f7ff ff9a 	bl	800ca74 <Send_Response>
 800cb40:	e00d      	b.n	800cb5e <Task_Command+0xc6>
					}
				}
				else
				{
					if (cmd_index < sizeof(cmd_buf) - 1)
 800cb42:	4b0c      	ldr	r3, [pc, #48]	@ (800cb74 <Task_Command+0xdc>)
 800cb44:	781b      	ldrb	r3, [r3, #0]
 800cb46:	2b1e      	cmp	r3, #30
 800cb48:	d809      	bhi.n	800cb5e <Task_Command+0xc6>
					{
						cmd_buf[cmd_index++] = byte;
 800cb4a:	4b0a      	ldr	r3, [pc, #40]	@ (800cb74 <Task_Command+0xdc>)
 800cb4c:	781b      	ldrb	r3, [r3, #0]
 800cb4e:	1c5a      	adds	r2, r3, #1
 800cb50:	b2d1      	uxtb	r1, r2
 800cb52:	4a08      	ldr	r2, [pc, #32]	@ (800cb74 <Task_Command+0xdc>)
 800cb54:	7011      	strb	r1, [r2, #0]
 800cb56:	461a      	mov	r2, r3
 800cb58:	7bf9      	ldrb	r1, [r7, #15]
 800cb5a:	4b07      	ldr	r3, [pc, #28]	@ (800cb78 <Task_Command+0xe0>)
 800cb5c:	5499      	strb	r1, [r3, r2]
					}
				}
			}
		}

		vTaskDelay(pdMS_TO_TICKS(1));
 800cb5e:	2001      	movs	r0, #1
 800cb60:	f7fd fe9a 	bl	800a898 <vTaskDelay>
    	if(uxTaskPriorityGet(hTaskCommand) == 2)
 800cb64:	e79c      	b.n	800caa0 <Task_Command+0x8>
 800cb66:	bf00      	nop
 800cb68:	2000e200 	.word	0x2000e200
 800cb6c:	2000e20c 	.word	0x2000e20c
 800cb70:	200003e4 	.word	0x200003e4
 800cb74:	2000e23d 	.word	0x2000e23d
 800cb78:	2000e240 	.word	0x2000e240
 800cb7c:	080104c0 	.word	0x080104c0
 800cb80:	080104c8 	.word	0x080104c8
 800cb84:	2000e204 	.word	0x2000e204
 800cb88:	080104d0 	.word	0x080104d0
 800cb8c:	2000e208 	.word	0x2000e208
 800cb90:	080104d4 	.word	0x080104d4

0800cb94 <Task_Receive>:
uint8_t file_size_index = 0;
uint8_t file_crc_bytes[4] = {0};
uint8_t file_crc_index = 0;

void Task_Receive(void *pvParameters)
{
 800cb94:	b590      	push	{r4, r7, lr}
 800cb96:	b085      	sub	sp, #20
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
    uint8_t byte;
    for (;;)
    {
        if(current_device_state == STATE_RECEIVE_IMAGE)
 800cb9c:	4b6d      	ldr	r3, [pc, #436]	@ (800cd54 <Task_Receive+0x1c0>)
 800cb9e:	781b      	ldrb	r3, [r3, #0]
 800cba0:	b2db      	uxtb	r3, r3
 800cba2:	2b01      	cmp	r3, #1
 800cba4:	d1fa      	bne.n	800cb9c <Task_Receive+0x8>
        {
        	if(Queue_Pop(&usb_rx_file_queue, &byte))
 800cba6:	f107 030f 	add.w	r3, r7, #15
 800cbaa:	4619      	mov	r1, r3
 800cbac:	486a      	ldr	r0, [pc, #424]	@ (800cd58 <Task_Receive+0x1c4>)
 800cbae:	f7ff fe55 	bl	800c85c <Queue_Pop>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d0f1      	beq.n	800cb9c <Task_Receive+0x8>
        	{
        		switch(current_file_state)
 800cbb8:	4b68      	ldr	r3, [pc, #416]	@ (800cd5c <Task_Receive+0x1c8>)
 800cbba:	781b      	ldrb	r3, [r3, #0]
 800cbbc:	2b02      	cmp	r3, #2
 800cbbe:	f000 80c3 	beq.w	800cd48 <Task_Receive+0x1b4>
 800cbc2:	2b02      	cmp	r3, #2
 800cbc4:	dcea      	bgt.n	800cb9c <Task_Receive+0x8>
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d002      	beq.n	800cbd0 <Task_Receive+0x3c>
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	d070      	beq.n	800ccb0 <Task_Receive+0x11c>
 800cbce:	e0c0      	b.n	800cd52 <Task_Receive+0x1be>
        		{
        			case FILE_STATE_GET_SIZE:
        				Timer_Start_Counter();
 800cbd0:	f7f4 f9e6 	bl	8000fa0 <Timer_Start_Counter>
        	            file_size_bytes[file_size_index++] = byte;
 800cbd4:	4b62      	ldr	r3, [pc, #392]	@ (800cd60 <Task_Receive+0x1cc>)
 800cbd6:	781b      	ldrb	r3, [r3, #0]
 800cbd8:	1c5a      	adds	r2, r3, #1
 800cbda:	b2d1      	uxtb	r1, r2
 800cbdc:	4a60      	ldr	r2, [pc, #384]	@ (800cd60 <Task_Receive+0x1cc>)
 800cbde:	7011      	strb	r1, [r2, #0]
 800cbe0:	461a      	mov	r2, r3
 800cbe2:	7bf9      	ldrb	r1, [r7, #15]
 800cbe4:	4b5f      	ldr	r3, [pc, #380]	@ (800cd64 <Task_Receive+0x1d0>)
 800cbe6:	5499      	strb	r1, [r3, r2]
        	            if (file_size_index >= 4)
 800cbe8:	4b5d      	ldr	r3, [pc, #372]	@ (800cd60 <Task_Receive+0x1cc>)
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	2b03      	cmp	r3, #3
 800cbee:	f240 80ad 	bls.w	800cd4c <Task_Receive+0x1b8>
        	            {
        	                current_file.size = file_size_bytes[0] |
 800cbf2:	4b5c      	ldr	r3, [pc, #368]	@ (800cd64 <Task_Receive+0x1d0>)
 800cbf4:	781b      	ldrb	r3, [r3, #0]
 800cbf6:	461a      	mov	r2, r3
        	                                   (file_size_bytes[1] << 8) |
 800cbf8:	4b5a      	ldr	r3, [pc, #360]	@ (800cd64 <Task_Receive+0x1d0>)
 800cbfa:	785b      	ldrb	r3, [r3, #1]
 800cbfc:	021b      	lsls	r3, r3, #8
        	                current_file.size = file_size_bytes[0] |
 800cbfe:	431a      	orrs	r2, r3
        	                                   (file_size_bytes[2] << 16) |
 800cc00:	4b58      	ldr	r3, [pc, #352]	@ (800cd64 <Task_Receive+0x1d0>)
 800cc02:	789b      	ldrb	r3, [r3, #2]
 800cc04:	041b      	lsls	r3, r3, #16
        	                                   (file_size_bytes[1] << 8) |
 800cc06:	431a      	orrs	r2, r3
        	                                   (file_size_bytes[3] << 24);
 800cc08:	4b56      	ldr	r3, [pc, #344]	@ (800cd64 <Task_Receive+0x1d0>)
 800cc0a:	78db      	ldrb	r3, [r3, #3]
 800cc0c:	061b      	lsls	r3, r3, #24
        	                                   (file_size_bytes[2] << 16) |
 800cc0e:	4313      	orrs	r3, r2
 800cc10:	461a      	mov	r2, r3
        	                current_file.size = file_size_bytes[0] |
 800cc12:	4b55      	ldr	r3, [pc, #340]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc14:	601a      	str	r2, [r3, #0]
        	                if (current_file.size > SIZE_FILE_MAX)
 800cc16:	4b54      	ldr	r3, [pc, #336]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	4a54      	ldr	r2, [pc, #336]	@ (800cd6c <Task_Receive+0x1d8>)
 800cc1c:	4293      	cmp	r3, r2
 800cc1e:	d90c      	bls.n	800cc3a <Task_Receive+0xa6>
        	                {
        	                	current_file.size = 0;
 800cc20:	4b51      	ldr	r3, [pc, #324]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc22:	2200      	movs	r2, #0
 800cc24:	601a      	str	r2, [r3, #0]
        	                	current_device_state = STATE_WAIT_COMMAND;
 800cc26:	4b4b      	ldr	r3, [pc, #300]	@ (800cd54 <Task_Receive+0x1c0>)
 800cc28:	2200      	movs	r2, #0
 800cc2a:	701a      	strb	r2, [r3, #0]
			                	vTaskPrioritySet(hTaskReceive, 3);
 800cc2c:	4b50      	ldr	r3, [pc, #320]	@ (800cd70 <Task_Receive+0x1dc>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	2103      	movs	r1, #3
 800cc32:	4618      	mov	r0, r3
 800cc34:	f7fd fe82 	bl	800a93c <vTaskPrioritySet>
								current_file.end_file_index = current_file.start_file_index + current_file.size;
		        				current_file_state = FILE_STATE_GET_CRC;
							}
        	            }

        				break;
 800cc38:	e088      	b.n	800cd4c <Task_Receive+0x1b8>
								vTaskDelay(100); // i nhn  file ti mi tnh CRC nu khng d sai
 800cc3a:	2064      	movs	r0, #100	@ 0x64
 800cc3c:	f7fd fe2c 	bl	800a898 <vTaskDelay>
								current_file.start_file_index = Queue_Get_Tail_Index(&usb_rx_file_queue);
 800cc40:	4845      	ldr	r0, [pc, #276]	@ (800cd58 <Task_Receive+0x1c4>)
 800cc42:	f7ff fec6 	bl	800c9d2 <Queue_Get_Tail_Index>
 800cc46:	4603      	mov	r3, r0
 800cc48:	4a47      	ldr	r2, [pc, #284]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc4a:	6113      	str	r3, [r2, #16]
								while((Queue_Get_Header_Index(&usb_rx_file_queue) - Queue_Get_Tail_Index(&usb_rx_file_queue)) < current_file.size)
 800cc4c:	e002      	b.n	800cc54 <Task_Receive+0xc0>
									vTaskDelay(1);
 800cc4e:	2001      	movs	r0, #1
 800cc50:	f7fd fe22 	bl	800a898 <vTaskDelay>
								while((Queue_Get_Header_Index(&usb_rx_file_queue) - Queue_Get_Tail_Index(&usb_rx_file_queue)) < current_file.size)
 800cc54:	4840      	ldr	r0, [pc, #256]	@ (800cd58 <Task_Receive+0x1c4>)
 800cc56:	f7ff fe7d 	bl	800c954 <Queue_Get_Header_Index>
 800cc5a:	4604      	mov	r4, r0
 800cc5c:	483e      	ldr	r0, [pc, #248]	@ (800cd58 <Task_Receive+0x1c4>)
 800cc5e:	f7ff feb8 	bl	800c9d2 <Queue_Get_Tail_Index>
 800cc62:	4603      	mov	r3, r0
 800cc64:	1ae2      	subs	r2, r4, r3
 800cc66:	4b40      	ldr	r3, [pc, #256]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	429a      	cmp	r2, r3
 800cc6c:	d3ef      	bcc.n	800cc4e <Task_Receive+0xba>
								current_file.calculated_crc = CRC_HW_Calculation(Queue_Get_Tail_Address(&usb_rx_file_queue), current_file.size);
 800cc6e:	483a      	ldr	r0, [pc, #232]	@ (800cd58 <Task_Receive+0x1c4>)
 800cc70:	f7ff fe9b 	bl	800c9aa <Queue_Get_Tail_Address>
 800cc74:	4602      	mov	r2, r0
 800cc76:	4b3c      	ldr	r3, [pc, #240]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	4619      	mov	r1, r3
 800cc7c:	4610      	mov	r0, r2
 800cc7e:	f7f4 f959 	bl	8000f34 <CRC_HW_Calculation>
 800cc82:	4603      	mov	r3, r0
 800cc84:	4a38      	ldr	r2, [pc, #224]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc86:	6093      	str	r3, [r2, #8]
								Queue_Set_Tail_Position(&usb_rx_file_queue, current_file.start_file_index + current_file.size);   // B qua d liu  tnh CRC
 800cc88:	4b37      	ldr	r3, [pc, #220]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc8a:	691a      	ldr	r2, [r3, #16]
 800cc8c:	4b36      	ldr	r3, [pc, #216]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	4413      	add	r3, r2
 800cc92:	4619      	mov	r1, r3
 800cc94:	4830      	ldr	r0, [pc, #192]	@ (800cd58 <Task_Receive+0x1c4>)
 800cc96:	f7ff fead 	bl	800c9f4 <Queue_Set_Tail_Position>
								current_file.end_file_index = current_file.start_file_index + current_file.size;
 800cc9a:	4b33      	ldr	r3, [pc, #204]	@ (800cd68 <Task_Receive+0x1d4>)
 800cc9c:	691a      	ldr	r2, [r3, #16]
 800cc9e:	4b32      	ldr	r3, [pc, #200]	@ (800cd68 <Task_Receive+0x1d4>)
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	4413      	add	r3, r2
 800cca4:	4a30      	ldr	r2, [pc, #192]	@ (800cd68 <Task_Receive+0x1d4>)
 800cca6:	6153      	str	r3, [r2, #20]
		        				current_file_state = FILE_STATE_GET_CRC;
 800cca8:	4b2c      	ldr	r3, [pc, #176]	@ (800cd5c <Task_Receive+0x1c8>)
 800ccaa:	2201      	movs	r2, #1
 800ccac:	701a      	strb	r2, [r3, #0]
        				break;
 800ccae:	e04d      	b.n	800cd4c <Task_Receive+0x1b8>

        			case FILE_STATE_GET_CRC:
			            file_crc_bytes[file_crc_index++] = byte;
 800ccb0:	4b30      	ldr	r3, [pc, #192]	@ (800cd74 <Task_Receive+0x1e0>)
 800ccb2:	781b      	ldrb	r3, [r3, #0]
 800ccb4:	1c5a      	adds	r2, r3, #1
 800ccb6:	b2d1      	uxtb	r1, r2
 800ccb8:	4a2e      	ldr	r2, [pc, #184]	@ (800cd74 <Task_Receive+0x1e0>)
 800ccba:	7011      	strb	r1, [r2, #0]
 800ccbc:	461a      	mov	r2, r3
 800ccbe:	7bf9      	ldrb	r1, [r7, #15]
 800ccc0:	4b2d      	ldr	r3, [pc, #180]	@ (800cd78 <Task_Receive+0x1e4>)
 800ccc2:	5499      	strb	r1, [r3, r2]
			            if (file_crc_index >= 4)
 800ccc4:	4b2b      	ldr	r3, [pc, #172]	@ (800cd74 <Task_Receive+0x1e0>)
 800ccc6:	781b      	ldrb	r3, [r3, #0]
 800ccc8:	2b03      	cmp	r3, #3
 800ccca:	d941      	bls.n	800cd50 <Task_Receive+0x1bc>
			            {
			                current_file.received_crc = file_crc_bytes[0] |
 800cccc:	4b2a      	ldr	r3, [pc, #168]	@ (800cd78 <Task_Receive+0x1e4>)
 800ccce:	781b      	ldrb	r3, [r3, #0]
 800ccd0:	461a      	mov	r2, r3
			                                             (file_crc_bytes[1] << 8) |
 800ccd2:	4b29      	ldr	r3, [pc, #164]	@ (800cd78 <Task_Receive+0x1e4>)
 800ccd4:	785b      	ldrb	r3, [r3, #1]
 800ccd6:	021b      	lsls	r3, r3, #8
			                current_file.received_crc = file_crc_bytes[0] |
 800ccd8:	431a      	orrs	r2, r3
			                                             (file_crc_bytes[2] << 16) |
 800ccda:	4b27      	ldr	r3, [pc, #156]	@ (800cd78 <Task_Receive+0x1e4>)
 800ccdc:	789b      	ldrb	r3, [r3, #2]
 800ccde:	041b      	lsls	r3, r3, #16
			                                             (file_crc_bytes[1] << 8) |
 800cce0:	431a      	orrs	r2, r3
			                                             (file_crc_bytes[3] << 24);
 800cce2:	4b25      	ldr	r3, [pc, #148]	@ (800cd78 <Task_Receive+0x1e4>)
 800cce4:	78db      	ldrb	r3, [r3, #3]
 800cce6:	061b      	lsls	r3, r3, #24
			                                             (file_crc_bytes[2] << 16) |
 800cce8:	4313      	orrs	r3, r2
 800ccea:	461a      	mov	r2, r3
			                current_file.received_crc = file_crc_bytes[0] |
 800ccec:	4b1e      	ldr	r3, [pc, #120]	@ (800cd68 <Task_Receive+0x1d4>)
 800ccee:	605a      	str	r2, [r3, #4]
//			                current_file_state = FILE_STATE_CHECK_CRC;
							if(current_file.calculated_crc == current_file.received_crc)
 800ccf0:	4b1d      	ldr	r3, [pc, #116]	@ (800cd68 <Task_Receive+0x1d4>)
 800ccf2:	689a      	ldr	r2, [r3, #8]
 800ccf4:	4b1c      	ldr	r3, [pc, #112]	@ (800cd68 <Task_Receive+0x1d4>)
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	429a      	cmp	r2, r3
 800ccfa:	d116      	bne.n	800cd2a <Task_Receive+0x196>
							{
								current_file.is_valid = 1;
 800ccfc:	4b1a      	ldr	r3, [pc, #104]	@ (800cd68 <Task_Receive+0x1d4>)
 800ccfe:	2201      	movs	r2, #1
 800cd00:	761a      	strb	r2, [r3, #24]
								Send_Response("OK\n");
 800cd02:	481e      	ldr	r0, [pc, #120]	@ (800cd7c <Task_Receive+0x1e8>)
 800cd04:	f7ff feb6 	bl	800ca74 <Send_Response>
								Timer_End_Counter();
 800cd08:	f7f4 f958 	bl	8000fbc <Timer_End_Counter>
								Timer_Get_Duration();
 800cd0c:	f7f4 f964 	bl	8000fd8 <Timer_Get_Duration>
								current_file_state = FILE_STATE_GET_SIZE;
 800cd10:	4b12      	ldr	r3, [pc, #72]	@ (800cd5c <Task_Receive+0x1c8>)
 800cd12:	2200      	movs	r2, #0
 800cd14:	701a      	strb	r2, [r3, #0]
								current_device_state = STATE_WAIT_COMMAND;
 800cd16:	4b0f      	ldr	r3, [pc, #60]	@ (800cd54 <Task_Receive+0x1c0>)
 800cd18:	2200      	movs	r2, #0
 800cd1a:	701a      	strb	r2, [r3, #0]
								vTaskPrioritySet(hTaskReceive, 3);
 800cd1c:	4b14      	ldr	r3, [pc, #80]	@ (800cd70 <Task_Receive+0x1dc>)
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	2103      	movs	r1, #3
 800cd22:	4618      	mov	r0, r3
 800cd24:	f7fd fe0a 	bl	800a93c <vTaskPrioritySet>
								Send_Response("ERR:CRC_MISMATCH\n");
								current_device_state = STATE_WAIT_COMMAND;
								vTaskPrioritySet(hTaskReceive, 3);
							}
						}
			            break;
 800cd28:	e012      	b.n	800cd50 <Task_Receive+0x1bc>
								File_Init();
 800cd2a:	f7ff fe7d 	bl	800ca28 <File_Init>
								Send_Response("ERR:CRC_MISMATCH\n");
 800cd2e:	4814      	ldr	r0, [pc, #80]	@ (800cd80 <Task_Receive+0x1ec>)
 800cd30:	f7ff fea0 	bl	800ca74 <Send_Response>
								current_device_state = STATE_WAIT_COMMAND;
 800cd34:	4b07      	ldr	r3, [pc, #28]	@ (800cd54 <Task_Receive+0x1c0>)
 800cd36:	2200      	movs	r2, #0
 800cd38:	701a      	strb	r2, [r3, #0]
								vTaskPrioritySet(hTaskReceive, 3);
 800cd3a:	4b0d      	ldr	r3, [pc, #52]	@ (800cd70 <Task_Receive+0x1dc>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	2103      	movs	r1, #3
 800cd40:	4618      	mov	r0, r3
 800cd42:	f7fd fdfb 	bl	800a93c <vTaskPrioritySet>
			            break;
 800cd46:	e003      	b.n	800cd50 <Task_Receive+0x1bc>
//							File_Init();
//							Send_Response("ERR:CRC_MISMATCH\n");
//							current_device_state = STATE_WAIT_COMMAND;
//							vTaskPrioritySet(hTaskReceive, 3);
//						}
        				break;
 800cd48:	bf00      	nop
 800cd4a:	e727      	b.n	800cb9c <Task_Receive+0x8>
        				break;
 800cd4c:	bf00      	nop
 800cd4e:	e725      	b.n	800cb9c <Task_Receive+0x8>
			            break;
 800cd50:	bf00      	nop
        if(current_device_state == STATE_RECEIVE_IMAGE)
 800cd52:	e723      	b.n	800cb9c <Task_Receive+0x8>
 800cd54:	2000e20c 	.word	0x2000e20c
 800cd58:	200003f4 	.word	0x200003f4
 800cd5c:	2000e20d 	.word	0x2000e20d
 800cd60:	2000e234 	.word	0x2000e234
 800cd64:	2000e230 	.word	0x2000e230
 800cd68:	2000e210 	.word	0x2000e210
 800cd6c:	007ffff0 	.word	0x007ffff0
 800cd70:	2000e204 	.word	0x2000e204
 800cd74:	2000e23c 	.word	0x2000e23c
 800cd78:	2000e238 	.word	0x2000e238
 800cd7c:	080104e8 	.word	0x080104e8
 800cd80:	080104ec 	.word	0x080104ec

0800cd84 <TaskSendImage>:
 * This task monitors transmission state and calls Transmit_Task
 */


void TaskSendImage(void *pvParameters)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b088      	sub	sp, #32
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]

	for (;;)
	{
		if(current_device_state == STATE_SEND_IMAGE)
 800cd8c:	4b5c      	ldr	r3, [pc, #368]	@ (800cf00 <TaskSendImage+0x17c>)
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	b2db      	uxtb	r3, r3
 800cd92:	2b02      	cmp	r3, #2
 800cd94:	d1fa      	bne.n	800cd8c <TaskSendImage+0x8>
		{
			if (current_file.size == 0 && current_file.is_valid == 0)
 800cd96:	4b5b      	ldr	r3, [pc, #364]	@ (800cf04 <TaskSendImage+0x180>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d111      	bne.n	800cdc2 <TaskSendImage+0x3e>
 800cd9e:	4b59      	ldr	r3, [pc, #356]	@ (800cf04 <TaskSendImage+0x180>)
 800cda0:	7e1b      	ldrb	r3, [r3, #24]
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d10c      	bne.n	800cdc2 <TaskSendImage+0x3e>
			{
				Send_Response("ERR:NO_FILE\n");
 800cda8:	4857      	ldr	r0, [pc, #348]	@ (800cf08 <TaskSendImage+0x184>)
 800cdaa:	f7ff fe63 	bl	800ca74 <Send_Response>
				current_device_state = STATE_WAIT_COMMAND;
 800cdae:	4b54      	ldr	r3, [pc, #336]	@ (800cf00 <TaskSendImage+0x17c>)
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	701a      	strb	r2, [r3, #0]
				vTaskPrioritySet(hTaskSend, 3);
 800cdb4:	4b55      	ldr	r3, [pc, #340]	@ (800cf0c <TaskSendImage+0x188>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	2103      	movs	r1, #3
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f7fd fdbe 	bl	800a93c <vTaskPrioritySet>
 800cdc0:	e09c      	b.n	800cefc <TaskSendImage+0x178>
			}
			else
			{
				Timer_Start_Counter();
 800cdc2:	f7f4 f8ed 	bl	8000fa0 <Timer_Start_Counter>
				// Gi kch thc file
				uint8_t size_bytes[4];
				size_bytes[0] = (current_file.size >> 0) & 0xFF;
 800cdc6:	4b4f      	ldr	r3, [pc, #316]	@ (800cf04 <TaskSendImage+0x180>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	b2db      	uxtb	r3, r3
 800cdcc:	743b      	strb	r3, [r7, #16]
				size_bytes[1] = (current_file.size >> 8) & 0xFF;
 800cdce:	4b4d      	ldr	r3, [pc, #308]	@ (800cf04 <TaskSendImage+0x180>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	0a1b      	lsrs	r3, r3, #8
 800cdd4:	b2db      	uxtb	r3, r3
 800cdd6:	747b      	strb	r3, [r7, #17]
				size_bytes[2] = (current_file.size >> 16) & 0xFF;
 800cdd8:	4b4a      	ldr	r3, [pc, #296]	@ (800cf04 <TaskSendImage+0x180>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	0c1b      	lsrs	r3, r3, #16
 800cdde:	b2db      	uxtb	r3, r3
 800cde0:	74bb      	strb	r3, [r7, #18]
				size_bytes[3] = (current_file.size >> 24) & 0xFF;
 800cde2:	4b48      	ldr	r3, [pc, #288]	@ (800cf04 <TaskSendImage+0x180>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	0e1b      	lsrs	r3, r3, #24
 800cde8:	b2db      	uxtb	r3, r3
 800cdea:	74fb      	strb	r3, [r7, #19]
				CDC_Transmit_FS(size_bytes, 4);
 800cdec:	f107 0310 	add.w	r3, r7, #16
 800cdf0:	2104      	movs	r1, #4
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	f000 f968 	bl	800d0c8 <CDC_Transmit_FS>

				// Gi d liu file
				Queue_Set_Tail_Position(&usb_rx_file_queue, current_file.start_file_index);
 800cdf8:	4b42      	ldr	r3, [pc, #264]	@ (800cf04 <TaskSendImage+0x180>)
 800cdfa:	691b      	ldr	r3, [r3, #16]
 800cdfc:	4619      	mov	r1, r3
 800cdfe:	4844      	ldr	r0, [pc, #272]	@ (800cf10 <TaskSendImage+0x18c>)
 800ce00:	f7ff fdf8 	bl	800c9f4 <Queue_Set_Tail_Position>
				Queue_Set_Header_Position(&usb_rx_file_queue, current_file.end_file_index);
 800ce04:	4b3f      	ldr	r3, [pc, #252]	@ (800cf04 <TaskSendImage+0x180>)
 800ce06:	695b      	ldr	r3, [r3, #20]
 800ce08:	4619      	mov	r1, r3
 800ce0a:	4841      	ldr	r0, [pc, #260]	@ (800cf10 <TaskSendImage+0x18c>)
 800ce0c:	f7ff fdb3 	bl	800c976 <Queue_Set_Header_Position>
//			        }
//					CDC_Transmit_HS(Queue_Get_Tail_Address(&usb_rx_file_queue), send_size);
//					Queue_Set_Tail_Position(&usb_rx_file_queue, Queue_Get_Tail_Index(&usb_rx_file_queue) + send_size);
//				}

				uint32_t offset = 0;
 800ce10:	2300      	movs	r3, #0
 800ce12:	61fb      	str	r3, [r7, #28]

				while (offset < current_file.size)
 800ce14:	e02f      	b.n	800ce76 <TaskSendImage+0xf2>
				{
				    // Tnh s byte cn gi trong ln ny
				    uint32_t send_size = (current_file.size - offset > APP_TX_DATA_SIZE) ?
 800ce16:	4b3b      	ldr	r3, [pc, #236]	@ (800cf04 <TaskSendImage+0x180>)
 800ce18:	681a      	ldr	r2, [r3, #0]
 800ce1a:	69fb      	ldr	r3, [r7, #28]
 800ce1c:	1ad3      	subs	r3, r2, r3
				                         APP_TX_DATA_SIZE :
 800ce1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce22:	d804      	bhi.n	800ce2e <TaskSendImage+0xaa>
				                         (current_file.size - offset);
 800ce24:	4b37      	ldr	r3, [pc, #220]	@ (800cf04 <TaskSendImage+0x180>)
 800ce26:	681a      	ldr	r2, [r3, #0]
				                         APP_TX_DATA_SIZE :
 800ce28:	69fb      	ldr	r3, [r7, #28]
 800ce2a:	1ad3      	subs	r3, r2, r3
 800ce2c:	e001      	b.n	800ce32 <TaskSendImage+0xae>
 800ce2e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
				    uint32_t send_size = (current_file.size - offset > APP_TX_DATA_SIZE) ?
 800ce32:	61bb      	str	r3, [r7, #24]

				    // i cho ti khi truyn xong ln trc
				    while (Check_Flag_Complete_Transmit() != 0)
 800ce34:	bf00      	nop
 800ce36:	f000 f97f 	bl	800d138 <Check_Flag_Complete_Transmit>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d1fa      	bne.n	800ce36 <TaskSendImage+0xb2>
				    {
				        // ch truyn xong
				    }

				    // Ly a ch d liu  tail ca queue
				    uint8_t *data_ptr = Queue_Get_Tail_Address(&usb_rx_file_queue);
 800ce40:	4833      	ldr	r0, [pc, #204]	@ (800cf10 <TaskSendImage+0x18c>)
 800ce42:	f7ff fdb2 	bl	800c9aa <Queue_Get_Tail_Address>
 800ce46:	6178      	str	r0, [r7, #20]

				    // Truyn d liu qua USB CDC
				    CDC_Transmit_FS(data_ptr, send_size);
 800ce48:	69bb      	ldr	r3, [r7, #24]
 800ce4a:	b29b      	uxth	r3, r3
 800ce4c:	4619      	mov	r1, r3
 800ce4e:	6978      	ldr	r0, [r7, #20]
 800ce50:	f000 f93a 	bl	800d0c8 <CDC_Transmit_FS>

				    // Cp nht v tr tail
				    Queue_Set_Tail_Position(&usb_rx_file_queue, Queue_Get_Tail_Index(&usb_rx_file_queue) + send_size);
 800ce54:	482e      	ldr	r0, [pc, #184]	@ (800cf10 <TaskSendImage+0x18c>)
 800ce56:	f7ff fdbc 	bl	800c9d2 <Queue_Get_Tail_Index>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	69bb      	ldr	r3, [r7, #24]
 800ce5e:	4413      	add	r3, r2
 800ce60:	4619      	mov	r1, r3
 800ce62:	482b      	ldr	r0, [pc, #172]	@ (800cf10 <TaskSendImage+0x18c>)
 800ce64:	f7ff fdc6 	bl	800c9f4 <Queue_Set_Tail_Position>

				    // Tng offset ln
				    offset += send_size;
 800ce68:	69fa      	ldr	r2, [r7, #28]
 800ce6a:	69bb      	ldr	r3, [r7, #24]
 800ce6c:	4413      	add	r3, r2
 800ce6e:	61fb      	str	r3, [r7, #28]
				    vTaskDelay(1);
 800ce70:	2001      	movs	r0, #1
 800ce72:	f7fd fd11 	bl	800a898 <vTaskDelay>
				while (offset < current_file.size)
 800ce76:	4b23      	ldr	r3, [pc, #140]	@ (800cf04 <TaskSendImage+0x180>)
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	69fa      	ldr	r2, [r7, #28]
 800ce7c:	429a      	cmp	r2, r3
 800ce7e:	d3ca      	bcc.n	800ce16 <TaskSendImage+0x92>
				}
				Queue_Set_Tail_Position(&usb_rx_file_queue, current_file.start_file_index);
 800ce80:	4b20      	ldr	r3, [pc, #128]	@ (800cf04 <TaskSendImage+0x180>)
 800ce82:	691b      	ldr	r3, [r3, #16]
 800ce84:	4619      	mov	r1, r3
 800ce86:	4822      	ldr	r0, [pc, #136]	@ (800cf10 <TaskSendImage+0x18c>)
 800ce88:	f7ff fdb4 	bl	800c9f4 <Queue_Set_Tail_Position>
				current_file.calculated_crc = CRC_HW_Calculation(Queue_Get_Tail_Address(&usb_rx_file_queue), current_file.size);
 800ce8c:	4820      	ldr	r0, [pc, #128]	@ (800cf10 <TaskSendImage+0x18c>)
 800ce8e:	f7ff fd8c 	bl	800c9aa <Queue_Get_Tail_Address>
 800ce92:	4602      	mov	r2, r0
 800ce94:	4b1b      	ldr	r3, [pc, #108]	@ (800cf04 <TaskSendImage+0x180>)
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4619      	mov	r1, r3
 800ce9a:	4610      	mov	r0, r2
 800ce9c:	f7f4 f84a 	bl	8000f34 <CRC_HW_Calculation>
 800cea0:	4603      	mov	r3, r0
 800cea2:	4a18      	ldr	r2, [pc, #96]	@ (800cf04 <TaskSendImage+0x180>)
 800cea4:	6093      	str	r3, [r2, #8]
				// Gi CRC
				uint8_t crc_bytes[4] = {0};
 800cea6:	2300      	movs	r3, #0
 800cea8:	60fb      	str	r3, [r7, #12]
				crc_bytes[0] = (current_file.calculated_crc >> 0) & 0xFF;
 800ceaa:	4b16      	ldr	r3, [pc, #88]	@ (800cf04 <TaskSendImage+0x180>)
 800ceac:	689b      	ldr	r3, [r3, #8]
 800ceae:	b2db      	uxtb	r3, r3
 800ceb0:	733b      	strb	r3, [r7, #12]
				crc_bytes[1] = (current_file.calculated_crc >> 8) & 0xFF;
 800ceb2:	4b14      	ldr	r3, [pc, #80]	@ (800cf04 <TaskSendImage+0x180>)
 800ceb4:	689b      	ldr	r3, [r3, #8]
 800ceb6:	0a1b      	lsrs	r3, r3, #8
 800ceb8:	b2db      	uxtb	r3, r3
 800ceba:	737b      	strb	r3, [r7, #13]
				crc_bytes[2] = (current_file.calculated_crc >> 16) & 0xFF;
 800cebc:	4b11      	ldr	r3, [pc, #68]	@ (800cf04 <TaskSendImage+0x180>)
 800cebe:	689b      	ldr	r3, [r3, #8]
 800cec0:	0c1b      	lsrs	r3, r3, #16
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	73bb      	strb	r3, [r7, #14]
				crc_bytes[3] = (current_file.calculated_crc >> 24) & 0xFF;
 800cec6:	4b0f      	ldr	r3, [pc, #60]	@ (800cf04 <TaskSendImage+0x180>)
 800cec8:	689b      	ldr	r3, [r3, #8]
 800ceca:	0e1b      	lsrs	r3, r3, #24
 800cecc:	b2db      	uxtb	r3, r3
 800cece:	73fb      	strb	r3, [r7, #15]
				CDC_Transmit_FS(crc_bytes, 4);
 800ced0:	f107 030c 	add.w	r3, r7, #12
 800ced4:	2104      	movs	r1, #4
 800ced6:	4618      	mov	r0, r3
 800ced8:	f000 f8f6 	bl	800d0c8 <CDC_Transmit_FS>
				Timer_End_Counter();
 800cedc:	f7f4 f86e 	bl	8000fbc <Timer_End_Counter>
				Timer_Get_Duration();
 800cee0:	f7f4 f87a 	bl	8000fd8 <Timer_Get_Duration>

				vTaskDelay(pdMS_TO_TICKS(10));  // i m bo d liu c gi ht
 800cee4:	200a      	movs	r0, #10
 800cee6:	f7fd fcd7 	bl	800a898 <vTaskDelay>

				current_device_state = STATE_WAIT_COMMAND;
 800ceea:	4b05      	ldr	r3, [pc, #20]	@ (800cf00 <TaskSendImage+0x17c>)
 800ceec:	2200      	movs	r2, #0
 800ceee:	701a      	strb	r2, [r3, #0]
				vTaskPrioritySet(hTaskSend, 3);
 800cef0:	4b06      	ldr	r3, [pc, #24]	@ (800cf0c <TaskSendImage+0x188>)
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	2103      	movs	r1, #3
 800cef6:	4618      	mov	r0, r3
 800cef8:	f7fd fd20 	bl	800a93c <vTaskPrioritySet>
		if(current_device_state == STATE_SEND_IMAGE)
 800cefc:	e746      	b.n	800cd8c <TaskSendImage+0x8>
 800cefe:	bf00      	nop
 800cf00:	2000e20c 	.word	0x2000e20c
 800cf04:	2000e210 	.word	0x2000e210
 800cf08:	08010500 	.word	0x08010500
 800cf0c:	2000e208 	.word	0x2000e208
 800cf10:	200003f4 	.word	0x200003f4

0800cf14 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800cf18:	2200      	movs	r2, #0
 800cf1a:	4912      	ldr	r1, [pc, #72]	@ (800cf64 <MX_USB_DEVICE_Init+0x50>)
 800cf1c:	4812      	ldr	r0, [pc, #72]	@ (800cf68 <MX_USB_DEVICE_Init+0x54>)
 800cf1e:	f7fb f939 	bl	8008194 <USBD_Init>
 800cf22:	4603      	mov	r3, r0
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d001      	beq.n	800cf2c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cf28:	f7f4 fcb9 	bl	800189e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800cf2c:	490f      	ldr	r1, [pc, #60]	@ (800cf6c <MX_USB_DEVICE_Init+0x58>)
 800cf2e:	480e      	ldr	r0, [pc, #56]	@ (800cf68 <MX_USB_DEVICE_Init+0x54>)
 800cf30:	f7fb f960 	bl	80081f4 <USBD_RegisterClass>
 800cf34:	4603      	mov	r3, r0
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d001      	beq.n	800cf3e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800cf3a:	f7f4 fcb0 	bl	800189e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cf3e:	490c      	ldr	r1, [pc, #48]	@ (800cf70 <MX_USB_DEVICE_Init+0x5c>)
 800cf40:	4809      	ldr	r0, [pc, #36]	@ (800cf68 <MX_USB_DEVICE_Init+0x54>)
 800cf42:	f7fb f857 	bl	8007ff4 <USBD_CDC_RegisterInterface>
 800cf46:	4603      	mov	r3, r0
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d001      	beq.n	800cf50 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cf4c:	f7f4 fca7 	bl	800189e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cf50:	4805      	ldr	r0, [pc, #20]	@ (800cf68 <MX_USB_DEVICE_Init+0x54>)
 800cf52:	f7fb f985 	bl	8008260 <USBD_Start>
 800cf56:	4603      	mov	r3, r0
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d001      	beq.n	800cf60 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cf5c:	f7f4 fc9f 	bl	800189e <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cf60:	bf00      	nop
 800cf62:	bd80      	pop	{r7, pc}
 800cf64:	200000b0 	.word	0x200000b0
 800cf68:	2000e260 	.word	0x2000e260
 800cf6c:	20000018 	.word	0x20000018
 800cf70:	2000009c 	.word	0x2000009c

0800cf74 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cf78:	2200      	movs	r2, #0
 800cf7a:	4905      	ldr	r1, [pc, #20]	@ (800cf90 <CDC_Init_FS+0x1c>)
 800cf7c:	4805      	ldr	r0, [pc, #20]	@ (800cf94 <CDC_Init_FS+0x20>)
 800cf7e:	f7fb f853 	bl	8008028 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cf82:	4905      	ldr	r1, [pc, #20]	@ (800cf98 <CDC_Init_FS+0x24>)
 800cf84:	4803      	ldr	r0, [pc, #12]	@ (800cf94 <CDC_Init_FS+0x20>)
 800cf86:	f7fb f871 	bl	800806c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800cf8a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	bd80      	pop	{r7, pc}
 800cf90:	2000ed3c 	.word	0x2000ed3c
 800cf94:	2000e260 	.word	0x2000e260
 800cf98:	2000e53c 	.word	0x2000e53c

0800cf9c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cfa0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfaa:	4770      	bx	lr

0800cfac <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cfac:	b480      	push	{r7}
 800cfae:	b083      	sub	sp, #12
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	6039      	str	r1, [r7, #0]
 800cfb6:	71fb      	strb	r3, [r7, #7]
 800cfb8:	4613      	mov	r3, r2
 800cfba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800cfbc:	79fb      	ldrb	r3, [r7, #7]
 800cfbe:	2b23      	cmp	r3, #35	@ 0x23
 800cfc0:	d84a      	bhi.n	800d058 <CDC_Control_FS+0xac>
 800cfc2:	a201      	add	r2, pc, #4	@ (adr r2, 800cfc8 <CDC_Control_FS+0x1c>)
 800cfc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfc8:	0800d059 	.word	0x0800d059
 800cfcc:	0800d059 	.word	0x0800d059
 800cfd0:	0800d059 	.word	0x0800d059
 800cfd4:	0800d059 	.word	0x0800d059
 800cfd8:	0800d059 	.word	0x0800d059
 800cfdc:	0800d059 	.word	0x0800d059
 800cfe0:	0800d059 	.word	0x0800d059
 800cfe4:	0800d059 	.word	0x0800d059
 800cfe8:	0800d059 	.word	0x0800d059
 800cfec:	0800d059 	.word	0x0800d059
 800cff0:	0800d059 	.word	0x0800d059
 800cff4:	0800d059 	.word	0x0800d059
 800cff8:	0800d059 	.word	0x0800d059
 800cffc:	0800d059 	.word	0x0800d059
 800d000:	0800d059 	.word	0x0800d059
 800d004:	0800d059 	.word	0x0800d059
 800d008:	0800d059 	.word	0x0800d059
 800d00c:	0800d059 	.word	0x0800d059
 800d010:	0800d059 	.word	0x0800d059
 800d014:	0800d059 	.word	0x0800d059
 800d018:	0800d059 	.word	0x0800d059
 800d01c:	0800d059 	.word	0x0800d059
 800d020:	0800d059 	.word	0x0800d059
 800d024:	0800d059 	.word	0x0800d059
 800d028:	0800d059 	.word	0x0800d059
 800d02c:	0800d059 	.word	0x0800d059
 800d030:	0800d059 	.word	0x0800d059
 800d034:	0800d059 	.word	0x0800d059
 800d038:	0800d059 	.word	0x0800d059
 800d03c:	0800d059 	.word	0x0800d059
 800d040:	0800d059 	.word	0x0800d059
 800d044:	0800d059 	.word	0x0800d059
 800d048:	0800d059 	.word	0x0800d059
 800d04c:	0800d059 	.word	0x0800d059
 800d050:	0800d059 	.word	0x0800d059
 800d054:	0800d059 	.word	0x0800d059
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d058:	bf00      	nop
  }

  return (USBD_OK);
 800d05a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	370c      	adds	r7, #12
 800d060:	46bd      	mov	sp, r7
 800d062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d066:	4770      	bx	lr

0800d068 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b082      	sub	sp, #8
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
 800d070:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  if(current_device_state == STATE_RECEIVE_IMAGE)
 800d072:	4b11      	ldr	r3, [pc, #68]	@ (800d0b8 <CDC_Receive_FS+0x50>)
 800d074:	781b      	ldrb	r3, [r3, #0]
 800d076:	2b01      	cmp	r3, #1
 800d078:	d107      	bne.n	800d08a <CDC_Receive_FS+0x22>
  {
	Queue_Push_Buffer(&usb_rx_file_queue, Buf, *Len);
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	461a      	mov	r2, r3
 800d080:	6879      	ldr	r1, [r7, #4]
 800d082:	480e      	ldr	r0, [pc, #56]	@ (800d0bc <CDC_Receive_FS+0x54>)
 800d084:	f7ff fb8f 	bl	800c7a6 <Queue_Push_Buffer>
 800d088:	e00a      	b.n	800d0a0 <CDC_Receive_FS+0x38>
  }
  else if(current_device_state == STATE_WAIT_COMMAND)
 800d08a:	4b0b      	ldr	r3, [pc, #44]	@ (800d0b8 <CDC_Receive_FS+0x50>)
 800d08c:	781b      	ldrb	r3, [r3, #0]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d106      	bne.n	800d0a0 <CDC_Receive_FS+0x38>
  {
	Queue_Push_Buffer(&usb_rx_cmd_queue, Buf, *Len);
 800d092:	683b      	ldr	r3, [r7, #0]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	461a      	mov	r2, r3
 800d098:	6879      	ldr	r1, [r7, #4]
 800d09a:	4809      	ldr	r0, [pc, #36]	@ (800d0c0 <CDC_Receive_FS+0x58>)
 800d09c:	f7ff fb83 	bl	800c7a6 <Queue_Push_Buffer>
  }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d0a0:	6879      	ldr	r1, [r7, #4]
 800d0a2:	4808      	ldr	r0, [pc, #32]	@ (800d0c4 <CDC_Receive_FS+0x5c>)
 800d0a4:	f7fa ffe2 	bl	800806c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d0a8:	4806      	ldr	r0, [pc, #24]	@ (800d0c4 <CDC_Receive_FS+0x5c>)
 800d0aa:	f7fb f83d 	bl	8008128 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d0ae:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	3708      	adds	r7, #8
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bd80      	pop	{r7, pc}
 800d0b8:	2000e20c 	.word	0x2000e20c
 800d0bc:	200003f4 	.word	0x200003f4
 800d0c0:	200003e4 	.word	0x200003e4
 800d0c4:	2000e260 	.word	0x2000e260

0800d0c8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b084      	sub	sp, #16
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d0d8:	4b0d      	ldr	r3, [pc, #52]	@ (800d110 <CDC_Transmit_FS+0x48>)
 800d0da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d0de:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d001      	beq.n	800d0ee <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d0ea:	2301      	movs	r3, #1
 800d0ec:	e00b      	b.n	800d106 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d0ee:	887b      	ldrh	r3, [r7, #2]
 800d0f0:	461a      	mov	r2, r3
 800d0f2:	6879      	ldr	r1, [r7, #4]
 800d0f4:	4806      	ldr	r0, [pc, #24]	@ (800d110 <CDC_Transmit_FS+0x48>)
 800d0f6:	f7fa ff97 	bl	8008028 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d0fa:	4805      	ldr	r0, [pc, #20]	@ (800d110 <CDC_Transmit_FS+0x48>)
 800d0fc:	f7fa ffd4 	bl	80080a8 <USBD_CDC_TransmitPacket>
 800d100:	4603      	mov	r3, r0
 800d102:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d104:	7bfb      	ldrb	r3, [r7, #15]
}
 800d106:	4618      	mov	r0, r3
 800d108:	3710      	adds	r7, #16
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}
 800d10e:	bf00      	nop
 800d110:	2000e260 	.word	0x2000e260

0800d114 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d114:	b480      	push	{r7}
 800d116:	b087      	sub	sp, #28
 800d118:	af00      	add	r7, sp, #0
 800d11a:	60f8      	str	r0, [r7, #12]
 800d11c:	60b9      	str	r1, [r7, #8]
 800d11e:	4613      	mov	r3, r2
 800d120:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d122:	2300      	movs	r3, #0
 800d124:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d126:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d12a:	4618      	mov	r0, r3
 800d12c:	371c      	adds	r7, #28
 800d12e:	46bd      	mov	sp, r7
 800d130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d134:	4770      	bx	lr
	...

0800d138 <Check_Flag_Complete_Transmit>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

uint8_t Check_Flag_Complete_Transmit(void)
{
 800d138:	b480      	push	{r7}
 800d13a:	b083      	sub	sp, #12
 800d13c:	af00      	add	r7, sp, #0
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d13e:	4b09      	ldr	r3, [pc, #36]	@ (800d164 <Check_Flag_Complete_Transmit+0x2c>)
 800d140:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d144:	607b      	str	r3, [r7, #4]
	  if (hcdc->TxState == 0)
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d101      	bne.n	800d154 <Check_Flag_Complete_Transmit+0x1c>
	  {
		return 0;
 800d150:	2300      	movs	r3, #0
 800d152:	e000      	b.n	800d156 <Check_Flag_Complete_Transmit+0x1e>
	  }
	  return 1;
 800d154:	2301      	movs	r3, #1
}
 800d156:	4618      	mov	r0, r3
 800d158:	370c      	adds	r7, #12
 800d15a:	46bd      	mov	sp, r7
 800d15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d160:	4770      	bx	lr
 800d162:	bf00      	nop
 800d164:	2000e260 	.word	0x2000e260

0800d168 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d168:	b480      	push	{r7}
 800d16a:	b083      	sub	sp, #12
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	4603      	mov	r3, r0
 800d170:	6039      	str	r1, [r7, #0]
 800d172:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	2212      	movs	r2, #18
 800d178:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d17a:	4b03      	ldr	r3, [pc, #12]	@ (800d188 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d17c:	4618      	mov	r0, r3
 800d17e:	370c      	adds	r7, #12
 800d180:	46bd      	mov	sp, r7
 800d182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d186:	4770      	bx	lr
 800d188:	200000d0 	.word	0x200000d0

0800d18c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d18c:	b480      	push	{r7}
 800d18e:	b083      	sub	sp, #12
 800d190:	af00      	add	r7, sp, #0
 800d192:	4603      	mov	r3, r0
 800d194:	6039      	str	r1, [r7, #0]
 800d196:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	2204      	movs	r2, #4
 800d19c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d19e:	4b03      	ldr	r3, [pc, #12]	@ (800d1ac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	370c      	adds	r7, #12
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1aa:	4770      	bx	lr
 800d1ac:	200000f0 	.word	0x200000f0

0800d1b0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b082      	sub	sp, #8
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	6039      	str	r1, [r7, #0]
 800d1ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d1bc:	79fb      	ldrb	r3, [r7, #7]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d105      	bne.n	800d1ce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d1c2:	683a      	ldr	r2, [r7, #0]
 800d1c4:	4907      	ldr	r1, [pc, #28]	@ (800d1e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800d1c6:	4808      	ldr	r0, [pc, #32]	@ (800d1e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800d1c8:	f7fc fa3a 	bl	8009640 <USBD_GetString>
 800d1cc:	e004      	b.n	800d1d8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d1ce:	683a      	ldr	r2, [r7, #0]
 800d1d0:	4904      	ldr	r1, [pc, #16]	@ (800d1e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800d1d2:	4805      	ldr	r0, [pc, #20]	@ (800d1e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800d1d4:	f7fc fa34 	bl	8009640 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d1d8:	4b02      	ldr	r3, [pc, #8]	@ (800d1e4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3708      	adds	r7, #8
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}
 800d1e2:	bf00      	nop
 800d1e4:	2000f53c 	.word	0x2000f53c
 800d1e8:	08010510 	.word	0x08010510

0800d1ec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b082      	sub	sp, #8
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	6039      	str	r1, [r7, #0]
 800d1f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d1f8:	683a      	ldr	r2, [r7, #0]
 800d1fa:	4904      	ldr	r1, [pc, #16]	@ (800d20c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d1fc:	4804      	ldr	r0, [pc, #16]	@ (800d210 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d1fe:	f7fc fa1f 	bl	8009640 <USBD_GetString>
  return USBD_StrDesc;
 800d202:	4b02      	ldr	r3, [pc, #8]	@ (800d20c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d204:	4618      	mov	r0, r3
 800d206:	3708      	adds	r7, #8
 800d208:	46bd      	mov	sp, r7
 800d20a:	bd80      	pop	{r7, pc}
 800d20c:	2000f53c 	.word	0x2000f53c
 800d210:	08010528 	.word	0x08010528

0800d214 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	b082      	sub	sp, #8
 800d218:	af00      	add	r7, sp, #0
 800d21a:	4603      	mov	r3, r0
 800d21c:	6039      	str	r1, [r7, #0]
 800d21e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	221a      	movs	r2, #26
 800d224:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d226:	f000 f855 	bl	800d2d4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d22a:	4b02      	ldr	r3, [pc, #8]	@ (800d234 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3708      	adds	r7, #8
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}
 800d234:	200000f4 	.word	0x200000f4

0800d238 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d238:	b580      	push	{r7, lr}
 800d23a:	b082      	sub	sp, #8
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	4603      	mov	r3, r0
 800d240:	6039      	str	r1, [r7, #0]
 800d242:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d244:	79fb      	ldrb	r3, [r7, #7]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d105      	bne.n	800d256 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d24a:	683a      	ldr	r2, [r7, #0]
 800d24c:	4907      	ldr	r1, [pc, #28]	@ (800d26c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d24e:	4808      	ldr	r0, [pc, #32]	@ (800d270 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d250:	f7fc f9f6 	bl	8009640 <USBD_GetString>
 800d254:	e004      	b.n	800d260 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d256:	683a      	ldr	r2, [r7, #0]
 800d258:	4904      	ldr	r1, [pc, #16]	@ (800d26c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d25a:	4805      	ldr	r0, [pc, #20]	@ (800d270 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d25c:	f7fc f9f0 	bl	8009640 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d260:	4b02      	ldr	r3, [pc, #8]	@ (800d26c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d262:	4618      	mov	r0, r3
 800d264:	3708      	adds	r7, #8
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}
 800d26a:	bf00      	nop
 800d26c:	2000f53c 	.word	0x2000f53c
 800d270:	0801053c 	.word	0x0801053c

0800d274 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b082      	sub	sp, #8
 800d278:	af00      	add	r7, sp, #0
 800d27a:	4603      	mov	r3, r0
 800d27c:	6039      	str	r1, [r7, #0]
 800d27e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d280:	79fb      	ldrb	r3, [r7, #7]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d105      	bne.n	800d292 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d286:	683a      	ldr	r2, [r7, #0]
 800d288:	4907      	ldr	r1, [pc, #28]	@ (800d2a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d28a:	4808      	ldr	r0, [pc, #32]	@ (800d2ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d28c:	f7fc f9d8 	bl	8009640 <USBD_GetString>
 800d290:	e004      	b.n	800d29c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d292:	683a      	ldr	r2, [r7, #0]
 800d294:	4904      	ldr	r1, [pc, #16]	@ (800d2a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d296:	4805      	ldr	r0, [pc, #20]	@ (800d2ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d298:	f7fc f9d2 	bl	8009640 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d29c:	4b02      	ldr	r3, [pc, #8]	@ (800d2a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d29e:	4618      	mov	r0, r3
 800d2a0:	3708      	adds	r7, #8
 800d2a2:	46bd      	mov	sp, r7
 800d2a4:	bd80      	pop	{r7, pc}
 800d2a6:	bf00      	nop
 800d2a8:	2000f53c 	.word	0x2000f53c
 800d2ac:	08010548 	.word	0x08010548

0800d2b0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b083      	sub	sp, #12
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	6039      	str	r1, [r7, #0]
 800d2ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	220c      	movs	r2, #12
 800d2c0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d2c2:	4b03      	ldr	r3, [pc, #12]	@ (800d2d0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	370c      	adds	r7, #12
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ce:	4770      	bx	lr
 800d2d0:	200000e4 	.word	0x200000e4

0800d2d4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b084      	sub	sp, #16
 800d2d8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d2da:	4b0f      	ldr	r3, [pc, #60]	@ (800d318 <Get_SerialNum+0x44>)
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d2e0:	4b0e      	ldr	r3, [pc, #56]	@ (800d31c <Get_SerialNum+0x48>)
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d2e6:	4b0e      	ldr	r3, [pc, #56]	@ (800d320 <Get_SerialNum+0x4c>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d2ec:	68fa      	ldr	r2, [r7, #12]
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	4413      	add	r3, r2
 800d2f2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d009      	beq.n	800d30e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d2fa:	2208      	movs	r2, #8
 800d2fc:	4909      	ldr	r1, [pc, #36]	@ (800d324 <Get_SerialNum+0x50>)
 800d2fe:	68f8      	ldr	r0, [r7, #12]
 800d300:	f000 f814 	bl	800d32c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d304:	2204      	movs	r2, #4
 800d306:	4908      	ldr	r1, [pc, #32]	@ (800d328 <Get_SerialNum+0x54>)
 800d308:	68b8      	ldr	r0, [r7, #8]
 800d30a:	f000 f80f 	bl	800d32c <IntToUnicode>
  }
}
 800d30e:	bf00      	nop
 800d310:	3710      	adds	r7, #16
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}
 800d316:	bf00      	nop
 800d318:	1ff0f420 	.word	0x1ff0f420
 800d31c:	1ff0f424 	.word	0x1ff0f424
 800d320:	1ff0f428 	.word	0x1ff0f428
 800d324:	200000f6 	.word	0x200000f6
 800d328:	20000106 	.word	0x20000106

0800d32c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d32c:	b480      	push	{r7}
 800d32e:	b087      	sub	sp, #28
 800d330:	af00      	add	r7, sp, #0
 800d332:	60f8      	str	r0, [r7, #12]
 800d334:	60b9      	str	r1, [r7, #8]
 800d336:	4613      	mov	r3, r2
 800d338:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d33a:	2300      	movs	r3, #0
 800d33c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d33e:	2300      	movs	r3, #0
 800d340:	75fb      	strb	r3, [r7, #23]
 800d342:	e027      	b.n	800d394 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	0f1b      	lsrs	r3, r3, #28
 800d348:	2b09      	cmp	r3, #9
 800d34a:	d80b      	bhi.n	800d364 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	0f1b      	lsrs	r3, r3, #28
 800d350:	b2da      	uxtb	r2, r3
 800d352:	7dfb      	ldrb	r3, [r7, #23]
 800d354:	005b      	lsls	r3, r3, #1
 800d356:	4619      	mov	r1, r3
 800d358:	68bb      	ldr	r3, [r7, #8]
 800d35a:	440b      	add	r3, r1
 800d35c:	3230      	adds	r2, #48	@ 0x30
 800d35e:	b2d2      	uxtb	r2, r2
 800d360:	701a      	strb	r2, [r3, #0]
 800d362:	e00a      	b.n	800d37a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	0f1b      	lsrs	r3, r3, #28
 800d368:	b2da      	uxtb	r2, r3
 800d36a:	7dfb      	ldrb	r3, [r7, #23]
 800d36c:	005b      	lsls	r3, r3, #1
 800d36e:	4619      	mov	r1, r3
 800d370:	68bb      	ldr	r3, [r7, #8]
 800d372:	440b      	add	r3, r1
 800d374:	3237      	adds	r2, #55	@ 0x37
 800d376:	b2d2      	uxtb	r2, r2
 800d378:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	011b      	lsls	r3, r3, #4
 800d37e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d380:	7dfb      	ldrb	r3, [r7, #23]
 800d382:	005b      	lsls	r3, r3, #1
 800d384:	3301      	adds	r3, #1
 800d386:	68ba      	ldr	r2, [r7, #8]
 800d388:	4413      	add	r3, r2
 800d38a:	2200      	movs	r2, #0
 800d38c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d38e:	7dfb      	ldrb	r3, [r7, #23]
 800d390:	3301      	adds	r3, #1
 800d392:	75fb      	strb	r3, [r7, #23]
 800d394:	7dfa      	ldrb	r2, [r7, #23]
 800d396:	79fb      	ldrb	r3, [r7, #7]
 800d398:	429a      	cmp	r2, r3
 800d39a:	d3d3      	bcc.n	800d344 <IntToUnicode+0x18>
  }
}
 800d39c:	bf00      	nop
 800d39e:	bf00      	nop
 800d3a0:	371c      	adds	r7, #28
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a8:	4770      	bx	lr
	...

0800d3ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b0ac      	sub	sp, #176	@ 0xb0
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d3b4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	601a      	str	r2, [r3, #0]
 800d3bc:	605a      	str	r2, [r3, #4]
 800d3be:	609a      	str	r2, [r3, #8]
 800d3c0:	60da      	str	r2, [r3, #12]
 800d3c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d3c4:	f107 0318 	add.w	r3, r7, #24
 800d3c8:	2284      	movs	r2, #132	@ 0x84
 800d3ca:	2100      	movs	r1, #0
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f001 f974 	bl	800e6ba <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d3da:	d151      	bne.n	800d480 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800d3dc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800d3e0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d3e8:	f107 0318 	add.w	r3, r7, #24
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f7f6 ffe9 	bl	80043c4 <HAL_RCCEx_PeriphCLKConfig>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d001      	beq.n	800d3fc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800d3f8:	f7f4 fa51 	bl	800189e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d3fc:	4b22      	ldr	r3, [pc, #136]	@ (800d488 <HAL_PCD_MspInit+0xdc>)
 800d3fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d400:	4a21      	ldr	r2, [pc, #132]	@ (800d488 <HAL_PCD_MspInit+0xdc>)
 800d402:	f043 0301 	orr.w	r3, r3, #1
 800d406:	6313      	str	r3, [r2, #48]	@ 0x30
 800d408:	4b1f      	ldr	r3, [pc, #124]	@ (800d488 <HAL_PCD_MspInit+0xdc>)
 800d40a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d40c:	f003 0301 	and.w	r3, r3, #1
 800d410:	617b      	str	r3, [r7, #20]
 800d412:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 800d414:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800d418:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d41c:	2302      	movs	r3, #2
 800d41e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d422:	2300      	movs	r3, #0
 800d424:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d428:	2303      	movs	r3, #3
 800d42a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d42e:	230a      	movs	r3, #10
 800d430:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d434:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800d438:	4619      	mov	r1, r3
 800d43a:	4814      	ldr	r0, [pc, #80]	@ (800d48c <HAL_PCD_MspInit+0xe0>)
 800d43c:	f7f4 fef6 	bl	800222c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d440:	4b11      	ldr	r3, [pc, #68]	@ (800d488 <HAL_PCD_MspInit+0xdc>)
 800d442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d444:	4a10      	ldr	r2, [pc, #64]	@ (800d488 <HAL_PCD_MspInit+0xdc>)
 800d446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d44a:	6353      	str	r3, [r2, #52]	@ 0x34
 800d44c:	4b0e      	ldr	r3, [pc, #56]	@ (800d488 <HAL_PCD_MspInit+0xdc>)
 800d44e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d454:	613b      	str	r3, [r7, #16]
 800d456:	693b      	ldr	r3, [r7, #16]
 800d458:	4b0b      	ldr	r3, [pc, #44]	@ (800d488 <HAL_PCD_MspInit+0xdc>)
 800d45a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d45c:	4a0a      	ldr	r2, [pc, #40]	@ (800d488 <HAL_PCD_MspInit+0xdc>)
 800d45e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d462:	6453      	str	r3, [r2, #68]	@ 0x44
 800d464:	4b08      	ldr	r3, [pc, #32]	@ (800d488 <HAL_PCD_MspInit+0xdc>)
 800d466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d468:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d46c:	60fb      	str	r3, [r7, #12]
 800d46e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d470:	2200      	movs	r2, #0
 800d472:	2105      	movs	r1, #5
 800d474:	2043      	movs	r0, #67	@ 0x43
 800d476:	f7f4 fdb0 	bl	8001fda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d47a:	2043      	movs	r0, #67	@ 0x43
 800d47c:	f7f4 fdc9 	bl	8002012 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d480:	bf00      	nop
 800d482:	37b0      	adds	r7, #176	@ 0xb0
 800d484:	46bd      	mov	sp, r7
 800d486:	bd80      	pop	{r7, pc}
 800d488:	40023800 	.word	0x40023800
 800d48c:	40020000 	.word	0x40020000

0800d490 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b082      	sub	sp, #8
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d4a4:	4619      	mov	r1, r3
 800d4a6:	4610      	mov	r0, r2
 800d4a8:	f7fa ff27 	bl	80082fa <USBD_LL_SetupStage>
}
 800d4ac:	bf00      	nop
 800d4ae:	3708      	adds	r7, #8
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	bd80      	pop	{r7, pc}

0800d4b4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b082      	sub	sp, #8
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
 800d4bc:	460b      	mov	r3, r1
 800d4be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800d4c6:	78fa      	ldrb	r2, [r7, #3]
 800d4c8:	6879      	ldr	r1, [r7, #4]
 800d4ca:	4613      	mov	r3, r2
 800d4cc:	00db      	lsls	r3, r3, #3
 800d4ce:	4413      	add	r3, r2
 800d4d0:	009b      	lsls	r3, r3, #2
 800d4d2:	440b      	add	r3, r1
 800d4d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d4d8:	681a      	ldr	r2, [r3, #0]
 800d4da:	78fb      	ldrb	r3, [r7, #3]
 800d4dc:	4619      	mov	r1, r3
 800d4de:	f7fa ff61 	bl	80083a4 <USBD_LL_DataOutStage>
}
 800d4e2:	bf00      	nop
 800d4e4:	3708      	adds	r7, #8
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	bd80      	pop	{r7, pc}

0800d4ea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4ea:	b580      	push	{r7, lr}
 800d4ec:	b082      	sub	sp, #8
 800d4ee:	af00      	add	r7, sp, #0
 800d4f0:	6078      	str	r0, [r7, #4]
 800d4f2:	460b      	mov	r3, r1
 800d4f4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800d4fc:	78fa      	ldrb	r2, [r7, #3]
 800d4fe:	6879      	ldr	r1, [r7, #4]
 800d500:	4613      	mov	r3, r2
 800d502:	00db      	lsls	r3, r3, #3
 800d504:	4413      	add	r3, r2
 800d506:	009b      	lsls	r3, r3, #2
 800d508:	440b      	add	r3, r1
 800d50a:	3320      	adds	r3, #32
 800d50c:	681a      	ldr	r2, [r3, #0]
 800d50e:	78fb      	ldrb	r3, [r7, #3]
 800d510:	4619      	mov	r1, r3
 800d512:	f7fb f803 	bl	800851c <USBD_LL_DataInStage>
}
 800d516:	bf00      	nop
 800d518:	3708      	adds	r7, #8
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}

0800d51e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d51e:	b580      	push	{r7, lr}
 800d520:	b082      	sub	sp, #8
 800d522:	af00      	add	r7, sp, #0
 800d524:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d52c:	4618      	mov	r0, r3
 800d52e:	f7fb f947 	bl	80087c0 <USBD_LL_SOF>
}
 800d532:	bf00      	nop
 800d534:	3708      	adds	r7, #8
 800d536:	46bd      	mov	sp, r7
 800d538:	bd80      	pop	{r7, pc}

0800d53a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d53a:	b580      	push	{r7, lr}
 800d53c:	b084      	sub	sp, #16
 800d53e:	af00      	add	r7, sp, #0
 800d540:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d542:	2301      	movs	r3, #1
 800d544:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	79db      	ldrb	r3, [r3, #7]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d102      	bne.n	800d554 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d54e:	2300      	movs	r3, #0
 800d550:	73fb      	strb	r3, [r7, #15]
 800d552:	e008      	b.n	800d566 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	79db      	ldrb	r3, [r3, #7]
 800d558:	2b02      	cmp	r3, #2
 800d55a:	d102      	bne.n	800d562 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d55c:	2301      	movs	r3, #1
 800d55e:	73fb      	strb	r3, [r7, #15]
 800d560:	e001      	b.n	800d566 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d562:	f7f4 f99c 	bl	800189e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d56c:	7bfa      	ldrb	r2, [r7, #15]
 800d56e:	4611      	mov	r1, r2
 800d570:	4618      	mov	r0, r3
 800d572:	f7fb f8e1 	bl	8008738 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d57c:	4618      	mov	r0, r3
 800d57e:	f7fb f888 	bl	8008692 <USBD_LL_Reset>
}
 800d582:	bf00      	nop
 800d584:	3710      	adds	r7, #16
 800d586:	46bd      	mov	sp, r7
 800d588:	bd80      	pop	{r7, pc}
	...

0800d58c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b082      	sub	sp, #8
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d59a:	4618      	mov	r0, r3
 800d59c:	f7fb f8dc 	bl	8008758 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	687a      	ldr	r2, [r7, #4]
 800d5ac:	6812      	ldr	r2, [r2, #0]
 800d5ae:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d5b2:	f043 0301 	orr.w	r3, r3, #1
 800d5b6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	7adb      	ldrb	r3, [r3, #11]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d005      	beq.n	800d5cc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d5c0:	4b04      	ldr	r3, [pc, #16]	@ (800d5d4 <HAL_PCD_SuspendCallback+0x48>)
 800d5c2:	691b      	ldr	r3, [r3, #16]
 800d5c4:	4a03      	ldr	r2, [pc, #12]	@ (800d5d4 <HAL_PCD_SuspendCallback+0x48>)
 800d5c6:	f043 0306 	orr.w	r3, r3, #6
 800d5ca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d5cc:	bf00      	nop
 800d5ce:	3708      	adds	r7, #8
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	bd80      	pop	{r7, pc}
 800d5d4:	e000ed00 	.word	0xe000ed00

0800d5d8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b082      	sub	sp, #8
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f7fb f8d2 	bl	8008790 <USBD_LL_Resume>
}
 800d5ec:	bf00      	nop
 800d5ee:	3708      	adds	r7, #8
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd80      	pop	{r7, pc}

0800d5f4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b082      	sub	sp, #8
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
 800d5fc:	460b      	mov	r3, r1
 800d5fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d606:	78fa      	ldrb	r2, [r7, #3]
 800d608:	4611      	mov	r1, r2
 800d60a:	4618      	mov	r0, r3
 800d60c:	f7fb f92a 	bl	8008864 <USBD_LL_IsoOUTIncomplete>
}
 800d610:	bf00      	nop
 800d612:	3708      	adds	r7, #8
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}

0800d618 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b082      	sub	sp, #8
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
 800d620:	460b      	mov	r3, r1
 800d622:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d62a:	78fa      	ldrb	r2, [r7, #3]
 800d62c:	4611      	mov	r1, r2
 800d62e:	4618      	mov	r0, r3
 800d630:	f7fb f8e6 	bl	8008800 <USBD_LL_IsoINIncomplete>
}
 800d634:	bf00      	nop
 800d636:	3708      	adds	r7, #8
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}

0800d63c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b082      	sub	sp, #8
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d64a:	4618      	mov	r0, r3
 800d64c:	f7fb f93c 	bl	80088c8 <USBD_LL_DevConnected>
}
 800d650:	bf00      	nop
 800d652:	3708      	adds	r7, #8
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}

0800d658 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b082      	sub	sp, #8
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d666:	4618      	mov	r0, r3
 800d668:	f7fb f939 	bl	80088de <USBD_LL_DevDisconnected>
}
 800d66c:	bf00      	nop
 800d66e:	3708      	adds	r7, #8
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}

0800d674 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b082      	sub	sp, #8
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d13c      	bne.n	800d6fe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d684:	4a20      	ldr	r2, [pc, #128]	@ (800d708 <USBD_LL_Init+0x94>)
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	4a1e      	ldr	r2, [pc, #120]	@ (800d708 <USBD_LL_Init+0x94>)
 800d690:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d694:	4b1c      	ldr	r3, [pc, #112]	@ (800d708 <USBD_LL_Init+0x94>)
 800d696:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d69a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800d69c:	4b1a      	ldr	r3, [pc, #104]	@ (800d708 <USBD_LL_Init+0x94>)
 800d69e:	2206      	movs	r2, #6
 800d6a0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d6a2:	4b19      	ldr	r3, [pc, #100]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6a4:	2202      	movs	r2, #2
 800d6a6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d6a8:	4b17      	ldr	r3, [pc, #92]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d6ae:	4b16      	ldr	r3, [pc, #88]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6b0:	2202      	movs	r2, #2
 800d6b2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d6b4:	4b14      	ldr	r3, [pc, #80]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d6ba:	4b13      	ldr	r3, [pc, #76]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6bc:	2200      	movs	r2, #0
 800d6be:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d6c0:	4b11      	ldr	r3, [pc, #68]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d6c6:	4b10      	ldr	r3, [pc, #64]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6c8:	2200      	movs	r2, #0
 800d6ca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d6cc:	4b0e      	ldr	r3, [pc, #56]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d6d2:	480d      	ldr	r0, [pc, #52]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6d4:	f7f4 ff89 	bl	80025ea <HAL_PCD_Init>
 800d6d8:	4603      	mov	r3, r0
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d001      	beq.n	800d6e2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d6de:	f7f4 f8de 	bl	800189e <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d6e2:	2180      	movs	r1, #128	@ 0x80
 800d6e4:	4808      	ldr	r0, [pc, #32]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6e6:	f7f6 f9d6 	bl	8003a96 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d6ea:	2240      	movs	r2, #64	@ 0x40
 800d6ec:	2100      	movs	r1, #0
 800d6ee:	4806      	ldr	r0, [pc, #24]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6f0:	f7f6 f98a 	bl	8003a08 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d6f4:	2280      	movs	r2, #128	@ 0x80
 800d6f6:	2101      	movs	r1, #1
 800d6f8:	4803      	ldr	r0, [pc, #12]	@ (800d708 <USBD_LL_Init+0x94>)
 800d6fa:	f7f6 f985 	bl	8003a08 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d6fe:	2300      	movs	r3, #0
}
 800d700:	4618      	mov	r0, r3
 800d702:	3708      	adds	r7, #8
 800d704:	46bd      	mov	sp, r7
 800d706:	bd80      	pop	{r7, pc}
 800d708:	2000f73c 	.word	0x2000f73c

0800d70c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b084      	sub	sp, #16
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d714:	2300      	movs	r3, #0
 800d716:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d718:	2300      	movs	r3, #0
 800d71a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d722:	4618      	mov	r0, r3
 800d724:	f7f5 f877 	bl	8002816 <HAL_PCD_Start>
 800d728:	4603      	mov	r3, r0
 800d72a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d72c:	7bfb      	ldrb	r3, [r7, #15]
 800d72e:	4618      	mov	r0, r3
 800d730:	f000 f97e 	bl	800da30 <USBD_Get_USB_Status>
 800d734:	4603      	mov	r3, r0
 800d736:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d738:	7bbb      	ldrb	r3, [r7, #14]
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	3710      	adds	r7, #16
 800d73e:	46bd      	mov	sp, r7
 800d740:	bd80      	pop	{r7, pc}

0800d742 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d742:	b580      	push	{r7, lr}
 800d744:	b084      	sub	sp, #16
 800d746:	af00      	add	r7, sp, #0
 800d748:	6078      	str	r0, [r7, #4]
 800d74a:	4608      	mov	r0, r1
 800d74c:	4611      	mov	r1, r2
 800d74e:	461a      	mov	r2, r3
 800d750:	4603      	mov	r3, r0
 800d752:	70fb      	strb	r3, [r7, #3]
 800d754:	460b      	mov	r3, r1
 800d756:	70bb      	strb	r3, [r7, #2]
 800d758:	4613      	mov	r3, r2
 800d75a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d75c:	2300      	movs	r3, #0
 800d75e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d760:	2300      	movs	r3, #0
 800d762:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d76a:	78bb      	ldrb	r3, [r7, #2]
 800d76c:	883a      	ldrh	r2, [r7, #0]
 800d76e:	78f9      	ldrb	r1, [r7, #3]
 800d770:	f7f5 fd65 	bl	800323e <HAL_PCD_EP_Open>
 800d774:	4603      	mov	r3, r0
 800d776:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d778:	7bfb      	ldrb	r3, [r7, #15]
 800d77a:	4618      	mov	r0, r3
 800d77c:	f000 f958 	bl	800da30 <USBD_Get_USB_Status>
 800d780:	4603      	mov	r3, r0
 800d782:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d784:	7bbb      	ldrb	r3, [r7, #14]
}
 800d786:	4618      	mov	r0, r3
 800d788:	3710      	adds	r7, #16
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}

0800d78e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d78e:	b580      	push	{r7, lr}
 800d790:	b084      	sub	sp, #16
 800d792:	af00      	add	r7, sp, #0
 800d794:	6078      	str	r0, [r7, #4]
 800d796:	460b      	mov	r3, r1
 800d798:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d79a:	2300      	movs	r3, #0
 800d79c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d79e:	2300      	movs	r3, #0
 800d7a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d7a8:	78fa      	ldrb	r2, [r7, #3]
 800d7aa:	4611      	mov	r1, r2
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	f7f5 fdb0 	bl	8003312 <HAL_PCD_EP_Close>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d7b6:	7bfb      	ldrb	r3, [r7, #15]
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	f000 f939 	bl	800da30 <USBD_Get_USB_Status>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d7c2:	7bbb      	ldrb	r3, [r7, #14]
}
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	3710      	adds	r7, #16
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	bd80      	pop	{r7, pc}

0800d7cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b084      	sub	sp, #16
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
 800d7d4:	460b      	mov	r3, r1
 800d7d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7dc:	2300      	movs	r3, #0
 800d7de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d7e6:	78fa      	ldrb	r2, [r7, #3]
 800d7e8:	4611      	mov	r1, r2
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	f7f5 fe68 	bl	80034c0 <HAL_PCD_EP_SetStall>
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d7f4:	7bfb      	ldrb	r3, [r7, #15]
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	f000 f91a 	bl	800da30 <USBD_Get_USB_Status>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d800:	7bbb      	ldrb	r3, [r7, #14]
}
 800d802:	4618      	mov	r0, r3
 800d804:	3710      	adds	r7, #16
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}

0800d80a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d80a:	b580      	push	{r7, lr}
 800d80c:	b084      	sub	sp, #16
 800d80e:	af00      	add	r7, sp, #0
 800d810:	6078      	str	r0, [r7, #4]
 800d812:	460b      	mov	r3, r1
 800d814:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d816:	2300      	movs	r3, #0
 800d818:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d81a:	2300      	movs	r3, #0
 800d81c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d824:	78fa      	ldrb	r2, [r7, #3]
 800d826:	4611      	mov	r1, r2
 800d828:	4618      	mov	r0, r3
 800d82a:	f7f5 feac 	bl	8003586 <HAL_PCD_EP_ClrStall>
 800d82e:	4603      	mov	r3, r0
 800d830:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d832:	7bfb      	ldrb	r3, [r7, #15]
 800d834:	4618      	mov	r0, r3
 800d836:	f000 f8fb 	bl	800da30 <USBD_Get_USB_Status>
 800d83a:	4603      	mov	r3, r0
 800d83c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d83e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d840:	4618      	mov	r0, r3
 800d842:	3710      	adds	r7, #16
 800d844:	46bd      	mov	sp, r7
 800d846:	bd80      	pop	{r7, pc}

0800d848 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d848:	b480      	push	{r7}
 800d84a:	b085      	sub	sp, #20
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
 800d850:	460b      	mov	r3, r1
 800d852:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d85a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d85c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d860:	2b00      	cmp	r3, #0
 800d862:	da0b      	bge.n	800d87c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d864:	78fb      	ldrb	r3, [r7, #3]
 800d866:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d86a:	68f9      	ldr	r1, [r7, #12]
 800d86c:	4613      	mov	r3, r2
 800d86e:	00db      	lsls	r3, r3, #3
 800d870:	4413      	add	r3, r2
 800d872:	009b      	lsls	r3, r3, #2
 800d874:	440b      	add	r3, r1
 800d876:	3316      	adds	r3, #22
 800d878:	781b      	ldrb	r3, [r3, #0]
 800d87a:	e00b      	b.n	800d894 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d87c:	78fb      	ldrb	r3, [r7, #3]
 800d87e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d882:	68f9      	ldr	r1, [r7, #12]
 800d884:	4613      	mov	r3, r2
 800d886:	00db      	lsls	r3, r3, #3
 800d888:	4413      	add	r3, r2
 800d88a:	009b      	lsls	r3, r3, #2
 800d88c:	440b      	add	r3, r1
 800d88e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d892:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d894:	4618      	mov	r0, r3
 800d896:	3714      	adds	r7, #20
 800d898:	46bd      	mov	sp, r7
 800d89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89e:	4770      	bx	lr

0800d8a0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b084      	sub	sp, #16
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
 800d8a8:	460b      	mov	r3, r1
 800d8aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d8ba:	78fa      	ldrb	r2, [r7, #3]
 800d8bc:	4611      	mov	r1, r2
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f7f5 fc99 	bl	80031f6 <HAL_PCD_SetAddress>
 800d8c4:	4603      	mov	r3, r0
 800d8c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d8c8:	7bfb      	ldrb	r3, [r7, #15]
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f000 f8b0 	bl	800da30 <USBD_Get_USB_Status>
 800d8d0:	4603      	mov	r3, r0
 800d8d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	3710      	adds	r7, #16
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	bd80      	pop	{r7, pc}

0800d8de <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d8de:	b580      	push	{r7, lr}
 800d8e0:	b086      	sub	sp, #24
 800d8e2:	af00      	add	r7, sp, #0
 800d8e4:	60f8      	str	r0, [r7, #12]
 800d8e6:	607a      	str	r2, [r7, #4]
 800d8e8:	603b      	str	r3, [r7, #0]
 800d8ea:	460b      	mov	r3, r1
 800d8ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d8fc:	7af9      	ldrb	r1, [r7, #11]
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	687a      	ldr	r2, [r7, #4]
 800d902:	f7f5 fda3 	bl	800344c <HAL_PCD_EP_Transmit>
 800d906:	4603      	mov	r3, r0
 800d908:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d90a:	7dfb      	ldrb	r3, [r7, #23]
 800d90c:	4618      	mov	r0, r3
 800d90e:	f000 f88f 	bl	800da30 <USBD_Get_USB_Status>
 800d912:	4603      	mov	r3, r0
 800d914:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d916:	7dbb      	ldrb	r3, [r7, #22]
}
 800d918:	4618      	mov	r0, r3
 800d91a:	3718      	adds	r7, #24
 800d91c:	46bd      	mov	sp, r7
 800d91e:	bd80      	pop	{r7, pc}

0800d920 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d920:	b580      	push	{r7, lr}
 800d922:	b086      	sub	sp, #24
 800d924:	af00      	add	r7, sp, #0
 800d926:	60f8      	str	r0, [r7, #12]
 800d928:	607a      	str	r2, [r7, #4]
 800d92a:	603b      	str	r3, [r7, #0]
 800d92c:	460b      	mov	r3, r1
 800d92e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d930:	2300      	movs	r3, #0
 800d932:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d934:	2300      	movs	r3, #0
 800d936:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d93e:	7af9      	ldrb	r1, [r7, #11]
 800d940:	683b      	ldr	r3, [r7, #0]
 800d942:	687a      	ldr	r2, [r7, #4]
 800d944:	f7f5 fd2f 	bl	80033a6 <HAL_PCD_EP_Receive>
 800d948:	4603      	mov	r3, r0
 800d94a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d94c:	7dfb      	ldrb	r3, [r7, #23]
 800d94e:	4618      	mov	r0, r3
 800d950:	f000 f86e 	bl	800da30 <USBD_Get_USB_Status>
 800d954:	4603      	mov	r3, r0
 800d956:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d958:	7dbb      	ldrb	r3, [r7, #22]
}
 800d95a:	4618      	mov	r0, r3
 800d95c:	3718      	adds	r7, #24
 800d95e:	46bd      	mov	sp, r7
 800d960:	bd80      	pop	{r7, pc}

0800d962 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d962:	b580      	push	{r7, lr}
 800d964:	b082      	sub	sp, #8
 800d966:	af00      	add	r7, sp, #0
 800d968:	6078      	str	r0, [r7, #4]
 800d96a:	460b      	mov	r3, r1
 800d96c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d974:	78fa      	ldrb	r2, [r7, #3]
 800d976:	4611      	mov	r1, r2
 800d978:	4618      	mov	r0, r3
 800d97a:	f7f5 fd4f 	bl	800341c <HAL_PCD_EP_GetRxCount>
 800d97e:	4603      	mov	r3, r0
}
 800d980:	4618      	mov	r0, r3
 800d982:	3708      	adds	r7, #8
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}

0800d988 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	b082      	sub	sp, #8
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]
 800d990:	460b      	mov	r3, r1
 800d992:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800d994:	78fb      	ldrb	r3, [r7, #3]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d002      	beq.n	800d9a0 <HAL_PCDEx_LPM_Callback+0x18>
 800d99a:	2b01      	cmp	r3, #1
 800d99c:	d01f      	beq.n	800d9de <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800d99e:	e03b      	b.n	800da18 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	7adb      	ldrb	r3, [r3, #11]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d007      	beq.n	800d9b8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800d9a8:	f000 f83c 	bl	800da24 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d9ac:	4b1c      	ldr	r3, [pc, #112]	@ (800da20 <HAL_PCDEx_LPM_Callback+0x98>)
 800d9ae:	691b      	ldr	r3, [r3, #16]
 800d9b0:	4a1b      	ldr	r2, [pc, #108]	@ (800da20 <HAL_PCDEx_LPM_Callback+0x98>)
 800d9b2:	f023 0306 	bic.w	r3, r3, #6
 800d9b6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	687a      	ldr	r2, [r7, #4]
 800d9c4:	6812      	ldr	r2, [r2, #0]
 800d9c6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d9ca:	f023 0301 	bic.w	r3, r3, #1
 800d9ce:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	f7fa feda 	bl	8008790 <USBD_LL_Resume>
    break;
 800d9dc:	e01c      	b.n	800da18 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	687a      	ldr	r2, [r7, #4]
 800d9ea:	6812      	ldr	r2, [r2, #0]
 800d9ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d9f0:	f043 0301 	orr.w	r3, r3, #1
 800d9f4:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	f7fa feab 	bl	8008758 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	7adb      	ldrb	r3, [r3, #11]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d005      	beq.n	800da16 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800da0a:	4b05      	ldr	r3, [pc, #20]	@ (800da20 <HAL_PCDEx_LPM_Callback+0x98>)
 800da0c:	691b      	ldr	r3, [r3, #16]
 800da0e:	4a04      	ldr	r2, [pc, #16]	@ (800da20 <HAL_PCDEx_LPM_Callback+0x98>)
 800da10:	f043 0306 	orr.w	r3, r3, #6
 800da14:	6113      	str	r3, [r2, #16]
    break;
 800da16:	bf00      	nop
}
 800da18:	bf00      	nop
 800da1a:	3708      	adds	r7, #8
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}
 800da20:	e000ed00 	.word	0xe000ed00

0800da24 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800da28:	f7f3 fc58 	bl	80012dc <SystemClock_Config>
}
 800da2c:	bf00      	nop
 800da2e:	bd80      	pop	{r7, pc}

0800da30 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800da30:	b480      	push	{r7}
 800da32:	b085      	sub	sp, #20
 800da34:	af00      	add	r7, sp, #0
 800da36:	4603      	mov	r3, r0
 800da38:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da3a:	2300      	movs	r3, #0
 800da3c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800da3e:	79fb      	ldrb	r3, [r7, #7]
 800da40:	2b03      	cmp	r3, #3
 800da42:	d817      	bhi.n	800da74 <USBD_Get_USB_Status+0x44>
 800da44:	a201      	add	r2, pc, #4	@ (adr r2, 800da4c <USBD_Get_USB_Status+0x1c>)
 800da46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da4a:	bf00      	nop
 800da4c:	0800da5d 	.word	0x0800da5d
 800da50:	0800da63 	.word	0x0800da63
 800da54:	0800da69 	.word	0x0800da69
 800da58:	0800da6f 	.word	0x0800da6f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800da5c:	2300      	movs	r3, #0
 800da5e:	73fb      	strb	r3, [r7, #15]
    break;
 800da60:	e00b      	b.n	800da7a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800da62:	2303      	movs	r3, #3
 800da64:	73fb      	strb	r3, [r7, #15]
    break;
 800da66:	e008      	b.n	800da7a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800da68:	2301      	movs	r3, #1
 800da6a:	73fb      	strb	r3, [r7, #15]
    break;
 800da6c:	e005      	b.n	800da7a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800da6e:	2303      	movs	r3, #3
 800da70:	73fb      	strb	r3, [r7, #15]
    break;
 800da72:	e002      	b.n	800da7a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800da74:	2303      	movs	r3, #3
 800da76:	73fb      	strb	r3, [r7, #15]
    break;
 800da78:	bf00      	nop
  }
  return usb_status;
 800da7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800da7c:	4618      	mov	r0, r3
 800da7e:	3714      	adds	r7, #20
 800da80:	46bd      	mov	sp, r7
 800da82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da86:	4770      	bx	lr

0800da88 <malloc>:
 800da88:	4b02      	ldr	r3, [pc, #8]	@ (800da94 <malloc+0xc>)
 800da8a:	4601      	mov	r1, r0
 800da8c:	6818      	ldr	r0, [r3, #0]
 800da8e:	f000 b82d 	b.w	800daec <_malloc_r>
 800da92:	bf00      	nop
 800da94:	2000011c 	.word	0x2000011c

0800da98 <free>:
 800da98:	4b02      	ldr	r3, [pc, #8]	@ (800daa4 <free+0xc>)
 800da9a:	4601      	mov	r1, r0
 800da9c:	6818      	ldr	r0, [r3, #0]
 800da9e:	f001 bd63 	b.w	800f568 <_free_r>
 800daa2:	bf00      	nop
 800daa4:	2000011c 	.word	0x2000011c

0800daa8 <sbrk_aligned>:
 800daa8:	b570      	push	{r4, r5, r6, lr}
 800daaa:	4e0f      	ldr	r6, [pc, #60]	@ (800dae8 <sbrk_aligned+0x40>)
 800daac:	460c      	mov	r4, r1
 800daae:	6831      	ldr	r1, [r6, #0]
 800dab0:	4605      	mov	r5, r0
 800dab2:	b911      	cbnz	r1, 800daba <sbrk_aligned+0x12>
 800dab4:	f000 fea0 	bl	800e7f8 <_sbrk_r>
 800dab8:	6030      	str	r0, [r6, #0]
 800daba:	4621      	mov	r1, r4
 800dabc:	4628      	mov	r0, r5
 800dabe:	f000 fe9b 	bl	800e7f8 <_sbrk_r>
 800dac2:	1c43      	adds	r3, r0, #1
 800dac4:	d103      	bne.n	800dace <sbrk_aligned+0x26>
 800dac6:	f04f 34ff 	mov.w	r4, #4294967295
 800daca:	4620      	mov	r0, r4
 800dacc:	bd70      	pop	{r4, r5, r6, pc}
 800dace:	1cc4      	adds	r4, r0, #3
 800dad0:	f024 0403 	bic.w	r4, r4, #3
 800dad4:	42a0      	cmp	r0, r4
 800dad6:	d0f8      	beq.n	800daca <sbrk_aligned+0x22>
 800dad8:	1a21      	subs	r1, r4, r0
 800dada:	4628      	mov	r0, r5
 800dadc:	f000 fe8c 	bl	800e7f8 <_sbrk_r>
 800dae0:	3001      	adds	r0, #1
 800dae2:	d1f2      	bne.n	800daca <sbrk_aligned+0x22>
 800dae4:	e7ef      	b.n	800dac6 <sbrk_aligned+0x1e>
 800dae6:	bf00      	nop
 800dae8:	2000fc1c 	.word	0x2000fc1c

0800daec <_malloc_r>:
 800daec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800daf0:	1ccd      	adds	r5, r1, #3
 800daf2:	f025 0503 	bic.w	r5, r5, #3
 800daf6:	3508      	adds	r5, #8
 800daf8:	2d0c      	cmp	r5, #12
 800dafa:	bf38      	it	cc
 800dafc:	250c      	movcc	r5, #12
 800dafe:	2d00      	cmp	r5, #0
 800db00:	4606      	mov	r6, r0
 800db02:	db01      	blt.n	800db08 <_malloc_r+0x1c>
 800db04:	42a9      	cmp	r1, r5
 800db06:	d904      	bls.n	800db12 <_malloc_r+0x26>
 800db08:	230c      	movs	r3, #12
 800db0a:	6033      	str	r3, [r6, #0]
 800db0c:	2000      	movs	r0, #0
 800db0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dbe8 <_malloc_r+0xfc>
 800db16:	f000 f869 	bl	800dbec <__malloc_lock>
 800db1a:	f8d8 3000 	ldr.w	r3, [r8]
 800db1e:	461c      	mov	r4, r3
 800db20:	bb44      	cbnz	r4, 800db74 <_malloc_r+0x88>
 800db22:	4629      	mov	r1, r5
 800db24:	4630      	mov	r0, r6
 800db26:	f7ff ffbf 	bl	800daa8 <sbrk_aligned>
 800db2a:	1c43      	adds	r3, r0, #1
 800db2c:	4604      	mov	r4, r0
 800db2e:	d158      	bne.n	800dbe2 <_malloc_r+0xf6>
 800db30:	f8d8 4000 	ldr.w	r4, [r8]
 800db34:	4627      	mov	r7, r4
 800db36:	2f00      	cmp	r7, #0
 800db38:	d143      	bne.n	800dbc2 <_malloc_r+0xd6>
 800db3a:	2c00      	cmp	r4, #0
 800db3c:	d04b      	beq.n	800dbd6 <_malloc_r+0xea>
 800db3e:	6823      	ldr	r3, [r4, #0]
 800db40:	4639      	mov	r1, r7
 800db42:	4630      	mov	r0, r6
 800db44:	eb04 0903 	add.w	r9, r4, r3
 800db48:	f000 fe56 	bl	800e7f8 <_sbrk_r>
 800db4c:	4581      	cmp	r9, r0
 800db4e:	d142      	bne.n	800dbd6 <_malloc_r+0xea>
 800db50:	6821      	ldr	r1, [r4, #0]
 800db52:	1a6d      	subs	r5, r5, r1
 800db54:	4629      	mov	r1, r5
 800db56:	4630      	mov	r0, r6
 800db58:	f7ff ffa6 	bl	800daa8 <sbrk_aligned>
 800db5c:	3001      	adds	r0, #1
 800db5e:	d03a      	beq.n	800dbd6 <_malloc_r+0xea>
 800db60:	6823      	ldr	r3, [r4, #0]
 800db62:	442b      	add	r3, r5
 800db64:	6023      	str	r3, [r4, #0]
 800db66:	f8d8 3000 	ldr.w	r3, [r8]
 800db6a:	685a      	ldr	r2, [r3, #4]
 800db6c:	bb62      	cbnz	r2, 800dbc8 <_malloc_r+0xdc>
 800db6e:	f8c8 7000 	str.w	r7, [r8]
 800db72:	e00f      	b.n	800db94 <_malloc_r+0xa8>
 800db74:	6822      	ldr	r2, [r4, #0]
 800db76:	1b52      	subs	r2, r2, r5
 800db78:	d420      	bmi.n	800dbbc <_malloc_r+0xd0>
 800db7a:	2a0b      	cmp	r2, #11
 800db7c:	d917      	bls.n	800dbae <_malloc_r+0xc2>
 800db7e:	1961      	adds	r1, r4, r5
 800db80:	42a3      	cmp	r3, r4
 800db82:	6025      	str	r5, [r4, #0]
 800db84:	bf18      	it	ne
 800db86:	6059      	strne	r1, [r3, #4]
 800db88:	6863      	ldr	r3, [r4, #4]
 800db8a:	bf08      	it	eq
 800db8c:	f8c8 1000 	streq.w	r1, [r8]
 800db90:	5162      	str	r2, [r4, r5]
 800db92:	604b      	str	r3, [r1, #4]
 800db94:	4630      	mov	r0, r6
 800db96:	f000 f82f 	bl	800dbf8 <__malloc_unlock>
 800db9a:	f104 000b 	add.w	r0, r4, #11
 800db9e:	1d23      	adds	r3, r4, #4
 800dba0:	f020 0007 	bic.w	r0, r0, #7
 800dba4:	1ac2      	subs	r2, r0, r3
 800dba6:	bf1c      	itt	ne
 800dba8:	1a1b      	subne	r3, r3, r0
 800dbaa:	50a3      	strne	r3, [r4, r2]
 800dbac:	e7af      	b.n	800db0e <_malloc_r+0x22>
 800dbae:	6862      	ldr	r2, [r4, #4]
 800dbb0:	42a3      	cmp	r3, r4
 800dbb2:	bf0c      	ite	eq
 800dbb4:	f8c8 2000 	streq.w	r2, [r8]
 800dbb8:	605a      	strne	r2, [r3, #4]
 800dbba:	e7eb      	b.n	800db94 <_malloc_r+0xa8>
 800dbbc:	4623      	mov	r3, r4
 800dbbe:	6864      	ldr	r4, [r4, #4]
 800dbc0:	e7ae      	b.n	800db20 <_malloc_r+0x34>
 800dbc2:	463c      	mov	r4, r7
 800dbc4:	687f      	ldr	r7, [r7, #4]
 800dbc6:	e7b6      	b.n	800db36 <_malloc_r+0x4a>
 800dbc8:	461a      	mov	r2, r3
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	42a3      	cmp	r3, r4
 800dbce:	d1fb      	bne.n	800dbc8 <_malloc_r+0xdc>
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	6053      	str	r3, [r2, #4]
 800dbd4:	e7de      	b.n	800db94 <_malloc_r+0xa8>
 800dbd6:	230c      	movs	r3, #12
 800dbd8:	6033      	str	r3, [r6, #0]
 800dbda:	4630      	mov	r0, r6
 800dbdc:	f000 f80c 	bl	800dbf8 <__malloc_unlock>
 800dbe0:	e794      	b.n	800db0c <_malloc_r+0x20>
 800dbe2:	6005      	str	r5, [r0, #0]
 800dbe4:	e7d6      	b.n	800db94 <_malloc_r+0xa8>
 800dbe6:	bf00      	nop
 800dbe8:	2000fc20 	.word	0x2000fc20

0800dbec <__malloc_lock>:
 800dbec:	4801      	ldr	r0, [pc, #4]	@ (800dbf4 <__malloc_lock+0x8>)
 800dbee:	f000 be50 	b.w	800e892 <__retarget_lock_acquire_recursive>
 800dbf2:	bf00      	nop
 800dbf4:	2000fd64 	.word	0x2000fd64

0800dbf8 <__malloc_unlock>:
 800dbf8:	4801      	ldr	r0, [pc, #4]	@ (800dc00 <__malloc_unlock+0x8>)
 800dbfa:	f000 be4b 	b.w	800e894 <__retarget_lock_release_recursive>
 800dbfe:	bf00      	nop
 800dc00:	2000fd64 	.word	0x2000fd64

0800dc04 <__cvt>:
 800dc04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dc08:	ec57 6b10 	vmov	r6, r7, d0
 800dc0c:	2f00      	cmp	r7, #0
 800dc0e:	460c      	mov	r4, r1
 800dc10:	4619      	mov	r1, r3
 800dc12:	463b      	mov	r3, r7
 800dc14:	bfbb      	ittet	lt
 800dc16:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800dc1a:	461f      	movlt	r7, r3
 800dc1c:	2300      	movge	r3, #0
 800dc1e:	232d      	movlt	r3, #45	@ 0x2d
 800dc20:	700b      	strb	r3, [r1, #0]
 800dc22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dc24:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800dc28:	4691      	mov	r9, r2
 800dc2a:	f023 0820 	bic.w	r8, r3, #32
 800dc2e:	bfbc      	itt	lt
 800dc30:	4632      	movlt	r2, r6
 800dc32:	4616      	movlt	r6, r2
 800dc34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dc38:	d005      	beq.n	800dc46 <__cvt+0x42>
 800dc3a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800dc3e:	d100      	bne.n	800dc42 <__cvt+0x3e>
 800dc40:	3401      	adds	r4, #1
 800dc42:	2102      	movs	r1, #2
 800dc44:	e000      	b.n	800dc48 <__cvt+0x44>
 800dc46:	2103      	movs	r1, #3
 800dc48:	ab03      	add	r3, sp, #12
 800dc4a:	9301      	str	r3, [sp, #4]
 800dc4c:	ab02      	add	r3, sp, #8
 800dc4e:	9300      	str	r3, [sp, #0]
 800dc50:	ec47 6b10 	vmov	d0, r6, r7
 800dc54:	4653      	mov	r3, sl
 800dc56:	4622      	mov	r2, r4
 800dc58:	f000 feb6 	bl	800e9c8 <_dtoa_r>
 800dc5c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dc60:	4605      	mov	r5, r0
 800dc62:	d119      	bne.n	800dc98 <__cvt+0x94>
 800dc64:	f019 0f01 	tst.w	r9, #1
 800dc68:	d00e      	beq.n	800dc88 <__cvt+0x84>
 800dc6a:	eb00 0904 	add.w	r9, r0, r4
 800dc6e:	2200      	movs	r2, #0
 800dc70:	2300      	movs	r3, #0
 800dc72:	4630      	mov	r0, r6
 800dc74:	4639      	mov	r1, r7
 800dc76:	f7f2 ff57 	bl	8000b28 <__aeabi_dcmpeq>
 800dc7a:	b108      	cbz	r0, 800dc80 <__cvt+0x7c>
 800dc7c:	f8cd 900c 	str.w	r9, [sp, #12]
 800dc80:	2230      	movs	r2, #48	@ 0x30
 800dc82:	9b03      	ldr	r3, [sp, #12]
 800dc84:	454b      	cmp	r3, r9
 800dc86:	d31e      	bcc.n	800dcc6 <__cvt+0xc2>
 800dc88:	9b03      	ldr	r3, [sp, #12]
 800dc8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dc8c:	1b5b      	subs	r3, r3, r5
 800dc8e:	4628      	mov	r0, r5
 800dc90:	6013      	str	r3, [r2, #0]
 800dc92:	b004      	add	sp, #16
 800dc94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dc9c:	eb00 0904 	add.w	r9, r0, r4
 800dca0:	d1e5      	bne.n	800dc6e <__cvt+0x6a>
 800dca2:	7803      	ldrb	r3, [r0, #0]
 800dca4:	2b30      	cmp	r3, #48	@ 0x30
 800dca6:	d10a      	bne.n	800dcbe <__cvt+0xba>
 800dca8:	2200      	movs	r2, #0
 800dcaa:	2300      	movs	r3, #0
 800dcac:	4630      	mov	r0, r6
 800dcae:	4639      	mov	r1, r7
 800dcb0:	f7f2 ff3a 	bl	8000b28 <__aeabi_dcmpeq>
 800dcb4:	b918      	cbnz	r0, 800dcbe <__cvt+0xba>
 800dcb6:	f1c4 0401 	rsb	r4, r4, #1
 800dcba:	f8ca 4000 	str.w	r4, [sl]
 800dcbe:	f8da 3000 	ldr.w	r3, [sl]
 800dcc2:	4499      	add	r9, r3
 800dcc4:	e7d3      	b.n	800dc6e <__cvt+0x6a>
 800dcc6:	1c59      	adds	r1, r3, #1
 800dcc8:	9103      	str	r1, [sp, #12]
 800dcca:	701a      	strb	r2, [r3, #0]
 800dccc:	e7d9      	b.n	800dc82 <__cvt+0x7e>

0800dcce <__exponent>:
 800dcce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dcd0:	2900      	cmp	r1, #0
 800dcd2:	bfba      	itte	lt
 800dcd4:	4249      	neglt	r1, r1
 800dcd6:	232d      	movlt	r3, #45	@ 0x2d
 800dcd8:	232b      	movge	r3, #43	@ 0x2b
 800dcda:	2909      	cmp	r1, #9
 800dcdc:	7002      	strb	r2, [r0, #0]
 800dcde:	7043      	strb	r3, [r0, #1]
 800dce0:	dd29      	ble.n	800dd36 <__exponent+0x68>
 800dce2:	f10d 0307 	add.w	r3, sp, #7
 800dce6:	461d      	mov	r5, r3
 800dce8:	270a      	movs	r7, #10
 800dcea:	461a      	mov	r2, r3
 800dcec:	fbb1 f6f7 	udiv	r6, r1, r7
 800dcf0:	fb07 1416 	mls	r4, r7, r6, r1
 800dcf4:	3430      	adds	r4, #48	@ 0x30
 800dcf6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dcfa:	460c      	mov	r4, r1
 800dcfc:	2c63      	cmp	r4, #99	@ 0x63
 800dcfe:	f103 33ff 	add.w	r3, r3, #4294967295
 800dd02:	4631      	mov	r1, r6
 800dd04:	dcf1      	bgt.n	800dcea <__exponent+0x1c>
 800dd06:	3130      	adds	r1, #48	@ 0x30
 800dd08:	1e94      	subs	r4, r2, #2
 800dd0a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dd0e:	1c41      	adds	r1, r0, #1
 800dd10:	4623      	mov	r3, r4
 800dd12:	42ab      	cmp	r3, r5
 800dd14:	d30a      	bcc.n	800dd2c <__exponent+0x5e>
 800dd16:	f10d 0309 	add.w	r3, sp, #9
 800dd1a:	1a9b      	subs	r3, r3, r2
 800dd1c:	42ac      	cmp	r4, r5
 800dd1e:	bf88      	it	hi
 800dd20:	2300      	movhi	r3, #0
 800dd22:	3302      	adds	r3, #2
 800dd24:	4403      	add	r3, r0
 800dd26:	1a18      	subs	r0, r3, r0
 800dd28:	b003      	add	sp, #12
 800dd2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd2c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800dd30:	f801 6f01 	strb.w	r6, [r1, #1]!
 800dd34:	e7ed      	b.n	800dd12 <__exponent+0x44>
 800dd36:	2330      	movs	r3, #48	@ 0x30
 800dd38:	3130      	adds	r1, #48	@ 0x30
 800dd3a:	7083      	strb	r3, [r0, #2]
 800dd3c:	70c1      	strb	r1, [r0, #3]
 800dd3e:	1d03      	adds	r3, r0, #4
 800dd40:	e7f1      	b.n	800dd26 <__exponent+0x58>
	...

0800dd44 <_printf_float>:
 800dd44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd48:	b08d      	sub	sp, #52	@ 0x34
 800dd4a:	460c      	mov	r4, r1
 800dd4c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dd50:	4616      	mov	r6, r2
 800dd52:	461f      	mov	r7, r3
 800dd54:	4605      	mov	r5, r0
 800dd56:	f000 fcb9 	bl	800e6cc <_localeconv_r>
 800dd5a:	6803      	ldr	r3, [r0, #0]
 800dd5c:	9304      	str	r3, [sp, #16]
 800dd5e:	4618      	mov	r0, r3
 800dd60:	f7f2 fab6 	bl	80002d0 <strlen>
 800dd64:	2300      	movs	r3, #0
 800dd66:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd68:	f8d8 3000 	ldr.w	r3, [r8]
 800dd6c:	9005      	str	r0, [sp, #20]
 800dd6e:	3307      	adds	r3, #7
 800dd70:	f023 0307 	bic.w	r3, r3, #7
 800dd74:	f103 0208 	add.w	r2, r3, #8
 800dd78:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dd7c:	f8d4 b000 	ldr.w	fp, [r4]
 800dd80:	f8c8 2000 	str.w	r2, [r8]
 800dd84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dd88:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800dd8c:	9307      	str	r3, [sp, #28]
 800dd8e:	f8cd 8018 	str.w	r8, [sp, #24]
 800dd92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800dd96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd9a:	4b9c      	ldr	r3, [pc, #624]	@ (800e00c <_printf_float+0x2c8>)
 800dd9c:	f04f 32ff 	mov.w	r2, #4294967295
 800dda0:	f7f2 fef4 	bl	8000b8c <__aeabi_dcmpun>
 800dda4:	bb70      	cbnz	r0, 800de04 <_printf_float+0xc0>
 800dda6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ddaa:	4b98      	ldr	r3, [pc, #608]	@ (800e00c <_printf_float+0x2c8>)
 800ddac:	f04f 32ff 	mov.w	r2, #4294967295
 800ddb0:	f7f2 fece 	bl	8000b50 <__aeabi_dcmple>
 800ddb4:	bb30      	cbnz	r0, 800de04 <_printf_float+0xc0>
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	2300      	movs	r3, #0
 800ddba:	4640      	mov	r0, r8
 800ddbc:	4649      	mov	r1, r9
 800ddbe:	f7f2 febd 	bl	8000b3c <__aeabi_dcmplt>
 800ddc2:	b110      	cbz	r0, 800ddca <_printf_float+0x86>
 800ddc4:	232d      	movs	r3, #45	@ 0x2d
 800ddc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ddca:	4a91      	ldr	r2, [pc, #580]	@ (800e010 <_printf_float+0x2cc>)
 800ddcc:	4b91      	ldr	r3, [pc, #580]	@ (800e014 <_printf_float+0x2d0>)
 800ddce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ddd2:	bf8c      	ite	hi
 800ddd4:	4690      	movhi	r8, r2
 800ddd6:	4698      	movls	r8, r3
 800ddd8:	2303      	movs	r3, #3
 800ddda:	6123      	str	r3, [r4, #16]
 800dddc:	f02b 0304 	bic.w	r3, fp, #4
 800dde0:	6023      	str	r3, [r4, #0]
 800dde2:	f04f 0900 	mov.w	r9, #0
 800dde6:	9700      	str	r7, [sp, #0]
 800dde8:	4633      	mov	r3, r6
 800ddea:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ddec:	4621      	mov	r1, r4
 800ddee:	4628      	mov	r0, r5
 800ddf0:	f000 f9d2 	bl	800e198 <_printf_common>
 800ddf4:	3001      	adds	r0, #1
 800ddf6:	f040 808d 	bne.w	800df14 <_printf_float+0x1d0>
 800ddfa:	f04f 30ff 	mov.w	r0, #4294967295
 800ddfe:	b00d      	add	sp, #52	@ 0x34
 800de00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de04:	4642      	mov	r2, r8
 800de06:	464b      	mov	r3, r9
 800de08:	4640      	mov	r0, r8
 800de0a:	4649      	mov	r1, r9
 800de0c:	f7f2 febe 	bl	8000b8c <__aeabi_dcmpun>
 800de10:	b140      	cbz	r0, 800de24 <_printf_float+0xe0>
 800de12:	464b      	mov	r3, r9
 800de14:	2b00      	cmp	r3, #0
 800de16:	bfbc      	itt	lt
 800de18:	232d      	movlt	r3, #45	@ 0x2d
 800de1a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800de1e:	4a7e      	ldr	r2, [pc, #504]	@ (800e018 <_printf_float+0x2d4>)
 800de20:	4b7e      	ldr	r3, [pc, #504]	@ (800e01c <_printf_float+0x2d8>)
 800de22:	e7d4      	b.n	800ddce <_printf_float+0x8a>
 800de24:	6863      	ldr	r3, [r4, #4]
 800de26:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800de2a:	9206      	str	r2, [sp, #24]
 800de2c:	1c5a      	adds	r2, r3, #1
 800de2e:	d13b      	bne.n	800dea8 <_printf_float+0x164>
 800de30:	2306      	movs	r3, #6
 800de32:	6063      	str	r3, [r4, #4]
 800de34:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800de38:	2300      	movs	r3, #0
 800de3a:	6022      	str	r2, [r4, #0]
 800de3c:	9303      	str	r3, [sp, #12]
 800de3e:	ab0a      	add	r3, sp, #40	@ 0x28
 800de40:	e9cd a301 	strd	sl, r3, [sp, #4]
 800de44:	ab09      	add	r3, sp, #36	@ 0x24
 800de46:	9300      	str	r3, [sp, #0]
 800de48:	6861      	ldr	r1, [r4, #4]
 800de4a:	ec49 8b10 	vmov	d0, r8, r9
 800de4e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800de52:	4628      	mov	r0, r5
 800de54:	f7ff fed6 	bl	800dc04 <__cvt>
 800de58:	9b06      	ldr	r3, [sp, #24]
 800de5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800de5c:	2b47      	cmp	r3, #71	@ 0x47
 800de5e:	4680      	mov	r8, r0
 800de60:	d129      	bne.n	800deb6 <_printf_float+0x172>
 800de62:	1cc8      	adds	r0, r1, #3
 800de64:	db02      	blt.n	800de6c <_printf_float+0x128>
 800de66:	6863      	ldr	r3, [r4, #4]
 800de68:	4299      	cmp	r1, r3
 800de6a:	dd41      	ble.n	800def0 <_printf_float+0x1ac>
 800de6c:	f1aa 0a02 	sub.w	sl, sl, #2
 800de70:	fa5f fa8a 	uxtb.w	sl, sl
 800de74:	3901      	subs	r1, #1
 800de76:	4652      	mov	r2, sl
 800de78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800de7c:	9109      	str	r1, [sp, #36]	@ 0x24
 800de7e:	f7ff ff26 	bl	800dcce <__exponent>
 800de82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de84:	1813      	adds	r3, r2, r0
 800de86:	2a01      	cmp	r2, #1
 800de88:	4681      	mov	r9, r0
 800de8a:	6123      	str	r3, [r4, #16]
 800de8c:	dc02      	bgt.n	800de94 <_printf_float+0x150>
 800de8e:	6822      	ldr	r2, [r4, #0]
 800de90:	07d2      	lsls	r2, r2, #31
 800de92:	d501      	bpl.n	800de98 <_printf_float+0x154>
 800de94:	3301      	adds	r3, #1
 800de96:	6123      	str	r3, [r4, #16]
 800de98:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d0a2      	beq.n	800dde6 <_printf_float+0xa2>
 800dea0:	232d      	movs	r3, #45	@ 0x2d
 800dea2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dea6:	e79e      	b.n	800dde6 <_printf_float+0xa2>
 800dea8:	9a06      	ldr	r2, [sp, #24]
 800deaa:	2a47      	cmp	r2, #71	@ 0x47
 800deac:	d1c2      	bne.n	800de34 <_printf_float+0xf0>
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d1c0      	bne.n	800de34 <_printf_float+0xf0>
 800deb2:	2301      	movs	r3, #1
 800deb4:	e7bd      	b.n	800de32 <_printf_float+0xee>
 800deb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800deba:	d9db      	bls.n	800de74 <_printf_float+0x130>
 800debc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800dec0:	d118      	bne.n	800def4 <_printf_float+0x1b0>
 800dec2:	2900      	cmp	r1, #0
 800dec4:	6863      	ldr	r3, [r4, #4]
 800dec6:	dd0b      	ble.n	800dee0 <_printf_float+0x19c>
 800dec8:	6121      	str	r1, [r4, #16]
 800deca:	b913      	cbnz	r3, 800ded2 <_printf_float+0x18e>
 800decc:	6822      	ldr	r2, [r4, #0]
 800dece:	07d0      	lsls	r0, r2, #31
 800ded0:	d502      	bpl.n	800ded8 <_printf_float+0x194>
 800ded2:	3301      	adds	r3, #1
 800ded4:	440b      	add	r3, r1
 800ded6:	6123      	str	r3, [r4, #16]
 800ded8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800deda:	f04f 0900 	mov.w	r9, #0
 800dede:	e7db      	b.n	800de98 <_printf_float+0x154>
 800dee0:	b913      	cbnz	r3, 800dee8 <_printf_float+0x1a4>
 800dee2:	6822      	ldr	r2, [r4, #0]
 800dee4:	07d2      	lsls	r2, r2, #31
 800dee6:	d501      	bpl.n	800deec <_printf_float+0x1a8>
 800dee8:	3302      	adds	r3, #2
 800deea:	e7f4      	b.n	800ded6 <_printf_float+0x192>
 800deec:	2301      	movs	r3, #1
 800deee:	e7f2      	b.n	800ded6 <_printf_float+0x192>
 800def0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800def4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800def6:	4299      	cmp	r1, r3
 800def8:	db05      	blt.n	800df06 <_printf_float+0x1c2>
 800defa:	6823      	ldr	r3, [r4, #0]
 800defc:	6121      	str	r1, [r4, #16]
 800defe:	07d8      	lsls	r0, r3, #31
 800df00:	d5ea      	bpl.n	800ded8 <_printf_float+0x194>
 800df02:	1c4b      	adds	r3, r1, #1
 800df04:	e7e7      	b.n	800ded6 <_printf_float+0x192>
 800df06:	2900      	cmp	r1, #0
 800df08:	bfd4      	ite	le
 800df0a:	f1c1 0202 	rsble	r2, r1, #2
 800df0e:	2201      	movgt	r2, #1
 800df10:	4413      	add	r3, r2
 800df12:	e7e0      	b.n	800ded6 <_printf_float+0x192>
 800df14:	6823      	ldr	r3, [r4, #0]
 800df16:	055a      	lsls	r2, r3, #21
 800df18:	d407      	bmi.n	800df2a <_printf_float+0x1e6>
 800df1a:	6923      	ldr	r3, [r4, #16]
 800df1c:	4642      	mov	r2, r8
 800df1e:	4631      	mov	r1, r6
 800df20:	4628      	mov	r0, r5
 800df22:	47b8      	blx	r7
 800df24:	3001      	adds	r0, #1
 800df26:	d12b      	bne.n	800df80 <_printf_float+0x23c>
 800df28:	e767      	b.n	800ddfa <_printf_float+0xb6>
 800df2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800df2e:	f240 80dd 	bls.w	800e0ec <_printf_float+0x3a8>
 800df32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800df36:	2200      	movs	r2, #0
 800df38:	2300      	movs	r3, #0
 800df3a:	f7f2 fdf5 	bl	8000b28 <__aeabi_dcmpeq>
 800df3e:	2800      	cmp	r0, #0
 800df40:	d033      	beq.n	800dfaa <_printf_float+0x266>
 800df42:	4a37      	ldr	r2, [pc, #220]	@ (800e020 <_printf_float+0x2dc>)
 800df44:	2301      	movs	r3, #1
 800df46:	4631      	mov	r1, r6
 800df48:	4628      	mov	r0, r5
 800df4a:	47b8      	blx	r7
 800df4c:	3001      	adds	r0, #1
 800df4e:	f43f af54 	beq.w	800ddfa <_printf_float+0xb6>
 800df52:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800df56:	4543      	cmp	r3, r8
 800df58:	db02      	blt.n	800df60 <_printf_float+0x21c>
 800df5a:	6823      	ldr	r3, [r4, #0]
 800df5c:	07d8      	lsls	r0, r3, #31
 800df5e:	d50f      	bpl.n	800df80 <_printf_float+0x23c>
 800df60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df64:	4631      	mov	r1, r6
 800df66:	4628      	mov	r0, r5
 800df68:	47b8      	blx	r7
 800df6a:	3001      	adds	r0, #1
 800df6c:	f43f af45 	beq.w	800ddfa <_printf_float+0xb6>
 800df70:	f04f 0900 	mov.w	r9, #0
 800df74:	f108 38ff 	add.w	r8, r8, #4294967295
 800df78:	f104 0a1a 	add.w	sl, r4, #26
 800df7c:	45c8      	cmp	r8, r9
 800df7e:	dc09      	bgt.n	800df94 <_printf_float+0x250>
 800df80:	6823      	ldr	r3, [r4, #0]
 800df82:	079b      	lsls	r3, r3, #30
 800df84:	f100 8103 	bmi.w	800e18e <_printf_float+0x44a>
 800df88:	68e0      	ldr	r0, [r4, #12]
 800df8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df8c:	4298      	cmp	r0, r3
 800df8e:	bfb8      	it	lt
 800df90:	4618      	movlt	r0, r3
 800df92:	e734      	b.n	800ddfe <_printf_float+0xba>
 800df94:	2301      	movs	r3, #1
 800df96:	4652      	mov	r2, sl
 800df98:	4631      	mov	r1, r6
 800df9a:	4628      	mov	r0, r5
 800df9c:	47b8      	blx	r7
 800df9e:	3001      	adds	r0, #1
 800dfa0:	f43f af2b 	beq.w	800ddfa <_printf_float+0xb6>
 800dfa4:	f109 0901 	add.w	r9, r9, #1
 800dfa8:	e7e8      	b.n	800df7c <_printf_float+0x238>
 800dfaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	dc39      	bgt.n	800e024 <_printf_float+0x2e0>
 800dfb0:	4a1b      	ldr	r2, [pc, #108]	@ (800e020 <_printf_float+0x2dc>)
 800dfb2:	2301      	movs	r3, #1
 800dfb4:	4631      	mov	r1, r6
 800dfb6:	4628      	mov	r0, r5
 800dfb8:	47b8      	blx	r7
 800dfba:	3001      	adds	r0, #1
 800dfbc:	f43f af1d 	beq.w	800ddfa <_printf_float+0xb6>
 800dfc0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dfc4:	ea59 0303 	orrs.w	r3, r9, r3
 800dfc8:	d102      	bne.n	800dfd0 <_printf_float+0x28c>
 800dfca:	6823      	ldr	r3, [r4, #0]
 800dfcc:	07d9      	lsls	r1, r3, #31
 800dfce:	d5d7      	bpl.n	800df80 <_printf_float+0x23c>
 800dfd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfd4:	4631      	mov	r1, r6
 800dfd6:	4628      	mov	r0, r5
 800dfd8:	47b8      	blx	r7
 800dfda:	3001      	adds	r0, #1
 800dfdc:	f43f af0d 	beq.w	800ddfa <_printf_float+0xb6>
 800dfe0:	f04f 0a00 	mov.w	sl, #0
 800dfe4:	f104 0b1a 	add.w	fp, r4, #26
 800dfe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfea:	425b      	negs	r3, r3
 800dfec:	4553      	cmp	r3, sl
 800dfee:	dc01      	bgt.n	800dff4 <_printf_float+0x2b0>
 800dff0:	464b      	mov	r3, r9
 800dff2:	e793      	b.n	800df1c <_printf_float+0x1d8>
 800dff4:	2301      	movs	r3, #1
 800dff6:	465a      	mov	r2, fp
 800dff8:	4631      	mov	r1, r6
 800dffa:	4628      	mov	r0, r5
 800dffc:	47b8      	blx	r7
 800dffe:	3001      	adds	r0, #1
 800e000:	f43f aefb 	beq.w	800ddfa <_printf_float+0xb6>
 800e004:	f10a 0a01 	add.w	sl, sl, #1
 800e008:	e7ee      	b.n	800dfe8 <_printf_float+0x2a4>
 800e00a:	bf00      	nop
 800e00c:	7fefffff 	.word	0x7fefffff
 800e010:	08010574 	.word	0x08010574
 800e014:	08010570 	.word	0x08010570
 800e018:	0801057c 	.word	0x0801057c
 800e01c:	08010578 	.word	0x08010578
 800e020:	08010580 	.word	0x08010580
 800e024:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e026:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e02a:	4553      	cmp	r3, sl
 800e02c:	bfa8      	it	ge
 800e02e:	4653      	movge	r3, sl
 800e030:	2b00      	cmp	r3, #0
 800e032:	4699      	mov	r9, r3
 800e034:	dc36      	bgt.n	800e0a4 <_printf_float+0x360>
 800e036:	f04f 0b00 	mov.w	fp, #0
 800e03a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e03e:	f104 021a 	add.w	r2, r4, #26
 800e042:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e044:	9306      	str	r3, [sp, #24]
 800e046:	eba3 0309 	sub.w	r3, r3, r9
 800e04a:	455b      	cmp	r3, fp
 800e04c:	dc31      	bgt.n	800e0b2 <_printf_float+0x36e>
 800e04e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e050:	459a      	cmp	sl, r3
 800e052:	dc3a      	bgt.n	800e0ca <_printf_float+0x386>
 800e054:	6823      	ldr	r3, [r4, #0]
 800e056:	07da      	lsls	r2, r3, #31
 800e058:	d437      	bmi.n	800e0ca <_printf_float+0x386>
 800e05a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e05c:	ebaa 0903 	sub.w	r9, sl, r3
 800e060:	9b06      	ldr	r3, [sp, #24]
 800e062:	ebaa 0303 	sub.w	r3, sl, r3
 800e066:	4599      	cmp	r9, r3
 800e068:	bfa8      	it	ge
 800e06a:	4699      	movge	r9, r3
 800e06c:	f1b9 0f00 	cmp.w	r9, #0
 800e070:	dc33      	bgt.n	800e0da <_printf_float+0x396>
 800e072:	f04f 0800 	mov.w	r8, #0
 800e076:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e07a:	f104 0b1a 	add.w	fp, r4, #26
 800e07e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e080:	ebaa 0303 	sub.w	r3, sl, r3
 800e084:	eba3 0309 	sub.w	r3, r3, r9
 800e088:	4543      	cmp	r3, r8
 800e08a:	f77f af79 	ble.w	800df80 <_printf_float+0x23c>
 800e08e:	2301      	movs	r3, #1
 800e090:	465a      	mov	r2, fp
 800e092:	4631      	mov	r1, r6
 800e094:	4628      	mov	r0, r5
 800e096:	47b8      	blx	r7
 800e098:	3001      	adds	r0, #1
 800e09a:	f43f aeae 	beq.w	800ddfa <_printf_float+0xb6>
 800e09e:	f108 0801 	add.w	r8, r8, #1
 800e0a2:	e7ec      	b.n	800e07e <_printf_float+0x33a>
 800e0a4:	4642      	mov	r2, r8
 800e0a6:	4631      	mov	r1, r6
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	47b8      	blx	r7
 800e0ac:	3001      	adds	r0, #1
 800e0ae:	d1c2      	bne.n	800e036 <_printf_float+0x2f2>
 800e0b0:	e6a3      	b.n	800ddfa <_printf_float+0xb6>
 800e0b2:	2301      	movs	r3, #1
 800e0b4:	4631      	mov	r1, r6
 800e0b6:	4628      	mov	r0, r5
 800e0b8:	9206      	str	r2, [sp, #24]
 800e0ba:	47b8      	blx	r7
 800e0bc:	3001      	adds	r0, #1
 800e0be:	f43f ae9c 	beq.w	800ddfa <_printf_float+0xb6>
 800e0c2:	9a06      	ldr	r2, [sp, #24]
 800e0c4:	f10b 0b01 	add.w	fp, fp, #1
 800e0c8:	e7bb      	b.n	800e042 <_printf_float+0x2fe>
 800e0ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0ce:	4631      	mov	r1, r6
 800e0d0:	4628      	mov	r0, r5
 800e0d2:	47b8      	blx	r7
 800e0d4:	3001      	adds	r0, #1
 800e0d6:	d1c0      	bne.n	800e05a <_printf_float+0x316>
 800e0d8:	e68f      	b.n	800ddfa <_printf_float+0xb6>
 800e0da:	9a06      	ldr	r2, [sp, #24]
 800e0dc:	464b      	mov	r3, r9
 800e0de:	4442      	add	r2, r8
 800e0e0:	4631      	mov	r1, r6
 800e0e2:	4628      	mov	r0, r5
 800e0e4:	47b8      	blx	r7
 800e0e6:	3001      	adds	r0, #1
 800e0e8:	d1c3      	bne.n	800e072 <_printf_float+0x32e>
 800e0ea:	e686      	b.n	800ddfa <_printf_float+0xb6>
 800e0ec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e0f0:	f1ba 0f01 	cmp.w	sl, #1
 800e0f4:	dc01      	bgt.n	800e0fa <_printf_float+0x3b6>
 800e0f6:	07db      	lsls	r3, r3, #31
 800e0f8:	d536      	bpl.n	800e168 <_printf_float+0x424>
 800e0fa:	2301      	movs	r3, #1
 800e0fc:	4642      	mov	r2, r8
 800e0fe:	4631      	mov	r1, r6
 800e100:	4628      	mov	r0, r5
 800e102:	47b8      	blx	r7
 800e104:	3001      	adds	r0, #1
 800e106:	f43f ae78 	beq.w	800ddfa <_printf_float+0xb6>
 800e10a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e10e:	4631      	mov	r1, r6
 800e110:	4628      	mov	r0, r5
 800e112:	47b8      	blx	r7
 800e114:	3001      	adds	r0, #1
 800e116:	f43f ae70 	beq.w	800ddfa <_printf_float+0xb6>
 800e11a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e11e:	2200      	movs	r2, #0
 800e120:	2300      	movs	r3, #0
 800e122:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e126:	f7f2 fcff 	bl	8000b28 <__aeabi_dcmpeq>
 800e12a:	b9c0      	cbnz	r0, 800e15e <_printf_float+0x41a>
 800e12c:	4653      	mov	r3, sl
 800e12e:	f108 0201 	add.w	r2, r8, #1
 800e132:	4631      	mov	r1, r6
 800e134:	4628      	mov	r0, r5
 800e136:	47b8      	blx	r7
 800e138:	3001      	adds	r0, #1
 800e13a:	d10c      	bne.n	800e156 <_printf_float+0x412>
 800e13c:	e65d      	b.n	800ddfa <_printf_float+0xb6>
 800e13e:	2301      	movs	r3, #1
 800e140:	465a      	mov	r2, fp
 800e142:	4631      	mov	r1, r6
 800e144:	4628      	mov	r0, r5
 800e146:	47b8      	blx	r7
 800e148:	3001      	adds	r0, #1
 800e14a:	f43f ae56 	beq.w	800ddfa <_printf_float+0xb6>
 800e14e:	f108 0801 	add.w	r8, r8, #1
 800e152:	45d0      	cmp	r8, sl
 800e154:	dbf3      	blt.n	800e13e <_printf_float+0x3fa>
 800e156:	464b      	mov	r3, r9
 800e158:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e15c:	e6df      	b.n	800df1e <_printf_float+0x1da>
 800e15e:	f04f 0800 	mov.w	r8, #0
 800e162:	f104 0b1a 	add.w	fp, r4, #26
 800e166:	e7f4      	b.n	800e152 <_printf_float+0x40e>
 800e168:	2301      	movs	r3, #1
 800e16a:	4642      	mov	r2, r8
 800e16c:	e7e1      	b.n	800e132 <_printf_float+0x3ee>
 800e16e:	2301      	movs	r3, #1
 800e170:	464a      	mov	r2, r9
 800e172:	4631      	mov	r1, r6
 800e174:	4628      	mov	r0, r5
 800e176:	47b8      	blx	r7
 800e178:	3001      	adds	r0, #1
 800e17a:	f43f ae3e 	beq.w	800ddfa <_printf_float+0xb6>
 800e17e:	f108 0801 	add.w	r8, r8, #1
 800e182:	68e3      	ldr	r3, [r4, #12]
 800e184:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e186:	1a5b      	subs	r3, r3, r1
 800e188:	4543      	cmp	r3, r8
 800e18a:	dcf0      	bgt.n	800e16e <_printf_float+0x42a>
 800e18c:	e6fc      	b.n	800df88 <_printf_float+0x244>
 800e18e:	f04f 0800 	mov.w	r8, #0
 800e192:	f104 0919 	add.w	r9, r4, #25
 800e196:	e7f4      	b.n	800e182 <_printf_float+0x43e>

0800e198 <_printf_common>:
 800e198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e19c:	4616      	mov	r6, r2
 800e19e:	4698      	mov	r8, r3
 800e1a0:	688a      	ldr	r2, [r1, #8]
 800e1a2:	690b      	ldr	r3, [r1, #16]
 800e1a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e1a8:	4293      	cmp	r3, r2
 800e1aa:	bfb8      	it	lt
 800e1ac:	4613      	movlt	r3, r2
 800e1ae:	6033      	str	r3, [r6, #0]
 800e1b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e1b4:	4607      	mov	r7, r0
 800e1b6:	460c      	mov	r4, r1
 800e1b8:	b10a      	cbz	r2, 800e1be <_printf_common+0x26>
 800e1ba:	3301      	adds	r3, #1
 800e1bc:	6033      	str	r3, [r6, #0]
 800e1be:	6823      	ldr	r3, [r4, #0]
 800e1c0:	0699      	lsls	r1, r3, #26
 800e1c2:	bf42      	ittt	mi
 800e1c4:	6833      	ldrmi	r3, [r6, #0]
 800e1c6:	3302      	addmi	r3, #2
 800e1c8:	6033      	strmi	r3, [r6, #0]
 800e1ca:	6825      	ldr	r5, [r4, #0]
 800e1cc:	f015 0506 	ands.w	r5, r5, #6
 800e1d0:	d106      	bne.n	800e1e0 <_printf_common+0x48>
 800e1d2:	f104 0a19 	add.w	sl, r4, #25
 800e1d6:	68e3      	ldr	r3, [r4, #12]
 800e1d8:	6832      	ldr	r2, [r6, #0]
 800e1da:	1a9b      	subs	r3, r3, r2
 800e1dc:	42ab      	cmp	r3, r5
 800e1de:	dc26      	bgt.n	800e22e <_printf_common+0x96>
 800e1e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e1e4:	6822      	ldr	r2, [r4, #0]
 800e1e6:	3b00      	subs	r3, #0
 800e1e8:	bf18      	it	ne
 800e1ea:	2301      	movne	r3, #1
 800e1ec:	0692      	lsls	r2, r2, #26
 800e1ee:	d42b      	bmi.n	800e248 <_printf_common+0xb0>
 800e1f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e1f4:	4641      	mov	r1, r8
 800e1f6:	4638      	mov	r0, r7
 800e1f8:	47c8      	blx	r9
 800e1fa:	3001      	adds	r0, #1
 800e1fc:	d01e      	beq.n	800e23c <_printf_common+0xa4>
 800e1fe:	6823      	ldr	r3, [r4, #0]
 800e200:	6922      	ldr	r2, [r4, #16]
 800e202:	f003 0306 	and.w	r3, r3, #6
 800e206:	2b04      	cmp	r3, #4
 800e208:	bf02      	ittt	eq
 800e20a:	68e5      	ldreq	r5, [r4, #12]
 800e20c:	6833      	ldreq	r3, [r6, #0]
 800e20e:	1aed      	subeq	r5, r5, r3
 800e210:	68a3      	ldr	r3, [r4, #8]
 800e212:	bf0c      	ite	eq
 800e214:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e218:	2500      	movne	r5, #0
 800e21a:	4293      	cmp	r3, r2
 800e21c:	bfc4      	itt	gt
 800e21e:	1a9b      	subgt	r3, r3, r2
 800e220:	18ed      	addgt	r5, r5, r3
 800e222:	2600      	movs	r6, #0
 800e224:	341a      	adds	r4, #26
 800e226:	42b5      	cmp	r5, r6
 800e228:	d11a      	bne.n	800e260 <_printf_common+0xc8>
 800e22a:	2000      	movs	r0, #0
 800e22c:	e008      	b.n	800e240 <_printf_common+0xa8>
 800e22e:	2301      	movs	r3, #1
 800e230:	4652      	mov	r2, sl
 800e232:	4641      	mov	r1, r8
 800e234:	4638      	mov	r0, r7
 800e236:	47c8      	blx	r9
 800e238:	3001      	adds	r0, #1
 800e23a:	d103      	bne.n	800e244 <_printf_common+0xac>
 800e23c:	f04f 30ff 	mov.w	r0, #4294967295
 800e240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e244:	3501      	adds	r5, #1
 800e246:	e7c6      	b.n	800e1d6 <_printf_common+0x3e>
 800e248:	18e1      	adds	r1, r4, r3
 800e24a:	1c5a      	adds	r2, r3, #1
 800e24c:	2030      	movs	r0, #48	@ 0x30
 800e24e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e252:	4422      	add	r2, r4
 800e254:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e258:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e25c:	3302      	adds	r3, #2
 800e25e:	e7c7      	b.n	800e1f0 <_printf_common+0x58>
 800e260:	2301      	movs	r3, #1
 800e262:	4622      	mov	r2, r4
 800e264:	4641      	mov	r1, r8
 800e266:	4638      	mov	r0, r7
 800e268:	47c8      	blx	r9
 800e26a:	3001      	adds	r0, #1
 800e26c:	d0e6      	beq.n	800e23c <_printf_common+0xa4>
 800e26e:	3601      	adds	r6, #1
 800e270:	e7d9      	b.n	800e226 <_printf_common+0x8e>
	...

0800e274 <_printf_i>:
 800e274:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e278:	7e0f      	ldrb	r7, [r1, #24]
 800e27a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e27c:	2f78      	cmp	r7, #120	@ 0x78
 800e27e:	4691      	mov	r9, r2
 800e280:	4680      	mov	r8, r0
 800e282:	460c      	mov	r4, r1
 800e284:	469a      	mov	sl, r3
 800e286:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e28a:	d807      	bhi.n	800e29c <_printf_i+0x28>
 800e28c:	2f62      	cmp	r7, #98	@ 0x62
 800e28e:	d80a      	bhi.n	800e2a6 <_printf_i+0x32>
 800e290:	2f00      	cmp	r7, #0
 800e292:	f000 80d1 	beq.w	800e438 <_printf_i+0x1c4>
 800e296:	2f58      	cmp	r7, #88	@ 0x58
 800e298:	f000 80b8 	beq.w	800e40c <_printf_i+0x198>
 800e29c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e2a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e2a4:	e03a      	b.n	800e31c <_printf_i+0xa8>
 800e2a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e2aa:	2b15      	cmp	r3, #21
 800e2ac:	d8f6      	bhi.n	800e29c <_printf_i+0x28>
 800e2ae:	a101      	add	r1, pc, #4	@ (adr r1, 800e2b4 <_printf_i+0x40>)
 800e2b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e2b4:	0800e30d 	.word	0x0800e30d
 800e2b8:	0800e321 	.word	0x0800e321
 800e2bc:	0800e29d 	.word	0x0800e29d
 800e2c0:	0800e29d 	.word	0x0800e29d
 800e2c4:	0800e29d 	.word	0x0800e29d
 800e2c8:	0800e29d 	.word	0x0800e29d
 800e2cc:	0800e321 	.word	0x0800e321
 800e2d0:	0800e29d 	.word	0x0800e29d
 800e2d4:	0800e29d 	.word	0x0800e29d
 800e2d8:	0800e29d 	.word	0x0800e29d
 800e2dc:	0800e29d 	.word	0x0800e29d
 800e2e0:	0800e41f 	.word	0x0800e41f
 800e2e4:	0800e34b 	.word	0x0800e34b
 800e2e8:	0800e3d9 	.word	0x0800e3d9
 800e2ec:	0800e29d 	.word	0x0800e29d
 800e2f0:	0800e29d 	.word	0x0800e29d
 800e2f4:	0800e441 	.word	0x0800e441
 800e2f8:	0800e29d 	.word	0x0800e29d
 800e2fc:	0800e34b 	.word	0x0800e34b
 800e300:	0800e29d 	.word	0x0800e29d
 800e304:	0800e29d 	.word	0x0800e29d
 800e308:	0800e3e1 	.word	0x0800e3e1
 800e30c:	6833      	ldr	r3, [r6, #0]
 800e30e:	1d1a      	adds	r2, r3, #4
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	6032      	str	r2, [r6, #0]
 800e314:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e318:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e31c:	2301      	movs	r3, #1
 800e31e:	e09c      	b.n	800e45a <_printf_i+0x1e6>
 800e320:	6833      	ldr	r3, [r6, #0]
 800e322:	6820      	ldr	r0, [r4, #0]
 800e324:	1d19      	adds	r1, r3, #4
 800e326:	6031      	str	r1, [r6, #0]
 800e328:	0606      	lsls	r6, r0, #24
 800e32a:	d501      	bpl.n	800e330 <_printf_i+0xbc>
 800e32c:	681d      	ldr	r5, [r3, #0]
 800e32e:	e003      	b.n	800e338 <_printf_i+0xc4>
 800e330:	0645      	lsls	r5, r0, #25
 800e332:	d5fb      	bpl.n	800e32c <_printf_i+0xb8>
 800e334:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e338:	2d00      	cmp	r5, #0
 800e33a:	da03      	bge.n	800e344 <_printf_i+0xd0>
 800e33c:	232d      	movs	r3, #45	@ 0x2d
 800e33e:	426d      	negs	r5, r5
 800e340:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e344:	4858      	ldr	r0, [pc, #352]	@ (800e4a8 <_printf_i+0x234>)
 800e346:	230a      	movs	r3, #10
 800e348:	e011      	b.n	800e36e <_printf_i+0xfa>
 800e34a:	6821      	ldr	r1, [r4, #0]
 800e34c:	6833      	ldr	r3, [r6, #0]
 800e34e:	0608      	lsls	r0, r1, #24
 800e350:	f853 5b04 	ldr.w	r5, [r3], #4
 800e354:	d402      	bmi.n	800e35c <_printf_i+0xe8>
 800e356:	0649      	lsls	r1, r1, #25
 800e358:	bf48      	it	mi
 800e35a:	b2ad      	uxthmi	r5, r5
 800e35c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e35e:	4852      	ldr	r0, [pc, #328]	@ (800e4a8 <_printf_i+0x234>)
 800e360:	6033      	str	r3, [r6, #0]
 800e362:	bf14      	ite	ne
 800e364:	230a      	movne	r3, #10
 800e366:	2308      	moveq	r3, #8
 800e368:	2100      	movs	r1, #0
 800e36a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e36e:	6866      	ldr	r6, [r4, #4]
 800e370:	60a6      	str	r6, [r4, #8]
 800e372:	2e00      	cmp	r6, #0
 800e374:	db05      	blt.n	800e382 <_printf_i+0x10e>
 800e376:	6821      	ldr	r1, [r4, #0]
 800e378:	432e      	orrs	r6, r5
 800e37a:	f021 0104 	bic.w	r1, r1, #4
 800e37e:	6021      	str	r1, [r4, #0]
 800e380:	d04b      	beq.n	800e41a <_printf_i+0x1a6>
 800e382:	4616      	mov	r6, r2
 800e384:	fbb5 f1f3 	udiv	r1, r5, r3
 800e388:	fb03 5711 	mls	r7, r3, r1, r5
 800e38c:	5dc7      	ldrb	r7, [r0, r7]
 800e38e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e392:	462f      	mov	r7, r5
 800e394:	42bb      	cmp	r3, r7
 800e396:	460d      	mov	r5, r1
 800e398:	d9f4      	bls.n	800e384 <_printf_i+0x110>
 800e39a:	2b08      	cmp	r3, #8
 800e39c:	d10b      	bne.n	800e3b6 <_printf_i+0x142>
 800e39e:	6823      	ldr	r3, [r4, #0]
 800e3a0:	07df      	lsls	r7, r3, #31
 800e3a2:	d508      	bpl.n	800e3b6 <_printf_i+0x142>
 800e3a4:	6923      	ldr	r3, [r4, #16]
 800e3a6:	6861      	ldr	r1, [r4, #4]
 800e3a8:	4299      	cmp	r1, r3
 800e3aa:	bfde      	ittt	le
 800e3ac:	2330      	movle	r3, #48	@ 0x30
 800e3ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e3b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e3b6:	1b92      	subs	r2, r2, r6
 800e3b8:	6122      	str	r2, [r4, #16]
 800e3ba:	f8cd a000 	str.w	sl, [sp]
 800e3be:	464b      	mov	r3, r9
 800e3c0:	aa03      	add	r2, sp, #12
 800e3c2:	4621      	mov	r1, r4
 800e3c4:	4640      	mov	r0, r8
 800e3c6:	f7ff fee7 	bl	800e198 <_printf_common>
 800e3ca:	3001      	adds	r0, #1
 800e3cc:	d14a      	bne.n	800e464 <_printf_i+0x1f0>
 800e3ce:	f04f 30ff 	mov.w	r0, #4294967295
 800e3d2:	b004      	add	sp, #16
 800e3d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3d8:	6823      	ldr	r3, [r4, #0]
 800e3da:	f043 0320 	orr.w	r3, r3, #32
 800e3de:	6023      	str	r3, [r4, #0]
 800e3e0:	4832      	ldr	r0, [pc, #200]	@ (800e4ac <_printf_i+0x238>)
 800e3e2:	2778      	movs	r7, #120	@ 0x78
 800e3e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e3e8:	6823      	ldr	r3, [r4, #0]
 800e3ea:	6831      	ldr	r1, [r6, #0]
 800e3ec:	061f      	lsls	r7, r3, #24
 800e3ee:	f851 5b04 	ldr.w	r5, [r1], #4
 800e3f2:	d402      	bmi.n	800e3fa <_printf_i+0x186>
 800e3f4:	065f      	lsls	r7, r3, #25
 800e3f6:	bf48      	it	mi
 800e3f8:	b2ad      	uxthmi	r5, r5
 800e3fa:	6031      	str	r1, [r6, #0]
 800e3fc:	07d9      	lsls	r1, r3, #31
 800e3fe:	bf44      	itt	mi
 800e400:	f043 0320 	orrmi.w	r3, r3, #32
 800e404:	6023      	strmi	r3, [r4, #0]
 800e406:	b11d      	cbz	r5, 800e410 <_printf_i+0x19c>
 800e408:	2310      	movs	r3, #16
 800e40a:	e7ad      	b.n	800e368 <_printf_i+0xf4>
 800e40c:	4826      	ldr	r0, [pc, #152]	@ (800e4a8 <_printf_i+0x234>)
 800e40e:	e7e9      	b.n	800e3e4 <_printf_i+0x170>
 800e410:	6823      	ldr	r3, [r4, #0]
 800e412:	f023 0320 	bic.w	r3, r3, #32
 800e416:	6023      	str	r3, [r4, #0]
 800e418:	e7f6      	b.n	800e408 <_printf_i+0x194>
 800e41a:	4616      	mov	r6, r2
 800e41c:	e7bd      	b.n	800e39a <_printf_i+0x126>
 800e41e:	6833      	ldr	r3, [r6, #0]
 800e420:	6825      	ldr	r5, [r4, #0]
 800e422:	6961      	ldr	r1, [r4, #20]
 800e424:	1d18      	adds	r0, r3, #4
 800e426:	6030      	str	r0, [r6, #0]
 800e428:	062e      	lsls	r6, r5, #24
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	d501      	bpl.n	800e432 <_printf_i+0x1be>
 800e42e:	6019      	str	r1, [r3, #0]
 800e430:	e002      	b.n	800e438 <_printf_i+0x1c4>
 800e432:	0668      	lsls	r0, r5, #25
 800e434:	d5fb      	bpl.n	800e42e <_printf_i+0x1ba>
 800e436:	8019      	strh	r1, [r3, #0]
 800e438:	2300      	movs	r3, #0
 800e43a:	6123      	str	r3, [r4, #16]
 800e43c:	4616      	mov	r6, r2
 800e43e:	e7bc      	b.n	800e3ba <_printf_i+0x146>
 800e440:	6833      	ldr	r3, [r6, #0]
 800e442:	1d1a      	adds	r2, r3, #4
 800e444:	6032      	str	r2, [r6, #0]
 800e446:	681e      	ldr	r6, [r3, #0]
 800e448:	6862      	ldr	r2, [r4, #4]
 800e44a:	2100      	movs	r1, #0
 800e44c:	4630      	mov	r0, r6
 800e44e:	f7f1 feef 	bl	8000230 <memchr>
 800e452:	b108      	cbz	r0, 800e458 <_printf_i+0x1e4>
 800e454:	1b80      	subs	r0, r0, r6
 800e456:	6060      	str	r0, [r4, #4]
 800e458:	6863      	ldr	r3, [r4, #4]
 800e45a:	6123      	str	r3, [r4, #16]
 800e45c:	2300      	movs	r3, #0
 800e45e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e462:	e7aa      	b.n	800e3ba <_printf_i+0x146>
 800e464:	6923      	ldr	r3, [r4, #16]
 800e466:	4632      	mov	r2, r6
 800e468:	4649      	mov	r1, r9
 800e46a:	4640      	mov	r0, r8
 800e46c:	47d0      	blx	sl
 800e46e:	3001      	adds	r0, #1
 800e470:	d0ad      	beq.n	800e3ce <_printf_i+0x15a>
 800e472:	6823      	ldr	r3, [r4, #0]
 800e474:	079b      	lsls	r3, r3, #30
 800e476:	d413      	bmi.n	800e4a0 <_printf_i+0x22c>
 800e478:	68e0      	ldr	r0, [r4, #12]
 800e47a:	9b03      	ldr	r3, [sp, #12]
 800e47c:	4298      	cmp	r0, r3
 800e47e:	bfb8      	it	lt
 800e480:	4618      	movlt	r0, r3
 800e482:	e7a6      	b.n	800e3d2 <_printf_i+0x15e>
 800e484:	2301      	movs	r3, #1
 800e486:	4632      	mov	r2, r6
 800e488:	4649      	mov	r1, r9
 800e48a:	4640      	mov	r0, r8
 800e48c:	47d0      	blx	sl
 800e48e:	3001      	adds	r0, #1
 800e490:	d09d      	beq.n	800e3ce <_printf_i+0x15a>
 800e492:	3501      	adds	r5, #1
 800e494:	68e3      	ldr	r3, [r4, #12]
 800e496:	9903      	ldr	r1, [sp, #12]
 800e498:	1a5b      	subs	r3, r3, r1
 800e49a:	42ab      	cmp	r3, r5
 800e49c:	dcf2      	bgt.n	800e484 <_printf_i+0x210>
 800e49e:	e7eb      	b.n	800e478 <_printf_i+0x204>
 800e4a0:	2500      	movs	r5, #0
 800e4a2:	f104 0619 	add.w	r6, r4, #25
 800e4a6:	e7f5      	b.n	800e494 <_printf_i+0x220>
 800e4a8:	08010582 	.word	0x08010582
 800e4ac:	08010593 	.word	0x08010593

0800e4b0 <std>:
 800e4b0:	2300      	movs	r3, #0
 800e4b2:	b510      	push	{r4, lr}
 800e4b4:	4604      	mov	r4, r0
 800e4b6:	e9c0 3300 	strd	r3, r3, [r0]
 800e4ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e4be:	6083      	str	r3, [r0, #8]
 800e4c0:	8181      	strh	r1, [r0, #12]
 800e4c2:	6643      	str	r3, [r0, #100]	@ 0x64
 800e4c4:	81c2      	strh	r2, [r0, #14]
 800e4c6:	6183      	str	r3, [r0, #24]
 800e4c8:	4619      	mov	r1, r3
 800e4ca:	2208      	movs	r2, #8
 800e4cc:	305c      	adds	r0, #92	@ 0x5c
 800e4ce:	f000 f8f4 	bl	800e6ba <memset>
 800e4d2:	4b0d      	ldr	r3, [pc, #52]	@ (800e508 <std+0x58>)
 800e4d4:	6263      	str	r3, [r4, #36]	@ 0x24
 800e4d6:	4b0d      	ldr	r3, [pc, #52]	@ (800e50c <std+0x5c>)
 800e4d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e4da:	4b0d      	ldr	r3, [pc, #52]	@ (800e510 <std+0x60>)
 800e4dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e4de:	4b0d      	ldr	r3, [pc, #52]	@ (800e514 <std+0x64>)
 800e4e0:	6323      	str	r3, [r4, #48]	@ 0x30
 800e4e2:	4b0d      	ldr	r3, [pc, #52]	@ (800e518 <std+0x68>)
 800e4e4:	6224      	str	r4, [r4, #32]
 800e4e6:	429c      	cmp	r4, r3
 800e4e8:	d006      	beq.n	800e4f8 <std+0x48>
 800e4ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e4ee:	4294      	cmp	r4, r2
 800e4f0:	d002      	beq.n	800e4f8 <std+0x48>
 800e4f2:	33d0      	adds	r3, #208	@ 0xd0
 800e4f4:	429c      	cmp	r4, r3
 800e4f6:	d105      	bne.n	800e504 <std+0x54>
 800e4f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e4fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e500:	f000 b9c6 	b.w	800e890 <__retarget_lock_init_recursive>
 800e504:	bd10      	pop	{r4, pc}
 800e506:	bf00      	nop
 800e508:	0800e635 	.word	0x0800e635
 800e50c:	0800e657 	.word	0x0800e657
 800e510:	0800e68f 	.word	0x0800e68f
 800e514:	0800e6b3 	.word	0x0800e6b3
 800e518:	2000fc24 	.word	0x2000fc24

0800e51c <stdio_exit_handler>:
 800e51c:	4a02      	ldr	r2, [pc, #8]	@ (800e528 <stdio_exit_handler+0xc>)
 800e51e:	4903      	ldr	r1, [pc, #12]	@ (800e52c <stdio_exit_handler+0x10>)
 800e520:	4803      	ldr	r0, [pc, #12]	@ (800e530 <stdio_exit_handler+0x14>)
 800e522:	f000 b869 	b.w	800e5f8 <_fwalk_sglue>
 800e526:	bf00      	nop
 800e528:	20000110 	.word	0x20000110
 800e52c:	0800fdf9 	.word	0x0800fdf9
 800e530:	20000120 	.word	0x20000120

0800e534 <cleanup_stdio>:
 800e534:	6841      	ldr	r1, [r0, #4]
 800e536:	4b0c      	ldr	r3, [pc, #48]	@ (800e568 <cleanup_stdio+0x34>)
 800e538:	4299      	cmp	r1, r3
 800e53a:	b510      	push	{r4, lr}
 800e53c:	4604      	mov	r4, r0
 800e53e:	d001      	beq.n	800e544 <cleanup_stdio+0x10>
 800e540:	f001 fc5a 	bl	800fdf8 <_fflush_r>
 800e544:	68a1      	ldr	r1, [r4, #8]
 800e546:	4b09      	ldr	r3, [pc, #36]	@ (800e56c <cleanup_stdio+0x38>)
 800e548:	4299      	cmp	r1, r3
 800e54a:	d002      	beq.n	800e552 <cleanup_stdio+0x1e>
 800e54c:	4620      	mov	r0, r4
 800e54e:	f001 fc53 	bl	800fdf8 <_fflush_r>
 800e552:	68e1      	ldr	r1, [r4, #12]
 800e554:	4b06      	ldr	r3, [pc, #24]	@ (800e570 <cleanup_stdio+0x3c>)
 800e556:	4299      	cmp	r1, r3
 800e558:	d004      	beq.n	800e564 <cleanup_stdio+0x30>
 800e55a:	4620      	mov	r0, r4
 800e55c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e560:	f001 bc4a 	b.w	800fdf8 <_fflush_r>
 800e564:	bd10      	pop	{r4, pc}
 800e566:	bf00      	nop
 800e568:	2000fc24 	.word	0x2000fc24
 800e56c:	2000fc8c 	.word	0x2000fc8c
 800e570:	2000fcf4 	.word	0x2000fcf4

0800e574 <global_stdio_init.part.0>:
 800e574:	b510      	push	{r4, lr}
 800e576:	4b0b      	ldr	r3, [pc, #44]	@ (800e5a4 <global_stdio_init.part.0+0x30>)
 800e578:	4c0b      	ldr	r4, [pc, #44]	@ (800e5a8 <global_stdio_init.part.0+0x34>)
 800e57a:	4a0c      	ldr	r2, [pc, #48]	@ (800e5ac <global_stdio_init.part.0+0x38>)
 800e57c:	601a      	str	r2, [r3, #0]
 800e57e:	4620      	mov	r0, r4
 800e580:	2200      	movs	r2, #0
 800e582:	2104      	movs	r1, #4
 800e584:	f7ff ff94 	bl	800e4b0 <std>
 800e588:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e58c:	2201      	movs	r2, #1
 800e58e:	2109      	movs	r1, #9
 800e590:	f7ff ff8e 	bl	800e4b0 <std>
 800e594:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e598:	2202      	movs	r2, #2
 800e59a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e59e:	2112      	movs	r1, #18
 800e5a0:	f7ff bf86 	b.w	800e4b0 <std>
 800e5a4:	2000fd5c 	.word	0x2000fd5c
 800e5a8:	2000fc24 	.word	0x2000fc24
 800e5ac:	0800e51d 	.word	0x0800e51d

0800e5b0 <__sfp_lock_acquire>:
 800e5b0:	4801      	ldr	r0, [pc, #4]	@ (800e5b8 <__sfp_lock_acquire+0x8>)
 800e5b2:	f000 b96e 	b.w	800e892 <__retarget_lock_acquire_recursive>
 800e5b6:	bf00      	nop
 800e5b8:	2000fd65 	.word	0x2000fd65

0800e5bc <__sfp_lock_release>:
 800e5bc:	4801      	ldr	r0, [pc, #4]	@ (800e5c4 <__sfp_lock_release+0x8>)
 800e5be:	f000 b969 	b.w	800e894 <__retarget_lock_release_recursive>
 800e5c2:	bf00      	nop
 800e5c4:	2000fd65 	.word	0x2000fd65

0800e5c8 <__sinit>:
 800e5c8:	b510      	push	{r4, lr}
 800e5ca:	4604      	mov	r4, r0
 800e5cc:	f7ff fff0 	bl	800e5b0 <__sfp_lock_acquire>
 800e5d0:	6a23      	ldr	r3, [r4, #32]
 800e5d2:	b11b      	cbz	r3, 800e5dc <__sinit+0x14>
 800e5d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5d8:	f7ff bff0 	b.w	800e5bc <__sfp_lock_release>
 800e5dc:	4b04      	ldr	r3, [pc, #16]	@ (800e5f0 <__sinit+0x28>)
 800e5de:	6223      	str	r3, [r4, #32]
 800e5e0:	4b04      	ldr	r3, [pc, #16]	@ (800e5f4 <__sinit+0x2c>)
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d1f5      	bne.n	800e5d4 <__sinit+0xc>
 800e5e8:	f7ff ffc4 	bl	800e574 <global_stdio_init.part.0>
 800e5ec:	e7f2      	b.n	800e5d4 <__sinit+0xc>
 800e5ee:	bf00      	nop
 800e5f0:	0800e535 	.word	0x0800e535
 800e5f4:	2000fd5c 	.word	0x2000fd5c

0800e5f8 <_fwalk_sglue>:
 800e5f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5fc:	4607      	mov	r7, r0
 800e5fe:	4688      	mov	r8, r1
 800e600:	4614      	mov	r4, r2
 800e602:	2600      	movs	r6, #0
 800e604:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e608:	f1b9 0901 	subs.w	r9, r9, #1
 800e60c:	d505      	bpl.n	800e61a <_fwalk_sglue+0x22>
 800e60e:	6824      	ldr	r4, [r4, #0]
 800e610:	2c00      	cmp	r4, #0
 800e612:	d1f7      	bne.n	800e604 <_fwalk_sglue+0xc>
 800e614:	4630      	mov	r0, r6
 800e616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e61a:	89ab      	ldrh	r3, [r5, #12]
 800e61c:	2b01      	cmp	r3, #1
 800e61e:	d907      	bls.n	800e630 <_fwalk_sglue+0x38>
 800e620:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e624:	3301      	adds	r3, #1
 800e626:	d003      	beq.n	800e630 <_fwalk_sglue+0x38>
 800e628:	4629      	mov	r1, r5
 800e62a:	4638      	mov	r0, r7
 800e62c:	47c0      	blx	r8
 800e62e:	4306      	orrs	r6, r0
 800e630:	3568      	adds	r5, #104	@ 0x68
 800e632:	e7e9      	b.n	800e608 <_fwalk_sglue+0x10>

0800e634 <__sread>:
 800e634:	b510      	push	{r4, lr}
 800e636:	460c      	mov	r4, r1
 800e638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e63c:	f000 f8ca 	bl	800e7d4 <_read_r>
 800e640:	2800      	cmp	r0, #0
 800e642:	bfab      	itete	ge
 800e644:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e646:	89a3      	ldrhlt	r3, [r4, #12]
 800e648:	181b      	addge	r3, r3, r0
 800e64a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e64e:	bfac      	ite	ge
 800e650:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e652:	81a3      	strhlt	r3, [r4, #12]
 800e654:	bd10      	pop	{r4, pc}

0800e656 <__swrite>:
 800e656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e65a:	461f      	mov	r7, r3
 800e65c:	898b      	ldrh	r3, [r1, #12]
 800e65e:	05db      	lsls	r3, r3, #23
 800e660:	4605      	mov	r5, r0
 800e662:	460c      	mov	r4, r1
 800e664:	4616      	mov	r6, r2
 800e666:	d505      	bpl.n	800e674 <__swrite+0x1e>
 800e668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e66c:	2302      	movs	r3, #2
 800e66e:	2200      	movs	r2, #0
 800e670:	f000 f89e 	bl	800e7b0 <_lseek_r>
 800e674:	89a3      	ldrh	r3, [r4, #12]
 800e676:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e67a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e67e:	81a3      	strh	r3, [r4, #12]
 800e680:	4632      	mov	r2, r6
 800e682:	463b      	mov	r3, r7
 800e684:	4628      	mov	r0, r5
 800e686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e68a:	f000 b8c5 	b.w	800e818 <_write_r>

0800e68e <__sseek>:
 800e68e:	b510      	push	{r4, lr}
 800e690:	460c      	mov	r4, r1
 800e692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e696:	f000 f88b 	bl	800e7b0 <_lseek_r>
 800e69a:	1c43      	adds	r3, r0, #1
 800e69c:	89a3      	ldrh	r3, [r4, #12]
 800e69e:	bf15      	itete	ne
 800e6a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e6a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e6a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e6aa:	81a3      	strheq	r3, [r4, #12]
 800e6ac:	bf18      	it	ne
 800e6ae:	81a3      	strhne	r3, [r4, #12]
 800e6b0:	bd10      	pop	{r4, pc}

0800e6b2 <__sclose>:
 800e6b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6b6:	f000 b80d 	b.w	800e6d4 <_close_r>

0800e6ba <memset>:
 800e6ba:	4402      	add	r2, r0
 800e6bc:	4603      	mov	r3, r0
 800e6be:	4293      	cmp	r3, r2
 800e6c0:	d100      	bne.n	800e6c4 <memset+0xa>
 800e6c2:	4770      	bx	lr
 800e6c4:	f803 1b01 	strb.w	r1, [r3], #1
 800e6c8:	e7f9      	b.n	800e6be <memset+0x4>
	...

0800e6cc <_localeconv_r>:
 800e6cc:	4800      	ldr	r0, [pc, #0]	@ (800e6d0 <_localeconv_r+0x4>)
 800e6ce:	4770      	bx	lr
 800e6d0:	2000025c 	.word	0x2000025c

0800e6d4 <_close_r>:
 800e6d4:	b538      	push	{r3, r4, r5, lr}
 800e6d6:	4d06      	ldr	r5, [pc, #24]	@ (800e6f0 <_close_r+0x1c>)
 800e6d8:	2300      	movs	r3, #0
 800e6da:	4604      	mov	r4, r0
 800e6dc:	4608      	mov	r0, r1
 800e6de:	602b      	str	r3, [r5, #0]
 800e6e0:	f7f3 fa7a 	bl	8001bd8 <_close>
 800e6e4:	1c43      	adds	r3, r0, #1
 800e6e6:	d102      	bne.n	800e6ee <_close_r+0x1a>
 800e6e8:	682b      	ldr	r3, [r5, #0]
 800e6ea:	b103      	cbz	r3, 800e6ee <_close_r+0x1a>
 800e6ec:	6023      	str	r3, [r4, #0]
 800e6ee:	bd38      	pop	{r3, r4, r5, pc}
 800e6f0:	2000fd60 	.word	0x2000fd60

0800e6f4 <_reclaim_reent>:
 800e6f4:	4b2d      	ldr	r3, [pc, #180]	@ (800e7ac <_reclaim_reent+0xb8>)
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	4283      	cmp	r3, r0
 800e6fa:	b570      	push	{r4, r5, r6, lr}
 800e6fc:	4604      	mov	r4, r0
 800e6fe:	d053      	beq.n	800e7a8 <_reclaim_reent+0xb4>
 800e700:	69c3      	ldr	r3, [r0, #28]
 800e702:	b31b      	cbz	r3, 800e74c <_reclaim_reent+0x58>
 800e704:	68db      	ldr	r3, [r3, #12]
 800e706:	b163      	cbz	r3, 800e722 <_reclaim_reent+0x2e>
 800e708:	2500      	movs	r5, #0
 800e70a:	69e3      	ldr	r3, [r4, #28]
 800e70c:	68db      	ldr	r3, [r3, #12]
 800e70e:	5959      	ldr	r1, [r3, r5]
 800e710:	b9b1      	cbnz	r1, 800e740 <_reclaim_reent+0x4c>
 800e712:	3504      	adds	r5, #4
 800e714:	2d80      	cmp	r5, #128	@ 0x80
 800e716:	d1f8      	bne.n	800e70a <_reclaim_reent+0x16>
 800e718:	69e3      	ldr	r3, [r4, #28]
 800e71a:	4620      	mov	r0, r4
 800e71c:	68d9      	ldr	r1, [r3, #12]
 800e71e:	f000 ff23 	bl	800f568 <_free_r>
 800e722:	69e3      	ldr	r3, [r4, #28]
 800e724:	6819      	ldr	r1, [r3, #0]
 800e726:	b111      	cbz	r1, 800e72e <_reclaim_reent+0x3a>
 800e728:	4620      	mov	r0, r4
 800e72a:	f000 ff1d 	bl	800f568 <_free_r>
 800e72e:	69e3      	ldr	r3, [r4, #28]
 800e730:	689d      	ldr	r5, [r3, #8]
 800e732:	b15d      	cbz	r5, 800e74c <_reclaim_reent+0x58>
 800e734:	4629      	mov	r1, r5
 800e736:	4620      	mov	r0, r4
 800e738:	682d      	ldr	r5, [r5, #0]
 800e73a:	f000 ff15 	bl	800f568 <_free_r>
 800e73e:	e7f8      	b.n	800e732 <_reclaim_reent+0x3e>
 800e740:	680e      	ldr	r6, [r1, #0]
 800e742:	4620      	mov	r0, r4
 800e744:	f000 ff10 	bl	800f568 <_free_r>
 800e748:	4631      	mov	r1, r6
 800e74a:	e7e1      	b.n	800e710 <_reclaim_reent+0x1c>
 800e74c:	6961      	ldr	r1, [r4, #20]
 800e74e:	b111      	cbz	r1, 800e756 <_reclaim_reent+0x62>
 800e750:	4620      	mov	r0, r4
 800e752:	f000 ff09 	bl	800f568 <_free_r>
 800e756:	69e1      	ldr	r1, [r4, #28]
 800e758:	b111      	cbz	r1, 800e760 <_reclaim_reent+0x6c>
 800e75a:	4620      	mov	r0, r4
 800e75c:	f000 ff04 	bl	800f568 <_free_r>
 800e760:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e762:	b111      	cbz	r1, 800e76a <_reclaim_reent+0x76>
 800e764:	4620      	mov	r0, r4
 800e766:	f000 feff 	bl	800f568 <_free_r>
 800e76a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e76c:	b111      	cbz	r1, 800e774 <_reclaim_reent+0x80>
 800e76e:	4620      	mov	r0, r4
 800e770:	f000 fefa 	bl	800f568 <_free_r>
 800e774:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e776:	b111      	cbz	r1, 800e77e <_reclaim_reent+0x8a>
 800e778:	4620      	mov	r0, r4
 800e77a:	f000 fef5 	bl	800f568 <_free_r>
 800e77e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e780:	b111      	cbz	r1, 800e788 <_reclaim_reent+0x94>
 800e782:	4620      	mov	r0, r4
 800e784:	f000 fef0 	bl	800f568 <_free_r>
 800e788:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e78a:	b111      	cbz	r1, 800e792 <_reclaim_reent+0x9e>
 800e78c:	4620      	mov	r0, r4
 800e78e:	f000 feeb 	bl	800f568 <_free_r>
 800e792:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e794:	b111      	cbz	r1, 800e79c <_reclaim_reent+0xa8>
 800e796:	4620      	mov	r0, r4
 800e798:	f000 fee6 	bl	800f568 <_free_r>
 800e79c:	6a23      	ldr	r3, [r4, #32]
 800e79e:	b11b      	cbz	r3, 800e7a8 <_reclaim_reent+0xb4>
 800e7a0:	4620      	mov	r0, r4
 800e7a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e7a6:	4718      	bx	r3
 800e7a8:	bd70      	pop	{r4, r5, r6, pc}
 800e7aa:	bf00      	nop
 800e7ac:	2000011c 	.word	0x2000011c

0800e7b0 <_lseek_r>:
 800e7b0:	b538      	push	{r3, r4, r5, lr}
 800e7b2:	4d07      	ldr	r5, [pc, #28]	@ (800e7d0 <_lseek_r+0x20>)
 800e7b4:	4604      	mov	r4, r0
 800e7b6:	4608      	mov	r0, r1
 800e7b8:	4611      	mov	r1, r2
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	602a      	str	r2, [r5, #0]
 800e7be:	461a      	mov	r2, r3
 800e7c0:	f7f3 fa31 	bl	8001c26 <_lseek>
 800e7c4:	1c43      	adds	r3, r0, #1
 800e7c6:	d102      	bne.n	800e7ce <_lseek_r+0x1e>
 800e7c8:	682b      	ldr	r3, [r5, #0]
 800e7ca:	b103      	cbz	r3, 800e7ce <_lseek_r+0x1e>
 800e7cc:	6023      	str	r3, [r4, #0]
 800e7ce:	bd38      	pop	{r3, r4, r5, pc}
 800e7d0:	2000fd60 	.word	0x2000fd60

0800e7d4 <_read_r>:
 800e7d4:	b538      	push	{r3, r4, r5, lr}
 800e7d6:	4d07      	ldr	r5, [pc, #28]	@ (800e7f4 <_read_r+0x20>)
 800e7d8:	4604      	mov	r4, r0
 800e7da:	4608      	mov	r0, r1
 800e7dc:	4611      	mov	r1, r2
 800e7de:	2200      	movs	r2, #0
 800e7e0:	602a      	str	r2, [r5, #0]
 800e7e2:	461a      	mov	r2, r3
 800e7e4:	f7f3 f9bf 	bl	8001b66 <_read>
 800e7e8:	1c43      	adds	r3, r0, #1
 800e7ea:	d102      	bne.n	800e7f2 <_read_r+0x1e>
 800e7ec:	682b      	ldr	r3, [r5, #0]
 800e7ee:	b103      	cbz	r3, 800e7f2 <_read_r+0x1e>
 800e7f0:	6023      	str	r3, [r4, #0]
 800e7f2:	bd38      	pop	{r3, r4, r5, pc}
 800e7f4:	2000fd60 	.word	0x2000fd60

0800e7f8 <_sbrk_r>:
 800e7f8:	b538      	push	{r3, r4, r5, lr}
 800e7fa:	4d06      	ldr	r5, [pc, #24]	@ (800e814 <_sbrk_r+0x1c>)
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	4604      	mov	r4, r0
 800e800:	4608      	mov	r0, r1
 800e802:	602b      	str	r3, [r5, #0]
 800e804:	f7f3 fa1c 	bl	8001c40 <_sbrk>
 800e808:	1c43      	adds	r3, r0, #1
 800e80a:	d102      	bne.n	800e812 <_sbrk_r+0x1a>
 800e80c:	682b      	ldr	r3, [r5, #0]
 800e80e:	b103      	cbz	r3, 800e812 <_sbrk_r+0x1a>
 800e810:	6023      	str	r3, [r4, #0]
 800e812:	bd38      	pop	{r3, r4, r5, pc}
 800e814:	2000fd60 	.word	0x2000fd60

0800e818 <_write_r>:
 800e818:	b538      	push	{r3, r4, r5, lr}
 800e81a:	4d07      	ldr	r5, [pc, #28]	@ (800e838 <_write_r+0x20>)
 800e81c:	4604      	mov	r4, r0
 800e81e:	4608      	mov	r0, r1
 800e820:	4611      	mov	r1, r2
 800e822:	2200      	movs	r2, #0
 800e824:	602a      	str	r2, [r5, #0]
 800e826:	461a      	mov	r2, r3
 800e828:	f7f3 f9ba 	bl	8001ba0 <_write>
 800e82c:	1c43      	adds	r3, r0, #1
 800e82e:	d102      	bne.n	800e836 <_write_r+0x1e>
 800e830:	682b      	ldr	r3, [r5, #0]
 800e832:	b103      	cbz	r3, 800e836 <_write_r+0x1e>
 800e834:	6023      	str	r3, [r4, #0]
 800e836:	bd38      	pop	{r3, r4, r5, pc}
 800e838:	2000fd60 	.word	0x2000fd60

0800e83c <__errno>:
 800e83c:	4b01      	ldr	r3, [pc, #4]	@ (800e844 <__errno+0x8>)
 800e83e:	6818      	ldr	r0, [r3, #0]
 800e840:	4770      	bx	lr
 800e842:	bf00      	nop
 800e844:	2000011c 	.word	0x2000011c

0800e848 <__libc_init_array>:
 800e848:	b570      	push	{r4, r5, r6, lr}
 800e84a:	4d0d      	ldr	r5, [pc, #52]	@ (800e880 <__libc_init_array+0x38>)
 800e84c:	4c0d      	ldr	r4, [pc, #52]	@ (800e884 <__libc_init_array+0x3c>)
 800e84e:	1b64      	subs	r4, r4, r5
 800e850:	10a4      	asrs	r4, r4, #2
 800e852:	2600      	movs	r6, #0
 800e854:	42a6      	cmp	r6, r4
 800e856:	d109      	bne.n	800e86c <__libc_init_array+0x24>
 800e858:	4d0b      	ldr	r5, [pc, #44]	@ (800e888 <__libc_init_array+0x40>)
 800e85a:	4c0c      	ldr	r4, [pc, #48]	@ (800e88c <__libc_init_array+0x44>)
 800e85c:	f001 fdfc 	bl	8010458 <_init>
 800e860:	1b64      	subs	r4, r4, r5
 800e862:	10a4      	asrs	r4, r4, #2
 800e864:	2600      	movs	r6, #0
 800e866:	42a6      	cmp	r6, r4
 800e868:	d105      	bne.n	800e876 <__libc_init_array+0x2e>
 800e86a:	bd70      	pop	{r4, r5, r6, pc}
 800e86c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e870:	4798      	blx	r3
 800e872:	3601      	adds	r6, #1
 800e874:	e7ee      	b.n	800e854 <__libc_init_array+0xc>
 800e876:	f855 3b04 	ldr.w	r3, [r5], #4
 800e87a:	4798      	blx	r3
 800e87c:	3601      	adds	r6, #1
 800e87e:	e7f2      	b.n	800e866 <__libc_init_array+0x1e>
 800e880:	080108ec 	.word	0x080108ec
 800e884:	080108ec 	.word	0x080108ec
 800e888:	080108ec 	.word	0x080108ec
 800e88c:	080108f0 	.word	0x080108f0

0800e890 <__retarget_lock_init_recursive>:
 800e890:	4770      	bx	lr

0800e892 <__retarget_lock_acquire_recursive>:
 800e892:	4770      	bx	lr

0800e894 <__retarget_lock_release_recursive>:
 800e894:	4770      	bx	lr

0800e896 <memcpy>:
 800e896:	440a      	add	r2, r1
 800e898:	4291      	cmp	r1, r2
 800e89a:	f100 33ff 	add.w	r3, r0, #4294967295
 800e89e:	d100      	bne.n	800e8a2 <memcpy+0xc>
 800e8a0:	4770      	bx	lr
 800e8a2:	b510      	push	{r4, lr}
 800e8a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e8a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e8ac:	4291      	cmp	r1, r2
 800e8ae:	d1f9      	bne.n	800e8a4 <memcpy+0xe>
 800e8b0:	bd10      	pop	{r4, pc}

0800e8b2 <quorem>:
 800e8b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8b6:	6903      	ldr	r3, [r0, #16]
 800e8b8:	690c      	ldr	r4, [r1, #16]
 800e8ba:	42a3      	cmp	r3, r4
 800e8bc:	4607      	mov	r7, r0
 800e8be:	db7e      	blt.n	800e9be <quorem+0x10c>
 800e8c0:	3c01      	subs	r4, #1
 800e8c2:	f101 0814 	add.w	r8, r1, #20
 800e8c6:	00a3      	lsls	r3, r4, #2
 800e8c8:	f100 0514 	add.w	r5, r0, #20
 800e8cc:	9300      	str	r3, [sp, #0]
 800e8ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e8d2:	9301      	str	r3, [sp, #4]
 800e8d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e8d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e8dc:	3301      	adds	r3, #1
 800e8de:	429a      	cmp	r2, r3
 800e8e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e8e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800e8e8:	d32e      	bcc.n	800e948 <quorem+0x96>
 800e8ea:	f04f 0a00 	mov.w	sl, #0
 800e8ee:	46c4      	mov	ip, r8
 800e8f0:	46ae      	mov	lr, r5
 800e8f2:	46d3      	mov	fp, sl
 800e8f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e8f8:	b298      	uxth	r0, r3
 800e8fa:	fb06 a000 	mla	r0, r6, r0, sl
 800e8fe:	0c02      	lsrs	r2, r0, #16
 800e900:	0c1b      	lsrs	r3, r3, #16
 800e902:	fb06 2303 	mla	r3, r6, r3, r2
 800e906:	f8de 2000 	ldr.w	r2, [lr]
 800e90a:	b280      	uxth	r0, r0
 800e90c:	b292      	uxth	r2, r2
 800e90e:	1a12      	subs	r2, r2, r0
 800e910:	445a      	add	r2, fp
 800e912:	f8de 0000 	ldr.w	r0, [lr]
 800e916:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e91a:	b29b      	uxth	r3, r3
 800e91c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e920:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e924:	b292      	uxth	r2, r2
 800e926:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e92a:	45e1      	cmp	r9, ip
 800e92c:	f84e 2b04 	str.w	r2, [lr], #4
 800e930:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e934:	d2de      	bcs.n	800e8f4 <quorem+0x42>
 800e936:	9b00      	ldr	r3, [sp, #0]
 800e938:	58eb      	ldr	r3, [r5, r3]
 800e93a:	b92b      	cbnz	r3, 800e948 <quorem+0x96>
 800e93c:	9b01      	ldr	r3, [sp, #4]
 800e93e:	3b04      	subs	r3, #4
 800e940:	429d      	cmp	r5, r3
 800e942:	461a      	mov	r2, r3
 800e944:	d32f      	bcc.n	800e9a6 <quorem+0xf4>
 800e946:	613c      	str	r4, [r7, #16]
 800e948:	4638      	mov	r0, r7
 800e94a:	f001 f8c9 	bl	800fae0 <__mcmp>
 800e94e:	2800      	cmp	r0, #0
 800e950:	db25      	blt.n	800e99e <quorem+0xec>
 800e952:	4629      	mov	r1, r5
 800e954:	2000      	movs	r0, #0
 800e956:	f858 2b04 	ldr.w	r2, [r8], #4
 800e95a:	f8d1 c000 	ldr.w	ip, [r1]
 800e95e:	fa1f fe82 	uxth.w	lr, r2
 800e962:	fa1f f38c 	uxth.w	r3, ip
 800e966:	eba3 030e 	sub.w	r3, r3, lr
 800e96a:	4403      	add	r3, r0
 800e96c:	0c12      	lsrs	r2, r2, #16
 800e96e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e972:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e976:	b29b      	uxth	r3, r3
 800e978:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e97c:	45c1      	cmp	r9, r8
 800e97e:	f841 3b04 	str.w	r3, [r1], #4
 800e982:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e986:	d2e6      	bcs.n	800e956 <quorem+0xa4>
 800e988:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e98c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e990:	b922      	cbnz	r2, 800e99c <quorem+0xea>
 800e992:	3b04      	subs	r3, #4
 800e994:	429d      	cmp	r5, r3
 800e996:	461a      	mov	r2, r3
 800e998:	d30b      	bcc.n	800e9b2 <quorem+0x100>
 800e99a:	613c      	str	r4, [r7, #16]
 800e99c:	3601      	adds	r6, #1
 800e99e:	4630      	mov	r0, r6
 800e9a0:	b003      	add	sp, #12
 800e9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9a6:	6812      	ldr	r2, [r2, #0]
 800e9a8:	3b04      	subs	r3, #4
 800e9aa:	2a00      	cmp	r2, #0
 800e9ac:	d1cb      	bne.n	800e946 <quorem+0x94>
 800e9ae:	3c01      	subs	r4, #1
 800e9b0:	e7c6      	b.n	800e940 <quorem+0x8e>
 800e9b2:	6812      	ldr	r2, [r2, #0]
 800e9b4:	3b04      	subs	r3, #4
 800e9b6:	2a00      	cmp	r2, #0
 800e9b8:	d1ef      	bne.n	800e99a <quorem+0xe8>
 800e9ba:	3c01      	subs	r4, #1
 800e9bc:	e7ea      	b.n	800e994 <quorem+0xe2>
 800e9be:	2000      	movs	r0, #0
 800e9c0:	e7ee      	b.n	800e9a0 <quorem+0xee>
 800e9c2:	0000      	movs	r0, r0
 800e9c4:	0000      	movs	r0, r0
	...

0800e9c8 <_dtoa_r>:
 800e9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9cc:	69c7      	ldr	r7, [r0, #28]
 800e9ce:	b097      	sub	sp, #92	@ 0x5c
 800e9d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e9d4:	ec55 4b10 	vmov	r4, r5, d0
 800e9d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e9da:	9107      	str	r1, [sp, #28]
 800e9dc:	4681      	mov	r9, r0
 800e9de:	920c      	str	r2, [sp, #48]	@ 0x30
 800e9e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e9e2:	b97f      	cbnz	r7, 800ea04 <_dtoa_r+0x3c>
 800e9e4:	2010      	movs	r0, #16
 800e9e6:	f7ff f84f 	bl	800da88 <malloc>
 800e9ea:	4602      	mov	r2, r0
 800e9ec:	f8c9 001c 	str.w	r0, [r9, #28]
 800e9f0:	b920      	cbnz	r0, 800e9fc <_dtoa_r+0x34>
 800e9f2:	4ba9      	ldr	r3, [pc, #676]	@ (800ec98 <_dtoa_r+0x2d0>)
 800e9f4:	21ef      	movs	r1, #239	@ 0xef
 800e9f6:	48a9      	ldr	r0, [pc, #676]	@ (800ec9c <_dtoa_r+0x2d4>)
 800e9f8:	f001 fa26 	bl	800fe48 <__assert_func>
 800e9fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ea00:	6007      	str	r7, [r0, #0]
 800ea02:	60c7      	str	r7, [r0, #12]
 800ea04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ea08:	6819      	ldr	r1, [r3, #0]
 800ea0a:	b159      	cbz	r1, 800ea24 <_dtoa_r+0x5c>
 800ea0c:	685a      	ldr	r2, [r3, #4]
 800ea0e:	604a      	str	r2, [r1, #4]
 800ea10:	2301      	movs	r3, #1
 800ea12:	4093      	lsls	r3, r2
 800ea14:	608b      	str	r3, [r1, #8]
 800ea16:	4648      	mov	r0, r9
 800ea18:	f000 fe30 	bl	800f67c <_Bfree>
 800ea1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ea20:	2200      	movs	r2, #0
 800ea22:	601a      	str	r2, [r3, #0]
 800ea24:	1e2b      	subs	r3, r5, #0
 800ea26:	bfb9      	ittee	lt
 800ea28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ea2c:	9305      	strlt	r3, [sp, #20]
 800ea2e:	2300      	movge	r3, #0
 800ea30:	6033      	strge	r3, [r6, #0]
 800ea32:	9f05      	ldr	r7, [sp, #20]
 800ea34:	4b9a      	ldr	r3, [pc, #616]	@ (800eca0 <_dtoa_r+0x2d8>)
 800ea36:	bfbc      	itt	lt
 800ea38:	2201      	movlt	r2, #1
 800ea3a:	6032      	strlt	r2, [r6, #0]
 800ea3c:	43bb      	bics	r3, r7
 800ea3e:	d112      	bne.n	800ea66 <_dtoa_r+0x9e>
 800ea40:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ea42:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ea46:	6013      	str	r3, [r2, #0]
 800ea48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea4c:	4323      	orrs	r3, r4
 800ea4e:	f000 855a 	beq.w	800f506 <_dtoa_r+0xb3e>
 800ea52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ea54:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ecb4 <_dtoa_r+0x2ec>
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	f000 855c 	beq.w	800f516 <_dtoa_r+0xb4e>
 800ea5e:	f10a 0303 	add.w	r3, sl, #3
 800ea62:	f000 bd56 	b.w	800f512 <_dtoa_r+0xb4a>
 800ea66:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	ec51 0b17 	vmov	r0, r1, d7
 800ea70:	2300      	movs	r3, #0
 800ea72:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ea76:	f7f2 f857 	bl	8000b28 <__aeabi_dcmpeq>
 800ea7a:	4680      	mov	r8, r0
 800ea7c:	b158      	cbz	r0, 800ea96 <_dtoa_r+0xce>
 800ea7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ea80:	2301      	movs	r3, #1
 800ea82:	6013      	str	r3, [r2, #0]
 800ea84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ea86:	b113      	cbz	r3, 800ea8e <_dtoa_r+0xc6>
 800ea88:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ea8a:	4b86      	ldr	r3, [pc, #536]	@ (800eca4 <_dtoa_r+0x2dc>)
 800ea8c:	6013      	str	r3, [r2, #0]
 800ea8e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ecb8 <_dtoa_r+0x2f0>
 800ea92:	f000 bd40 	b.w	800f516 <_dtoa_r+0xb4e>
 800ea96:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ea9a:	aa14      	add	r2, sp, #80	@ 0x50
 800ea9c:	a915      	add	r1, sp, #84	@ 0x54
 800ea9e:	4648      	mov	r0, r9
 800eaa0:	f001 f8ce 	bl	800fc40 <__d2b>
 800eaa4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800eaa8:	9002      	str	r0, [sp, #8]
 800eaaa:	2e00      	cmp	r6, #0
 800eaac:	d078      	beq.n	800eba0 <_dtoa_r+0x1d8>
 800eaae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eab0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800eab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eab8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eabc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800eac0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800eac4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800eac8:	4619      	mov	r1, r3
 800eaca:	2200      	movs	r2, #0
 800eacc:	4b76      	ldr	r3, [pc, #472]	@ (800eca8 <_dtoa_r+0x2e0>)
 800eace:	f7f1 fc0b 	bl	80002e8 <__aeabi_dsub>
 800ead2:	a36b      	add	r3, pc, #428	@ (adr r3, 800ec80 <_dtoa_r+0x2b8>)
 800ead4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ead8:	f7f1 fdbe 	bl	8000658 <__aeabi_dmul>
 800eadc:	a36a      	add	r3, pc, #424	@ (adr r3, 800ec88 <_dtoa_r+0x2c0>)
 800eade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae2:	f7f1 fc03 	bl	80002ec <__adddf3>
 800eae6:	4604      	mov	r4, r0
 800eae8:	4630      	mov	r0, r6
 800eaea:	460d      	mov	r5, r1
 800eaec:	f7f1 fd4a 	bl	8000584 <__aeabi_i2d>
 800eaf0:	a367      	add	r3, pc, #412	@ (adr r3, 800ec90 <_dtoa_r+0x2c8>)
 800eaf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf6:	f7f1 fdaf 	bl	8000658 <__aeabi_dmul>
 800eafa:	4602      	mov	r2, r0
 800eafc:	460b      	mov	r3, r1
 800eafe:	4620      	mov	r0, r4
 800eb00:	4629      	mov	r1, r5
 800eb02:	f7f1 fbf3 	bl	80002ec <__adddf3>
 800eb06:	4604      	mov	r4, r0
 800eb08:	460d      	mov	r5, r1
 800eb0a:	f7f2 f855 	bl	8000bb8 <__aeabi_d2iz>
 800eb0e:	2200      	movs	r2, #0
 800eb10:	4607      	mov	r7, r0
 800eb12:	2300      	movs	r3, #0
 800eb14:	4620      	mov	r0, r4
 800eb16:	4629      	mov	r1, r5
 800eb18:	f7f2 f810 	bl	8000b3c <__aeabi_dcmplt>
 800eb1c:	b140      	cbz	r0, 800eb30 <_dtoa_r+0x168>
 800eb1e:	4638      	mov	r0, r7
 800eb20:	f7f1 fd30 	bl	8000584 <__aeabi_i2d>
 800eb24:	4622      	mov	r2, r4
 800eb26:	462b      	mov	r3, r5
 800eb28:	f7f1 fffe 	bl	8000b28 <__aeabi_dcmpeq>
 800eb2c:	b900      	cbnz	r0, 800eb30 <_dtoa_r+0x168>
 800eb2e:	3f01      	subs	r7, #1
 800eb30:	2f16      	cmp	r7, #22
 800eb32:	d852      	bhi.n	800ebda <_dtoa_r+0x212>
 800eb34:	4b5d      	ldr	r3, [pc, #372]	@ (800ecac <_dtoa_r+0x2e4>)
 800eb36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eb42:	f7f1 fffb 	bl	8000b3c <__aeabi_dcmplt>
 800eb46:	2800      	cmp	r0, #0
 800eb48:	d049      	beq.n	800ebde <_dtoa_r+0x216>
 800eb4a:	3f01      	subs	r7, #1
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	9310      	str	r3, [sp, #64]	@ 0x40
 800eb50:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800eb52:	1b9b      	subs	r3, r3, r6
 800eb54:	1e5a      	subs	r2, r3, #1
 800eb56:	bf45      	ittet	mi
 800eb58:	f1c3 0301 	rsbmi	r3, r3, #1
 800eb5c:	9300      	strmi	r3, [sp, #0]
 800eb5e:	2300      	movpl	r3, #0
 800eb60:	2300      	movmi	r3, #0
 800eb62:	9206      	str	r2, [sp, #24]
 800eb64:	bf54      	ite	pl
 800eb66:	9300      	strpl	r3, [sp, #0]
 800eb68:	9306      	strmi	r3, [sp, #24]
 800eb6a:	2f00      	cmp	r7, #0
 800eb6c:	db39      	blt.n	800ebe2 <_dtoa_r+0x21a>
 800eb6e:	9b06      	ldr	r3, [sp, #24]
 800eb70:	970d      	str	r7, [sp, #52]	@ 0x34
 800eb72:	443b      	add	r3, r7
 800eb74:	9306      	str	r3, [sp, #24]
 800eb76:	2300      	movs	r3, #0
 800eb78:	9308      	str	r3, [sp, #32]
 800eb7a:	9b07      	ldr	r3, [sp, #28]
 800eb7c:	2b09      	cmp	r3, #9
 800eb7e:	d863      	bhi.n	800ec48 <_dtoa_r+0x280>
 800eb80:	2b05      	cmp	r3, #5
 800eb82:	bfc4      	itt	gt
 800eb84:	3b04      	subgt	r3, #4
 800eb86:	9307      	strgt	r3, [sp, #28]
 800eb88:	9b07      	ldr	r3, [sp, #28]
 800eb8a:	f1a3 0302 	sub.w	r3, r3, #2
 800eb8e:	bfcc      	ite	gt
 800eb90:	2400      	movgt	r4, #0
 800eb92:	2401      	movle	r4, #1
 800eb94:	2b03      	cmp	r3, #3
 800eb96:	d863      	bhi.n	800ec60 <_dtoa_r+0x298>
 800eb98:	e8df f003 	tbb	[pc, r3]
 800eb9c:	2b375452 	.word	0x2b375452
 800eba0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800eba4:	441e      	add	r6, r3
 800eba6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ebaa:	2b20      	cmp	r3, #32
 800ebac:	bfc1      	itttt	gt
 800ebae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ebb2:	409f      	lslgt	r7, r3
 800ebb4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ebb8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ebbc:	bfd6      	itet	le
 800ebbe:	f1c3 0320 	rsble	r3, r3, #32
 800ebc2:	ea47 0003 	orrgt.w	r0, r7, r3
 800ebc6:	fa04 f003 	lslle.w	r0, r4, r3
 800ebca:	f7f1 fccb 	bl	8000564 <__aeabi_ui2d>
 800ebce:	2201      	movs	r2, #1
 800ebd0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ebd4:	3e01      	subs	r6, #1
 800ebd6:	9212      	str	r2, [sp, #72]	@ 0x48
 800ebd8:	e776      	b.n	800eac8 <_dtoa_r+0x100>
 800ebda:	2301      	movs	r3, #1
 800ebdc:	e7b7      	b.n	800eb4e <_dtoa_r+0x186>
 800ebde:	9010      	str	r0, [sp, #64]	@ 0x40
 800ebe0:	e7b6      	b.n	800eb50 <_dtoa_r+0x188>
 800ebe2:	9b00      	ldr	r3, [sp, #0]
 800ebe4:	1bdb      	subs	r3, r3, r7
 800ebe6:	9300      	str	r3, [sp, #0]
 800ebe8:	427b      	negs	r3, r7
 800ebea:	9308      	str	r3, [sp, #32]
 800ebec:	2300      	movs	r3, #0
 800ebee:	930d      	str	r3, [sp, #52]	@ 0x34
 800ebf0:	e7c3      	b.n	800eb7a <_dtoa_r+0x1b2>
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ebf8:	eb07 0b03 	add.w	fp, r7, r3
 800ebfc:	f10b 0301 	add.w	r3, fp, #1
 800ec00:	2b01      	cmp	r3, #1
 800ec02:	9303      	str	r3, [sp, #12]
 800ec04:	bfb8      	it	lt
 800ec06:	2301      	movlt	r3, #1
 800ec08:	e006      	b.n	800ec18 <_dtoa_r+0x250>
 800ec0a:	2301      	movs	r3, #1
 800ec0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	dd28      	ble.n	800ec66 <_dtoa_r+0x29e>
 800ec14:	469b      	mov	fp, r3
 800ec16:	9303      	str	r3, [sp, #12]
 800ec18:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ec1c:	2100      	movs	r1, #0
 800ec1e:	2204      	movs	r2, #4
 800ec20:	f102 0514 	add.w	r5, r2, #20
 800ec24:	429d      	cmp	r5, r3
 800ec26:	d926      	bls.n	800ec76 <_dtoa_r+0x2ae>
 800ec28:	6041      	str	r1, [r0, #4]
 800ec2a:	4648      	mov	r0, r9
 800ec2c:	f000 fce6 	bl	800f5fc <_Balloc>
 800ec30:	4682      	mov	sl, r0
 800ec32:	2800      	cmp	r0, #0
 800ec34:	d142      	bne.n	800ecbc <_dtoa_r+0x2f4>
 800ec36:	4b1e      	ldr	r3, [pc, #120]	@ (800ecb0 <_dtoa_r+0x2e8>)
 800ec38:	4602      	mov	r2, r0
 800ec3a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ec3e:	e6da      	b.n	800e9f6 <_dtoa_r+0x2e>
 800ec40:	2300      	movs	r3, #0
 800ec42:	e7e3      	b.n	800ec0c <_dtoa_r+0x244>
 800ec44:	2300      	movs	r3, #0
 800ec46:	e7d5      	b.n	800ebf4 <_dtoa_r+0x22c>
 800ec48:	2401      	movs	r4, #1
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	9307      	str	r3, [sp, #28]
 800ec4e:	9409      	str	r4, [sp, #36]	@ 0x24
 800ec50:	f04f 3bff 	mov.w	fp, #4294967295
 800ec54:	2200      	movs	r2, #0
 800ec56:	f8cd b00c 	str.w	fp, [sp, #12]
 800ec5a:	2312      	movs	r3, #18
 800ec5c:	920c      	str	r2, [sp, #48]	@ 0x30
 800ec5e:	e7db      	b.n	800ec18 <_dtoa_r+0x250>
 800ec60:	2301      	movs	r3, #1
 800ec62:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec64:	e7f4      	b.n	800ec50 <_dtoa_r+0x288>
 800ec66:	f04f 0b01 	mov.w	fp, #1
 800ec6a:	f8cd b00c 	str.w	fp, [sp, #12]
 800ec6e:	465b      	mov	r3, fp
 800ec70:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ec74:	e7d0      	b.n	800ec18 <_dtoa_r+0x250>
 800ec76:	3101      	adds	r1, #1
 800ec78:	0052      	lsls	r2, r2, #1
 800ec7a:	e7d1      	b.n	800ec20 <_dtoa_r+0x258>
 800ec7c:	f3af 8000 	nop.w
 800ec80:	636f4361 	.word	0x636f4361
 800ec84:	3fd287a7 	.word	0x3fd287a7
 800ec88:	8b60c8b3 	.word	0x8b60c8b3
 800ec8c:	3fc68a28 	.word	0x3fc68a28
 800ec90:	509f79fb 	.word	0x509f79fb
 800ec94:	3fd34413 	.word	0x3fd34413
 800ec98:	080105b1 	.word	0x080105b1
 800ec9c:	080105c8 	.word	0x080105c8
 800eca0:	7ff00000 	.word	0x7ff00000
 800eca4:	08010581 	.word	0x08010581
 800eca8:	3ff80000 	.word	0x3ff80000
 800ecac:	08010718 	.word	0x08010718
 800ecb0:	08010620 	.word	0x08010620
 800ecb4:	080105ad 	.word	0x080105ad
 800ecb8:	08010580 	.word	0x08010580
 800ecbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ecc0:	6018      	str	r0, [r3, #0]
 800ecc2:	9b03      	ldr	r3, [sp, #12]
 800ecc4:	2b0e      	cmp	r3, #14
 800ecc6:	f200 80a1 	bhi.w	800ee0c <_dtoa_r+0x444>
 800ecca:	2c00      	cmp	r4, #0
 800eccc:	f000 809e 	beq.w	800ee0c <_dtoa_r+0x444>
 800ecd0:	2f00      	cmp	r7, #0
 800ecd2:	dd33      	ble.n	800ed3c <_dtoa_r+0x374>
 800ecd4:	4b9c      	ldr	r3, [pc, #624]	@ (800ef48 <_dtoa_r+0x580>)
 800ecd6:	f007 020f 	and.w	r2, r7, #15
 800ecda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ecde:	ed93 7b00 	vldr	d7, [r3]
 800ece2:	05f8      	lsls	r0, r7, #23
 800ece4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ece8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ecec:	d516      	bpl.n	800ed1c <_dtoa_r+0x354>
 800ecee:	4b97      	ldr	r3, [pc, #604]	@ (800ef4c <_dtoa_r+0x584>)
 800ecf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ecf4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ecf8:	f7f1 fdd8 	bl	80008ac <__aeabi_ddiv>
 800ecfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed00:	f004 040f 	and.w	r4, r4, #15
 800ed04:	2603      	movs	r6, #3
 800ed06:	4d91      	ldr	r5, [pc, #580]	@ (800ef4c <_dtoa_r+0x584>)
 800ed08:	b954      	cbnz	r4, 800ed20 <_dtoa_r+0x358>
 800ed0a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ed0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed12:	f7f1 fdcb 	bl	80008ac <__aeabi_ddiv>
 800ed16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed1a:	e028      	b.n	800ed6e <_dtoa_r+0x3a6>
 800ed1c:	2602      	movs	r6, #2
 800ed1e:	e7f2      	b.n	800ed06 <_dtoa_r+0x33e>
 800ed20:	07e1      	lsls	r1, r4, #31
 800ed22:	d508      	bpl.n	800ed36 <_dtoa_r+0x36e>
 800ed24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ed28:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed2c:	f7f1 fc94 	bl	8000658 <__aeabi_dmul>
 800ed30:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ed34:	3601      	adds	r6, #1
 800ed36:	1064      	asrs	r4, r4, #1
 800ed38:	3508      	adds	r5, #8
 800ed3a:	e7e5      	b.n	800ed08 <_dtoa_r+0x340>
 800ed3c:	f000 80af 	beq.w	800ee9e <_dtoa_r+0x4d6>
 800ed40:	427c      	negs	r4, r7
 800ed42:	4b81      	ldr	r3, [pc, #516]	@ (800ef48 <_dtoa_r+0x580>)
 800ed44:	4d81      	ldr	r5, [pc, #516]	@ (800ef4c <_dtoa_r+0x584>)
 800ed46:	f004 020f 	and.w	r2, r4, #15
 800ed4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ed56:	f7f1 fc7f 	bl	8000658 <__aeabi_dmul>
 800ed5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ed5e:	1124      	asrs	r4, r4, #4
 800ed60:	2300      	movs	r3, #0
 800ed62:	2602      	movs	r6, #2
 800ed64:	2c00      	cmp	r4, #0
 800ed66:	f040 808f 	bne.w	800ee88 <_dtoa_r+0x4c0>
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d1d3      	bne.n	800ed16 <_dtoa_r+0x34e>
 800ed6e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ed70:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	f000 8094 	beq.w	800eea2 <_dtoa_r+0x4da>
 800ed7a:	4b75      	ldr	r3, [pc, #468]	@ (800ef50 <_dtoa_r+0x588>)
 800ed7c:	2200      	movs	r2, #0
 800ed7e:	4620      	mov	r0, r4
 800ed80:	4629      	mov	r1, r5
 800ed82:	f7f1 fedb 	bl	8000b3c <__aeabi_dcmplt>
 800ed86:	2800      	cmp	r0, #0
 800ed88:	f000 808b 	beq.w	800eea2 <_dtoa_r+0x4da>
 800ed8c:	9b03      	ldr	r3, [sp, #12]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	f000 8087 	beq.w	800eea2 <_dtoa_r+0x4da>
 800ed94:	f1bb 0f00 	cmp.w	fp, #0
 800ed98:	dd34      	ble.n	800ee04 <_dtoa_r+0x43c>
 800ed9a:	4620      	mov	r0, r4
 800ed9c:	4b6d      	ldr	r3, [pc, #436]	@ (800ef54 <_dtoa_r+0x58c>)
 800ed9e:	2200      	movs	r2, #0
 800eda0:	4629      	mov	r1, r5
 800eda2:	f7f1 fc59 	bl	8000658 <__aeabi_dmul>
 800eda6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800edaa:	f107 38ff 	add.w	r8, r7, #4294967295
 800edae:	3601      	adds	r6, #1
 800edb0:	465c      	mov	r4, fp
 800edb2:	4630      	mov	r0, r6
 800edb4:	f7f1 fbe6 	bl	8000584 <__aeabi_i2d>
 800edb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800edbc:	f7f1 fc4c 	bl	8000658 <__aeabi_dmul>
 800edc0:	4b65      	ldr	r3, [pc, #404]	@ (800ef58 <_dtoa_r+0x590>)
 800edc2:	2200      	movs	r2, #0
 800edc4:	f7f1 fa92 	bl	80002ec <__adddf3>
 800edc8:	4605      	mov	r5, r0
 800edca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800edce:	2c00      	cmp	r4, #0
 800edd0:	d16a      	bne.n	800eea8 <_dtoa_r+0x4e0>
 800edd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800edd6:	4b61      	ldr	r3, [pc, #388]	@ (800ef5c <_dtoa_r+0x594>)
 800edd8:	2200      	movs	r2, #0
 800edda:	f7f1 fa85 	bl	80002e8 <__aeabi_dsub>
 800edde:	4602      	mov	r2, r0
 800ede0:	460b      	mov	r3, r1
 800ede2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ede6:	462a      	mov	r2, r5
 800ede8:	4633      	mov	r3, r6
 800edea:	f7f1 fec5 	bl	8000b78 <__aeabi_dcmpgt>
 800edee:	2800      	cmp	r0, #0
 800edf0:	f040 8298 	bne.w	800f324 <_dtoa_r+0x95c>
 800edf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800edf8:	462a      	mov	r2, r5
 800edfa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800edfe:	f7f1 fe9d 	bl	8000b3c <__aeabi_dcmplt>
 800ee02:	bb38      	cbnz	r0, 800ee54 <_dtoa_r+0x48c>
 800ee04:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ee08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ee0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	f2c0 8157 	blt.w	800f0c2 <_dtoa_r+0x6fa>
 800ee14:	2f0e      	cmp	r7, #14
 800ee16:	f300 8154 	bgt.w	800f0c2 <_dtoa_r+0x6fa>
 800ee1a:	4b4b      	ldr	r3, [pc, #300]	@ (800ef48 <_dtoa_r+0x580>)
 800ee1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ee20:	ed93 7b00 	vldr	d7, [r3]
 800ee24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	ed8d 7b00 	vstr	d7, [sp]
 800ee2c:	f280 80e5 	bge.w	800effa <_dtoa_r+0x632>
 800ee30:	9b03      	ldr	r3, [sp, #12]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	f300 80e1 	bgt.w	800effa <_dtoa_r+0x632>
 800ee38:	d10c      	bne.n	800ee54 <_dtoa_r+0x48c>
 800ee3a:	4b48      	ldr	r3, [pc, #288]	@ (800ef5c <_dtoa_r+0x594>)
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	ec51 0b17 	vmov	r0, r1, d7
 800ee42:	f7f1 fc09 	bl	8000658 <__aeabi_dmul>
 800ee46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee4a:	f7f1 fe8b 	bl	8000b64 <__aeabi_dcmpge>
 800ee4e:	2800      	cmp	r0, #0
 800ee50:	f000 8266 	beq.w	800f320 <_dtoa_r+0x958>
 800ee54:	2400      	movs	r4, #0
 800ee56:	4625      	mov	r5, r4
 800ee58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ee5a:	4656      	mov	r6, sl
 800ee5c:	ea6f 0803 	mvn.w	r8, r3
 800ee60:	2700      	movs	r7, #0
 800ee62:	4621      	mov	r1, r4
 800ee64:	4648      	mov	r0, r9
 800ee66:	f000 fc09 	bl	800f67c <_Bfree>
 800ee6a:	2d00      	cmp	r5, #0
 800ee6c:	f000 80bd 	beq.w	800efea <_dtoa_r+0x622>
 800ee70:	b12f      	cbz	r7, 800ee7e <_dtoa_r+0x4b6>
 800ee72:	42af      	cmp	r7, r5
 800ee74:	d003      	beq.n	800ee7e <_dtoa_r+0x4b6>
 800ee76:	4639      	mov	r1, r7
 800ee78:	4648      	mov	r0, r9
 800ee7a:	f000 fbff 	bl	800f67c <_Bfree>
 800ee7e:	4629      	mov	r1, r5
 800ee80:	4648      	mov	r0, r9
 800ee82:	f000 fbfb 	bl	800f67c <_Bfree>
 800ee86:	e0b0      	b.n	800efea <_dtoa_r+0x622>
 800ee88:	07e2      	lsls	r2, r4, #31
 800ee8a:	d505      	bpl.n	800ee98 <_dtoa_r+0x4d0>
 800ee8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ee90:	f7f1 fbe2 	bl	8000658 <__aeabi_dmul>
 800ee94:	3601      	adds	r6, #1
 800ee96:	2301      	movs	r3, #1
 800ee98:	1064      	asrs	r4, r4, #1
 800ee9a:	3508      	adds	r5, #8
 800ee9c:	e762      	b.n	800ed64 <_dtoa_r+0x39c>
 800ee9e:	2602      	movs	r6, #2
 800eea0:	e765      	b.n	800ed6e <_dtoa_r+0x3a6>
 800eea2:	9c03      	ldr	r4, [sp, #12]
 800eea4:	46b8      	mov	r8, r7
 800eea6:	e784      	b.n	800edb2 <_dtoa_r+0x3ea>
 800eea8:	4b27      	ldr	r3, [pc, #156]	@ (800ef48 <_dtoa_r+0x580>)
 800eeaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eeac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eeb0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eeb4:	4454      	add	r4, sl
 800eeb6:	2900      	cmp	r1, #0
 800eeb8:	d054      	beq.n	800ef64 <_dtoa_r+0x59c>
 800eeba:	4929      	ldr	r1, [pc, #164]	@ (800ef60 <_dtoa_r+0x598>)
 800eebc:	2000      	movs	r0, #0
 800eebe:	f7f1 fcf5 	bl	80008ac <__aeabi_ddiv>
 800eec2:	4633      	mov	r3, r6
 800eec4:	462a      	mov	r2, r5
 800eec6:	f7f1 fa0f 	bl	80002e8 <__aeabi_dsub>
 800eeca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800eece:	4656      	mov	r6, sl
 800eed0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eed4:	f7f1 fe70 	bl	8000bb8 <__aeabi_d2iz>
 800eed8:	4605      	mov	r5, r0
 800eeda:	f7f1 fb53 	bl	8000584 <__aeabi_i2d>
 800eede:	4602      	mov	r2, r0
 800eee0:	460b      	mov	r3, r1
 800eee2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eee6:	f7f1 f9ff 	bl	80002e8 <__aeabi_dsub>
 800eeea:	3530      	adds	r5, #48	@ 0x30
 800eeec:	4602      	mov	r2, r0
 800eeee:	460b      	mov	r3, r1
 800eef0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800eef4:	f806 5b01 	strb.w	r5, [r6], #1
 800eef8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800eefc:	f7f1 fe1e 	bl	8000b3c <__aeabi_dcmplt>
 800ef00:	2800      	cmp	r0, #0
 800ef02:	d172      	bne.n	800efea <_dtoa_r+0x622>
 800ef04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef08:	4911      	ldr	r1, [pc, #68]	@ (800ef50 <_dtoa_r+0x588>)
 800ef0a:	2000      	movs	r0, #0
 800ef0c:	f7f1 f9ec 	bl	80002e8 <__aeabi_dsub>
 800ef10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ef14:	f7f1 fe12 	bl	8000b3c <__aeabi_dcmplt>
 800ef18:	2800      	cmp	r0, #0
 800ef1a:	f040 80b4 	bne.w	800f086 <_dtoa_r+0x6be>
 800ef1e:	42a6      	cmp	r6, r4
 800ef20:	f43f af70 	beq.w	800ee04 <_dtoa_r+0x43c>
 800ef24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ef28:	4b0a      	ldr	r3, [pc, #40]	@ (800ef54 <_dtoa_r+0x58c>)
 800ef2a:	2200      	movs	r2, #0
 800ef2c:	f7f1 fb94 	bl	8000658 <__aeabi_dmul>
 800ef30:	4b08      	ldr	r3, [pc, #32]	@ (800ef54 <_dtoa_r+0x58c>)
 800ef32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ef36:	2200      	movs	r2, #0
 800ef38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef3c:	f7f1 fb8c 	bl	8000658 <__aeabi_dmul>
 800ef40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ef44:	e7c4      	b.n	800eed0 <_dtoa_r+0x508>
 800ef46:	bf00      	nop
 800ef48:	08010718 	.word	0x08010718
 800ef4c:	080106f0 	.word	0x080106f0
 800ef50:	3ff00000 	.word	0x3ff00000
 800ef54:	40240000 	.word	0x40240000
 800ef58:	401c0000 	.word	0x401c0000
 800ef5c:	40140000 	.word	0x40140000
 800ef60:	3fe00000 	.word	0x3fe00000
 800ef64:	4631      	mov	r1, r6
 800ef66:	4628      	mov	r0, r5
 800ef68:	f7f1 fb76 	bl	8000658 <__aeabi_dmul>
 800ef6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ef70:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ef72:	4656      	mov	r6, sl
 800ef74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef78:	f7f1 fe1e 	bl	8000bb8 <__aeabi_d2iz>
 800ef7c:	4605      	mov	r5, r0
 800ef7e:	f7f1 fb01 	bl	8000584 <__aeabi_i2d>
 800ef82:	4602      	mov	r2, r0
 800ef84:	460b      	mov	r3, r1
 800ef86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ef8a:	f7f1 f9ad 	bl	80002e8 <__aeabi_dsub>
 800ef8e:	3530      	adds	r5, #48	@ 0x30
 800ef90:	f806 5b01 	strb.w	r5, [r6], #1
 800ef94:	4602      	mov	r2, r0
 800ef96:	460b      	mov	r3, r1
 800ef98:	42a6      	cmp	r6, r4
 800ef9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ef9e:	f04f 0200 	mov.w	r2, #0
 800efa2:	d124      	bne.n	800efee <_dtoa_r+0x626>
 800efa4:	4baf      	ldr	r3, [pc, #700]	@ (800f264 <_dtoa_r+0x89c>)
 800efa6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800efaa:	f7f1 f99f 	bl	80002ec <__adddf3>
 800efae:	4602      	mov	r2, r0
 800efb0:	460b      	mov	r3, r1
 800efb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efb6:	f7f1 fddf 	bl	8000b78 <__aeabi_dcmpgt>
 800efba:	2800      	cmp	r0, #0
 800efbc:	d163      	bne.n	800f086 <_dtoa_r+0x6be>
 800efbe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800efc2:	49a8      	ldr	r1, [pc, #672]	@ (800f264 <_dtoa_r+0x89c>)
 800efc4:	2000      	movs	r0, #0
 800efc6:	f7f1 f98f 	bl	80002e8 <__aeabi_dsub>
 800efca:	4602      	mov	r2, r0
 800efcc:	460b      	mov	r3, r1
 800efce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800efd2:	f7f1 fdb3 	bl	8000b3c <__aeabi_dcmplt>
 800efd6:	2800      	cmp	r0, #0
 800efd8:	f43f af14 	beq.w	800ee04 <_dtoa_r+0x43c>
 800efdc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800efde:	1e73      	subs	r3, r6, #1
 800efe0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800efe2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800efe6:	2b30      	cmp	r3, #48	@ 0x30
 800efe8:	d0f8      	beq.n	800efdc <_dtoa_r+0x614>
 800efea:	4647      	mov	r7, r8
 800efec:	e03b      	b.n	800f066 <_dtoa_r+0x69e>
 800efee:	4b9e      	ldr	r3, [pc, #632]	@ (800f268 <_dtoa_r+0x8a0>)
 800eff0:	f7f1 fb32 	bl	8000658 <__aeabi_dmul>
 800eff4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eff8:	e7bc      	b.n	800ef74 <_dtoa_r+0x5ac>
 800effa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800effe:	4656      	mov	r6, sl
 800f000:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f004:	4620      	mov	r0, r4
 800f006:	4629      	mov	r1, r5
 800f008:	f7f1 fc50 	bl	80008ac <__aeabi_ddiv>
 800f00c:	f7f1 fdd4 	bl	8000bb8 <__aeabi_d2iz>
 800f010:	4680      	mov	r8, r0
 800f012:	f7f1 fab7 	bl	8000584 <__aeabi_i2d>
 800f016:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f01a:	f7f1 fb1d 	bl	8000658 <__aeabi_dmul>
 800f01e:	4602      	mov	r2, r0
 800f020:	460b      	mov	r3, r1
 800f022:	4620      	mov	r0, r4
 800f024:	4629      	mov	r1, r5
 800f026:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f02a:	f7f1 f95d 	bl	80002e8 <__aeabi_dsub>
 800f02e:	f806 4b01 	strb.w	r4, [r6], #1
 800f032:	9d03      	ldr	r5, [sp, #12]
 800f034:	eba6 040a 	sub.w	r4, r6, sl
 800f038:	42a5      	cmp	r5, r4
 800f03a:	4602      	mov	r2, r0
 800f03c:	460b      	mov	r3, r1
 800f03e:	d133      	bne.n	800f0a8 <_dtoa_r+0x6e0>
 800f040:	f7f1 f954 	bl	80002ec <__adddf3>
 800f044:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f048:	4604      	mov	r4, r0
 800f04a:	460d      	mov	r5, r1
 800f04c:	f7f1 fd94 	bl	8000b78 <__aeabi_dcmpgt>
 800f050:	b9c0      	cbnz	r0, 800f084 <_dtoa_r+0x6bc>
 800f052:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f056:	4620      	mov	r0, r4
 800f058:	4629      	mov	r1, r5
 800f05a:	f7f1 fd65 	bl	8000b28 <__aeabi_dcmpeq>
 800f05e:	b110      	cbz	r0, 800f066 <_dtoa_r+0x69e>
 800f060:	f018 0f01 	tst.w	r8, #1
 800f064:	d10e      	bne.n	800f084 <_dtoa_r+0x6bc>
 800f066:	9902      	ldr	r1, [sp, #8]
 800f068:	4648      	mov	r0, r9
 800f06a:	f000 fb07 	bl	800f67c <_Bfree>
 800f06e:	2300      	movs	r3, #0
 800f070:	7033      	strb	r3, [r6, #0]
 800f072:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f074:	3701      	adds	r7, #1
 800f076:	601f      	str	r7, [r3, #0]
 800f078:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	f000 824b 	beq.w	800f516 <_dtoa_r+0xb4e>
 800f080:	601e      	str	r6, [r3, #0]
 800f082:	e248      	b.n	800f516 <_dtoa_r+0xb4e>
 800f084:	46b8      	mov	r8, r7
 800f086:	4633      	mov	r3, r6
 800f088:	461e      	mov	r6, r3
 800f08a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f08e:	2a39      	cmp	r2, #57	@ 0x39
 800f090:	d106      	bne.n	800f0a0 <_dtoa_r+0x6d8>
 800f092:	459a      	cmp	sl, r3
 800f094:	d1f8      	bne.n	800f088 <_dtoa_r+0x6c0>
 800f096:	2230      	movs	r2, #48	@ 0x30
 800f098:	f108 0801 	add.w	r8, r8, #1
 800f09c:	f88a 2000 	strb.w	r2, [sl]
 800f0a0:	781a      	ldrb	r2, [r3, #0]
 800f0a2:	3201      	adds	r2, #1
 800f0a4:	701a      	strb	r2, [r3, #0]
 800f0a6:	e7a0      	b.n	800efea <_dtoa_r+0x622>
 800f0a8:	4b6f      	ldr	r3, [pc, #444]	@ (800f268 <_dtoa_r+0x8a0>)
 800f0aa:	2200      	movs	r2, #0
 800f0ac:	f7f1 fad4 	bl	8000658 <__aeabi_dmul>
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	4604      	mov	r4, r0
 800f0b6:	460d      	mov	r5, r1
 800f0b8:	f7f1 fd36 	bl	8000b28 <__aeabi_dcmpeq>
 800f0bc:	2800      	cmp	r0, #0
 800f0be:	d09f      	beq.n	800f000 <_dtoa_r+0x638>
 800f0c0:	e7d1      	b.n	800f066 <_dtoa_r+0x69e>
 800f0c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f0c4:	2a00      	cmp	r2, #0
 800f0c6:	f000 80ea 	beq.w	800f29e <_dtoa_r+0x8d6>
 800f0ca:	9a07      	ldr	r2, [sp, #28]
 800f0cc:	2a01      	cmp	r2, #1
 800f0ce:	f300 80cd 	bgt.w	800f26c <_dtoa_r+0x8a4>
 800f0d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f0d4:	2a00      	cmp	r2, #0
 800f0d6:	f000 80c1 	beq.w	800f25c <_dtoa_r+0x894>
 800f0da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f0de:	9c08      	ldr	r4, [sp, #32]
 800f0e0:	9e00      	ldr	r6, [sp, #0]
 800f0e2:	9a00      	ldr	r2, [sp, #0]
 800f0e4:	441a      	add	r2, r3
 800f0e6:	9200      	str	r2, [sp, #0]
 800f0e8:	9a06      	ldr	r2, [sp, #24]
 800f0ea:	2101      	movs	r1, #1
 800f0ec:	441a      	add	r2, r3
 800f0ee:	4648      	mov	r0, r9
 800f0f0:	9206      	str	r2, [sp, #24]
 800f0f2:	f000 fb77 	bl	800f7e4 <__i2b>
 800f0f6:	4605      	mov	r5, r0
 800f0f8:	b166      	cbz	r6, 800f114 <_dtoa_r+0x74c>
 800f0fa:	9b06      	ldr	r3, [sp, #24]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	dd09      	ble.n	800f114 <_dtoa_r+0x74c>
 800f100:	42b3      	cmp	r3, r6
 800f102:	9a00      	ldr	r2, [sp, #0]
 800f104:	bfa8      	it	ge
 800f106:	4633      	movge	r3, r6
 800f108:	1ad2      	subs	r2, r2, r3
 800f10a:	9200      	str	r2, [sp, #0]
 800f10c:	9a06      	ldr	r2, [sp, #24]
 800f10e:	1af6      	subs	r6, r6, r3
 800f110:	1ad3      	subs	r3, r2, r3
 800f112:	9306      	str	r3, [sp, #24]
 800f114:	9b08      	ldr	r3, [sp, #32]
 800f116:	b30b      	cbz	r3, 800f15c <_dtoa_r+0x794>
 800f118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	f000 80c6 	beq.w	800f2ac <_dtoa_r+0x8e4>
 800f120:	2c00      	cmp	r4, #0
 800f122:	f000 80c0 	beq.w	800f2a6 <_dtoa_r+0x8de>
 800f126:	4629      	mov	r1, r5
 800f128:	4622      	mov	r2, r4
 800f12a:	4648      	mov	r0, r9
 800f12c:	f000 fc12 	bl	800f954 <__pow5mult>
 800f130:	9a02      	ldr	r2, [sp, #8]
 800f132:	4601      	mov	r1, r0
 800f134:	4605      	mov	r5, r0
 800f136:	4648      	mov	r0, r9
 800f138:	f000 fb6a 	bl	800f810 <__multiply>
 800f13c:	9902      	ldr	r1, [sp, #8]
 800f13e:	4680      	mov	r8, r0
 800f140:	4648      	mov	r0, r9
 800f142:	f000 fa9b 	bl	800f67c <_Bfree>
 800f146:	9b08      	ldr	r3, [sp, #32]
 800f148:	1b1b      	subs	r3, r3, r4
 800f14a:	9308      	str	r3, [sp, #32]
 800f14c:	f000 80b1 	beq.w	800f2b2 <_dtoa_r+0x8ea>
 800f150:	9a08      	ldr	r2, [sp, #32]
 800f152:	4641      	mov	r1, r8
 800f154:	4648      	mov	r0, r9
 800f156:	f000 fbfd 	bl	800f954 <__pow5mult>
 800f15a:	9002      	str	r0, [sp, #8]
 800f15c:	2101      	movs	r1, #1
 800f15e:	4648      	mov	r0, r9
 800f160:	f000 fb40 	bl	800f7e4 <__i2b>
 800f164:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f166:	4604      	mov	r4, r0
 800f168:	2b00      	cmp	r3, #0
 800f16a:	f000 81d8 	beq.w	800f51e <_dtoa_r+0xb56>
 800f16e:	461a      	mov	r2, r3
 800f170:	4601      	mov	r1, r0
 800f172:	4648      	mov	r0, r9
 800f174:	f000 fbee 	bl	800f954 <__pow5mult>
 800f178:	9b07      	ldr	r3, [sp, #28]
 800f17a:	2b01      	cmp	r3, #1
 800f17c:	4604      	mov	r4, r0
 800f17e:	f300 809f 	bgt.w	800f2c0 <_dtoa_r+0x8f8>
 800f182:	9b04      	ldr	r3, [sp, #16]
 800f184:	2b00      	cmp	r3, #0
 800f186:	f040 8097 	bne.w	800f2b8 <_dtoa_r+0x8f0>
 800f18a:	9b05      	ldr	r3, [sp, #20]
 800f18c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f190:	2b00      	cmp	r3, #0
 800f192:	f040 8093 	bne.w	800f2bc <_dtoa_r+0x8f4>
 800f196:	9b05      	ldr	r3, [sp, #20]
 800f198:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f19c:	0d1b      	lsrs	r3, r3, #20
 800f19e:	051b      	lsls	r3, r3, #20
 800f1a0:	b133      	cbz	r3, 800f1b0 <_dtoa_r+0x7e8>
 800f1a2:	9b00      	ldr	r3, [sp, #0]
 800f1a4:	3301      	adds	r3, #1
 800f1a6:	9300      	str	r3, [sp, #0]
 800f1a8:	9b06      	ldr	r3, [sp, #24]
 800f1aa:	3301      	adds	r3, #1
 800f1ac:	9306      	str	r3, [sp, #24]
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	9308      	str	r3, [sp, #32]
 800f1b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	f000 81b8 	beq.w	800f52a <_dtoa_r+0xb62>
 800f1ba:	6923      	ldr	r3, [r4, #16]
 800f1bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f1c0:	6918      	ldr	r0, [r3, #16]
 800f1c2:	f000 fac3 	bl	800f74c <__hi0bits>
 800f1c6:	f1c0 0020 	rsb	r0, r0, #32
 800f1ca:	9b06      	ldr	r3, [sp, #24]
 800f1cc:	4418      	add	r0, r3
 800f1ce:	f010 001f 	ands.w	r0, r0, #31
 800f1d2:	f000 8082 	beq.w	800f2da <_dtoa_r+0x912>
 800f1d6:	f1c0 0320 	rsb	r3, r0, #32
 800f1da:	2b04      	cmp	r3, #4
 800f1dc:	dd73      	ble.n	800f2c6 <_dtoa_r+0x8fe>
 800f1de:	9b00      	ldr	r3, [sp, #0]
 800f1e0:	f1c0 001c 	rsb	r0, r0, #28
 800f1e4:	4403      	add	r3, r0
 800f1e6:	9300      	str	r3, [sp, #0]
 800f1e8:	9b06      	ldr	r3, [sp, #24]
 800f1ea:	4403      	add	r3, r0
 800f1ec:	4406      	add	r6, r0
 800f1ee:	9306      	str	r3, [sp, #24]
 800f1f0:	9b00      	ldr	r3, [sp, #0]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	dd05      	ble.n	800f202 <_dtoa_r+0x83a>
 800f1f6:	9902      	ldr	r1, [sp, #8]
 800f1f8:	461a      	mov	r2, r3
 800f1fa:	4648      	mov	r0, r9
 800f1fc:	f000 fc04 	bl	800fa08 <__lshift>
 800f200:	9002      	str	r0, [sp, #8]
 800f202:	9b06      	ldr	r3, [sp, #24]
 800f204:	2b00      	cmp	r3, #0
 800f206:	dd05      	ble.n	800f214 <_dtoa_r+0x84c>
 800f208:	4621      	mov	r1, r4
 800f20a:	461a      	mov	r2, r3
 800f20c:	4648      	mov	r0, r9
 800f20e:	f000 fbfb 	bl	800fa08 <__lshift>
 800f212:	4604      	mov	r4, r0
 800f214:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f216:	2b00      	cmp	r3, #0
 800f218:	d061      	beq.n	800f2de <_dtoa_r+0x916>
 800f21a:	9802      	ldr	r0, [sp, #8]
 800f21c:	4621      	mov	r1, r4
 800f21e:	f000 fc5f 	bl	800fae0 <__mcmp>
 800f222:	2800      	cmp	r0, #0
 800f224:	da5b      	bge.n	800f2de <_dtoa_r+0x916>
 800f226:	2300      	movs	r3, #0
 800f228:	9902      	ldr	r1, [sp, #8]
 800f22a:	220a      	movs	r2, #10
 800f22c:	4648      	mov	r0, r9
 800f22e:	f000 fa47 	bl	800f6c0 <__multadd>
 800f232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f234:	9002      	str	r0, [sp, #8]
 800f236:	f107 38ff 	add.w	r8, r7, #4294967295
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	f000 8177 	beq.w	800f52e <_dtoa_r+0xb66>
 800f240:	4629      	mov	r1, r5
 800f242:	2300      	movs	r3, #0
 800f244:	220a      	movs	r2, #10
 800f246:	4648      	mov	r0, r9
 800f248:	f000 fa3a 	bl	800f6c0 <__multadd>
 800f24c:	f1bb 0f00 	cmp.w	fp, #0
 800f250:	4605      	mov	r5, r0
 800f252:	dc6f      	bgt.n	800f334 <_dtoa_r+0x96c>
 800f254:	9b07      	ldr	r3, [sp, #28]
 800f256:	2b02      	cmp	r3, #2
 800f258:	dc49      	bgt.n	800f2ee <_dtoa_r+0x926>
 800f25a:	e06b      	b.n	800f334 <_dtoa_r+0x96c>
 800f25c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f25e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f262:	e73c      	b.n	800f0de <_dtoa_r+0x716>
 800f264:	3fe00000 	.word	0x3fe00000
 800f268:	40240000 	.word	0x40240000
 800f26c:	9b03      	ldr	r3, [sp, #12]
 800f26e:	1e5c      	subs	r4, r3, #1
 800f270:	9b08      	ldr	r3, [sp, #32]
 800f272:	42a3      	cmp	r3, r4
 800f274:	db09      	blt.n	800f28a <_dtoa_r+0x8c2>
 800f276:	1b1c      	subs	r4, r3, r4
 800f278:	9b03      	ldr	r3, [sp, #12]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	f6bf af30 	bge.w	800f0e0 <_dtoa_r+0x718>
 800f280:	9b00      	ldr	r3, [sp, #0]
 800f282:	9a03      	ldr	r2, [sp, #12]
 800f284:	1a9e      	subs	r6, r3, r2
 800f286:	2300      	movs	r3, #0
 800f288:	e72b      	b.n	800f0e2 <_dtoa_r+0x71a>
 800f28a:	9b08      	ldr	r3, [sp, #32]
 800f28c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f28e:	9408      	str	r4, [sp, #32]
 800f290:	1ae3      	subs	r3, r4, r3
 800f292:	441a      	add	r2, r3
 800f294:	9e00      	ldr	r6, [sp, #0]
 800f296:	9b03      	ldr	r3, [sp, #12]
 800f298:	920d      	str	r2, [sp, #52]	@ 0x34
 800f29a:	2400      	movs	r4, #0
 800f29c:	e721      	b.n	800f0e2 <_dtoa_r+0x71a>
 800f29e:	9c08      	ldr	r4, [sp, #32]
 800f2a0:	9e00      	ldr	r6, [sp, #0]
 800f2a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f2a4:	e728      	b.n	800f0f8 <_dtoa_r+0x730>
 800f2a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f2aa:	e751      	b.n	800f150 <_dtoa_r+0x788>
 800f2ac:	9a08      	ldr	r2, [sp, #32]
 800f2ae:	9902      	ldr	r1, [sp, #8]
 800f2b0:	e750      	b.n	800f154 <_dtoa_r+0x78c>
 800f2b2:	f8cd 8008 	str.w	r8, [sp, #8]
 800f2b6:	e751      	b.n	800f15c <_dtoa_r+0x794>
 800f2b8:	2300      	movs	r3, #0
 800f2ba:	e779      	b.n	800f1b0 <_dtoa_r+0x7e8>
 800f2bc:	9b04      	ldr	r3, [sp, #16]
 800f2be:	e777      	b.n	800f1b0 <_dtoa_r+0x7e8>
 800f2c0:	2300      	movs	r3, #0
 800f2c2:	9308      	str	r3, [sp, #32]
 800f2c4:	e779      	b.n	800f1ba <_dtoa_r+0x7f2>
 800f2c6:	d093      	beq.n	800f1f0 <_dtoa_r+0x828>
 800f2c8:	9a00      	ldr	r2, [sp, #0]
 800f2ca:	331c      	adds	r3, #28
 800f2cc:	441a      	add	r2, r3
 800f2ce:	9200      	str	r2, [sp, #0]
 800f2d0:	9a06      	ldr	r2, [sp, #24]
 800f2d2:	441a      	add	r2, r3
 800f2d4:	441e      	add	r6, r3
 800f2d6:	9206      	str	r2, [sp, #24]
 800f2d8:	e78a      	b.n	800f1f0 <_dtoa_r+0x828>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	e7f4      	b.n	800f2c8 <_dtoa_r+0x900>
 800f2de:	9b03      	ldr	r3, [sp, #12]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	46b8      	mov	r8, r7
 800f2e4:	dc20      	bgt.n	800f328 <_dtoa_r+0x960>
 800f2e6:	469b      	mov	fp, r3
 800f2e8:	9b07      	ldr	r3, [sp, #28]
 800f2ea:	2b02      	cmp	r3, #2
 800f2ec:	dd1e      	ble.n	800f32c <_dtoa_r+0x964>
 800f2ee:	f1bb 0f00 	cmp.w	fp, #0
 800f2f2:	f47f adb1 	bne.w	800ee58 <_dtoa_r+0x490>
 800f2f6:	4621      	mov	r1, r4
 800f2f8:	465b      	mov	r3, fp
 800f2fa:	2205      	movs	r2, #5
 800f2fc:	4648      	mov	r0, r9
 800f2fe:	f000 f9df 	bl	800f6c0 <__multadd>
 800f302:	4601      	mov	r1, r0
 800f304:	4604      	mov	r4, r0
 800f306:	9802      	ldr	r0, [sp, #8]
 800f308:	f000 fbea 	bl	800fae0 <__mcmp>
 800f30c:	2800      	cmp	r0, #0
 800f30e:	f77f ada3 	ble.w	800ee58 <_dtoa_r+0x490>
 800f312:	4656      	mov	r6, sl
 800f314:	2331      	movs	r3, #49	@ 0x31
 800f316:	f806 3b01 	strb.w	r3, [r6], #1
 800f31a:	f108 0801 	add.w	r8, r8, #1
 800f31e:	e59f      	b.n	800ee60 <_dtoa_r+0x498>
 800f320:	9c03      	ldr	r4, [sp, #12]
 800f322:	46b8      	mov	r8, r7
 800f324:	4625      	mov	r5, r4
 800f326:	e7f4      	b.n	800f312 <_dtoa_r+0x94a>
 800f328:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f32c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f32e:	2b00      	cmp	r3, #0
 800f330:	f000 8101 	beq.w	800f536 <_dtoa_r+0xb6e>
 800f334:	2e00      	cmp	r6, #0
 800f336:	dd05      	ble.n	800f344 <_dtoa_r+0x97c>
 800f338:	4629      	mov	r1, r5
 800f33a:	4632      	mov	r2, r6
 800f33c:	4648      	mov	r0, r9
 800f33e:	f000 fb63 	bl	800fa08 <__lshift>
 800f342:	4605      	mov	r5, r0
 800f344:	9b08      	ldr	r3, [sp, #32]
 800f346:	2b00      	cmp	r3, #0
 800f348:	d05c      	beq.n	800f404 <_dtoa_r+0xa3c>
 800f34a:	6869      	ldr	r1, [r5, #4]
 800f34c:	4648      	mov	r0, r9
 800f34e:	f000 f955 	bl	800f5fc <_Balloc>
 800f352:	4606      	mov	r6, r0
 800f354:	b928      	cbnz	r0, 800f362 <_dtoa_r+0x99a>
 800f356:	4b82      	ldr	r3, [pc, #520]	@ (800f560 <_dtoa_r+0xb98>)
 800f358:	4602      	mov	r2, r0
 800f35a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f35e:	f7ff bb4a 	b.w	800e9f6 <_dtoa_r+0x2e>
 800f362:	692a      	ldr	r2, [r5, #16]
 800f364:	3202      	adds	r2, #2
 800f366:	0092      	lsls	r2, r2, #2
 800f368:	f105 010c 	add.w	r1, r5, #12
 800f36c:	300c      	adds	r0, #12
 800f36e:	f7ff fa92 	bl	800e896 <memcpy>
 800f372:	2201      	movs	r2, #1
 800f374:	4631      	mov	r1, r6
 800f376:	4648      	mov	r0, r9
 800f378:	f000 fb46 	bl	800fa08 <__lshift>
 800f37c:	f10a 0301 	add.w	r3, sl, #1
 800f380:	9300      	str	r3, [sp, #0]
 800f382:	eb0a 030b 	add.w	r3, sl, fp
 800f386:	9308      	str	r3, [sp, #32]
 800f388:	9b04      	ldr	r3, [sp, #16]
 800f38a:	f003 0301 	and.w	r3, r3, #1
 800f38e:	462f      	mov	r7, r5
 800f390:	9306      	str	r3, [sp, #24]
 800f392:	4605      	mov	r5, r0
 800f394:	9b00      	ldr	r3, [sp, #0]
 800f396:	9802      	ldr	r0, [sp, #8]
 800f398:	4621      	mov	r1, r4
 800f39a:	f103 3bff 	add.w	fp, r3, #4294967295
 800f39e:	f7ff fa88 	bl	800e8b2 <quorem>
 800f3a2:	4603      	mov	r3, r0
 800f3a4:	3330      	adds	r3, #48	@ 0x30
 800f3a6:	9003      	str	r0, [sp, #12]
 800f3a8:	4639      	mov	r1, r7
 800f3aa:	9802      	ldr	r0, [sp, #8]
 800f3ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3ae:	f000 fb97 	bl	800fae0 <__mcmp>
 800f3b2:	462a      	mov	r2, r5
 800f3b4:	9004      	str	r0, [sp, #16]
 800f3b6:	4621      	mov	r1, r4
 800f3b8:	4648      	mov	r0, r9
 800f3ba:	f000 fbad 	bl	800fb18 <__mdiff>
 800f3be:	68c2      	ldr	r2, [r0, #12]
 800f3c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3c2:	4606      	mov	r6, r0
 800f3c4:	bb02      	cbnz	r2, 800f408 <_dtoa_r+0xa40>
 800f3c6:	4601      	mov	r1, r0
 800f3c8:	9802      	ldr	r0, [sp, #8]
 800f3ca:	f000 fb89 	bl	800fae0 <__mcmp>
 800f3ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3d0:	4602      	mov	r2, r0
 800f3d2:	4631      	mov	r1, r6
 800f3d4:	4648      	mov	r0, r9
 800f3d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800f3d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3da:	f000 f94f 	bl	800f67c <_Bfree>
 800f3de:	9b07      	ldr	r3, [sp, #28]
 800f3e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f3e2:	9e00      	ldr	r6, [sp, #0]
 800f3e4:	ea42 0103 	orr.w	r1, r2, r3
 800f3e8:	9b06      	ldr	r3, [sp, #24]
 800f3ea:	4319      	orrs	r1, r3
 800f3ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3ee:	d10d      	bne.n	800f40c <_dtoa_r+0xa44>
 800f3f0:	2b39      	cmp	r3, #57	@ 0x39
 800f3f2:	d027      	beq.n	800f444 <_dtoa_r+0xa7c>
 800f3f4:	9a04      	ldr	r2, [sp, #16]
 800f3f6:	2a00      	cmp	r2, #0
 800f3f8:	dd01      	ble.n	800f3fe <_dtoa_r+0xa36>
 800f3fa:	9b03      	ldr	r3, [sp, #12]
 800f3fc:	3331      	adds	r3, #49	@ 0x31
 800f3fe:	f88b 3000 	strb.w	r3, [fp]
 800f402:	e52e      	b.n	800ee62 <_dtoa_r+0x49a>
 800f404:	4628      	mov	r0, r5
 800f406:	e7b9      	b.n	800f37c <_dtoa_r+0x9b4>
 800f408:	2201      	movs	r2, #1
 800f40a:	e7e2      	b.n	800f3d2 <_dtoa_r+0xa0a>
 800f40c:	9904      	ldr	r1, [sp, #16]
 800f40e:	2900      	cmp	r1, #0
 800f410:	db04      	blt.n	800f41c <_dtoa_r+0xa54>
 800f412:	9807      	ldr	r0, [sp, #28]
 800f414:	4301      	orrs	r1, r0
 800f416:	9806      	ldr	r0, [sp, #24]
 800f418:	4301      	orrs	r1, r0
 800f41a:	d120      	bne.n	800f45e <_dtoa_r+0xa96>
 800f41c:	2a00      	cmp	r2, #0
 800f41e:	ddee      	ble.n	800f3fe <_dtoa_r+0xa36>
 800f420:	9902      	ldr	r1, [sp, #8]
 800f422:	9300      	str	r3, [sp, #0]
 800f424:	2201      	movs	r2, #1
 800f426:	4648      	mov	r0, r9
 800f428:	f000 faee 	bl	800fa08 <__lshift>
 800f42c:	4621      	mov	r1, r4
 800f42e:	9002      	str	r0, [sp, #8]
 800f430:	f000 fb56 	bl	800fae0 <__mcmp>
 800f434:	2800      	cmp	r0, #0
 800f436:	9b00      	ldr	r3, [sp, #0]
 800f438:	dc02      	bgt.n	800f440 <_dtoa_r+0xa78>
 800f43a:	d1e0      	bne.n	800f3fe <_dtoa_r+0xa36>
 800f43c:	07da      	lsls	r2, r3, #31
 800f43e:	d5de      	bpl.n	800f3fe <_dtoa_r+0xa36>
 800f440:	2b39      	cmp	r3, #57	@ 0x39
 800f442:	d1da      	bne.n	800f3fa <_dtoa_r+0xa32>
 800f444:	2339      	movs	r3, #57	@ 0x39
 800f446:	f88b 3000 	strb.w	r3, [fp]
 800f44a:	4633      	mov	r3, r6
 800f44c:	461e      	mov	r6, r3
 800f44e:	3b01      	subs	r3, #1
 800f450:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f454:	2a39      	cmp	r2, #57	@ 0x39
 800f456:	d04e      	beq.n	800f4f6 <_dtoa_r+0xb2e>
 800f458:	3201      	adds	r2, #1
 800f45a:	701a      	strb	r2, [r3, #0]
 800f45c:	e501      	b.n	800ee62 <_dtoa_r+0x49a>
 800f45e:	2a00      	cmp	r2, #0
 800f460:	dd03      	ble.n	800f46a <_dtoa_r+0xaa2>
 800f462:	2b39      	cmp	r3, #57	@ 0x39
 800f464:	d0ee      	beq.n	800f444 <_dtoa_r+0xa7c>
 800f466:	3301      	adds	r3, #1
 800f468:	e7c9      	b.n	800f3fe <_dtoa_r+0xa36>
 800f46a:	9a00      	ldr	r2, [sp, #0]
 800f46c:	9908      	ldr	r1, [sp, #32]
 800f46e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f472:	428a      	cmp	r2, r1
 800f474:	d028      	beq.n	800f4c8 <_dtoa_r+0xb00>
 800f476:	9902      	ldr	r1, [sp, #8]
 800f478:	2300      	movs	r3, #0
 800f47a:	220a      	movs	r2, #10
 800f47c:	4648      	mov	r0, r9
 800f47e:	f000 f91f 	bl	800f6c0 <__multadd>
 800f482:	42af      	cmp	r7, r5
 800f484:	9002      	str	r0, [sp, #8]
 800f486:	f04f 0300 	mov.w	r3, #0
 800f48a:	f04f 020a 	mov.w	r2, #10
 800f48e:	4639      	mov	r1, r7
 800f490:	4648      	mov	r0, r9
 800f492:	d107      	bne.n	800f4a4 <_dtoa_r+0xadc>
 800f494:	f000 f914 	bl	800f6c0 <__multadd>
 800f498:	4607      	mov	r7, r0
 800f49a:	4605      	mov	r5, r0
 800f49c:	9b00      	ldr	r3, [sp, #0]
 800f49e:	3301      	adds	r3, #1
 800f4a0:	9300      	str	r3, [sp, #0]
 800f4a2:	e777      	b.n	800f394 <_dtoa_r+0x9cc>
 800f4a4:	f000 f90c 	bl	800f6c0 <__multadd>
 800f4a8:	4629      	mov	r1, r5
 800f4aa:	4607      	mov	r7, r0
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	220a      	movs	r2, #10
 800f4b0:	4648      	mov	r0, r9
 800f4b2:	f000 f905 	bl	800f6c0 <__multadd>
 800f4b6:	4605      	mov	r5, r0
 800f4b8:	e7f0      	b.n	800f49c <_dtoa_r+0xad4>
 800f4ba:	f1bb 0f00 	cmp.w	fp, #0
 800f4be:	bfcc      	ite	gt
 800f4c0:	465e      	movgt	r6, fp
 800f4c2:	2601      	movle	r6, #1
 800f4c4:	4456      	add	r6, sl
 800f4c6:	2700      	movs	r7, #0
 800f4c8:	9902      	ldr	r1, [sp, #8]
 800f4ca:	9300      	str	r3, [sp, #0]
 800f4cc:	2201      	movs	r2, #1
 800f4ce:	4648      	mov	r0, r9
 800f4d0:	f000 fa9a 	bl	800fa08 <__lshift>
 800f4d4:	4621      	mov	r1, r4
 800f4d6:	9002      	str	r0, [sp, #8]
 800f4d8:	f000 fb02 	bl	800fae0 <__mcmp>
 800f4dc:	2800      	cmp	r0, #0
 800f4de:	dcb4      	bgt.n	800f44a <_dtoa_r+0xa82>
 800f4e0:	d102      	bne.n	800f4e8 <_dtoa_r+0xb20>
 800f4e2:	9b00      	ldr	r3, [sp, #0]
 800f4e4:	07db      	lsls	r3, r3, #31
 800f4e6:	d4b0      	bmi.n	800f44a <_dtoa_r+0xa82>
 800f4e8:	4633      	mov	r3, r6
 800f4ea:	461e      	mov	r6, r3
 800f4ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f4f0:	2a30      	cmp	r2, #48	@ 0x30
 800f4f2:	d0fa      	beq.n	800f4ea <_dtoa_r+0xb22>
 800f4f4:	e4b5      	b.n	800ee62 <_dtoa_r+0x49a>
 800f4f6:	459a      	cmp	sl, r3
 800f4f8:	d1a8      	bne.n	800f44c <_dtoa_r+0xa84>
 800f4fa:	2331      	movs	r3, #49	@ 0x31
 800f4fc:	f108 0801 	add.w	r8, r8, #1
 800f500:	f88a 3000 	strb.w	r3, [sl]
 800f504:	e4ad      	b.n	800ee62 <_dtoa_r+0x49a>
 800f506:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f508:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f564 <_dtoa_r+0xb9c>
 800f50c:	b11b      	cbz	r3, 800f516 <_dtoa_r+0xb4e>
 800f50e:	f10a 0308 	add.w	r3, sl, #8
 800f512:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f514:	6013      	str	r3, [r2, #0]
 800f516:	4650      	mov	r0, sl
 800f518:	b017      	add	sp, #92	@ 0x5c
 800f51a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f51e:	9b07      	ldr	r3, [sp, #28]
 800f520:	2b01      	cmp	r3, #1
 800f522:	f77f ae2e 	ble.w	800f182 <_dtoa_r+0x7ba>
 800f526:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f528:	9308      	str	r3, [sp, #32]
 800f52a:	2001      	movs	r0, #1
 800f52c:	e64d      	b.n	800f1ca <_dtoa_r+0x802>
 800f52e:	f1bb 0f00 	cmp.w	fp, #0
 800f532:	f77f aed9 	ble.w	800f2e8 <_dtoa_r+0x920>
 800f536:	4656      	mov	r6, sl
 800f538:	9802      	ldr	r0, [sp, #8]
 800f53a:	4621      	mov	r1, r4
 800f53c:	f7ff f9b9 	bl	800e8b2 <quorem>
 800f540:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f544:	f806 3b01 	strb.w	r3, [r6], #1
 800f548:	eba6 020a 	sub.w	r2, r6, sl
 800f54c:	4593      	cmp	fp, r2
 800f54e:	ddb4      	ble.n	800f4ba <_dtoa_r+0xaf2>
 800f550:	9902      	ldr	r1, [sp, #8]
 800f552:	2300      	movs	r3, #0
 800f554:	220a      	movs	r2, #10
 800f556:	4648      	mov	r0, r9
 800f558:	f000 f8b2 	bl	800f6c0 <__multadd>
 800f55c:	9002      	str	r0, [sp, #8]
 800f55e:	e7eb      	b.n	800f538 <_dtoa_r+0xb70>
 800f560:	08010620 	.word	0x08010620
 800f564:	080105a4 	.word	0x080105a4

0800f568 <_free_r>:
 800f568:	b538      	push	{r3, r4, r5, lr}
 800f56a:	4605      	mov	r5, r0
 800f56c:	2900      	cmp	r1, #0
 800f56e:	d041      	beq.n	800f5f4 <_free_r+0x8c>
 800f570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f574:	1f0c      	subs	r4, r1, #4
 800f576:	2b00      	cmp	r3, #0
 800f578:	bfb8      	it	lt
 800f57a:	18e4      	addlt	r4, r4, r3
 800f57c:	f7fe fb36 	bl	800dbec <__malloc_lock>
 800f580:	4a1d      	ldr	r2, [pc, #116]	@ (800f5f8 <_free_r+0x90>)
 800f582:	6813      	ldr	r3, [r2, #0]
 800f584:	b933      	cbnz	r3, 800f594 <_free_r+0x2c>
 800f586:	6063      	str	r3, [r4, #4]
 800f588:	6014      	str	r4, [r2, #0]
 800f58a:	4628      	mov	r0, r5
 800f58c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f590:	f7fe bb32 	b.w	800dbf8 <__malloc_unlock>
 800f594:	42a3      	cmp	r3, r4
 800f596:	d908      	bls.n	800f5aa <_free_r+0x42>
 800f598:	6820      	ldr	r0, [r4, #0]
 800f59a:	1821      	adds	r1, r4, r0
 800f59c:	428b      	cmp	r3, r1
 800f59e:	bf01      	itttt	eq
 800f5a0:	6819      	ldreq	r1, [r3, #0]
 800f5a2:	685b      	ldreq	r3, [r3, #4]
 800f5a4:	1809      	addeq	r1, r1, r0
 800f5a6:	6021      	streq	r1, [r4, #0]
 800f5a8:	e7ed      	b.n	800f586 <_free_r+0x1e>
 800f5aa:	461a      	mov	r2, r3
 800f5ac:	685b      	ldr	r3, [r3, #4]
 800f5ae:	b10b      	cbz	r3, 800f5b4 <_free_r+0x4c>
 800f5b0:	42a3      	cmp	r3, r4
 800f5b2:	d9fa      	bls.n	800f5aa <_free_r+0x42>
 800f5b4:	6811      	ldr	r1, [r2, #0]
 800f5b6:	1850      	adds	r0, r2, r1
 800f5b8:	42a0      	cmp	r0, r4
 800f5ba:	d10b      	bne.n	800f5d4 <_free_r+0x6c>
 800f5bc:	6820      	ldr	r0, [r4, #0]
 800f5be:	4401      	add	r1, r0
 800f5c0:	1850      	adds	r0, r2, r1
 800f5c2:	4283      	cmp	r3, r0
 800f5c4:	6011      	str	r1, [r2, #0]
 800f5c6:	d1e0      	bne.n	800f58a <_free_r+0x22>
 800f5c8:	6818      	ldr	r0, [r3, #0]
 800f5ca:	685b      	ldr	r3, [r3, #4]
 800f5cc:	6053      	str	r3, [r2, #4]
 800f5ce:	4408      	add	r0, r1
 800f5d0:	6010      	str	r0, [r2, #0]
 800f5d2:	e7da      	b.n	800f58a <_free_r+0x22>
 800f5d4:	d902      	bls.n	800f5dc <_free_r+0x74>
 800f5d6:	230c      	movs	r3, #12
 800f5d8:	602b      	str	r3, [r5, #0]
 800f5da:	e7d6      	b.n	800f58a <_free_r+0x22>
 800f5dc:	6820      	ldr	r0, [r4, #0]
 800f5de:	1821      	adds	r1, r4, r0
 800f5e0:	428b      	cmp	r3, r1
 800f5e2:	bf04      	itt	eq
 800f5e4:	6819      	ldreq	r1, [r3, #0]
 800f5e6:	685b      	ldreq	r3, [r3, #4]
 800f5e8:	6063      	str	r3, [r4, #4]
 800f5ea:	bf04      	itt	eq
 800f5ec:	1809      	addeq	r1, r1, r0
 800f5ee:	6021      	streq	r1, [r4, #0]
 800f5f0:	6054      	str	r4, [r2, #4]
 800f5f2:	e7ca      	b.n	800f58a <_free_r+0x22>
 800f5f4:	bd38      	pop	{r3, r4, r5, pc}
 800f5f6:	bf00      	nop
 800f5f8:	2000fc20 	.word	0x2000fc20

0800f5fc <_Balloc>:
 800f5fc:	b570      	push	{r4, r5, r6, lr}
 800f5fe:	69c6      	ldr	r6, [r0, #28]
 800f600:	4604      	mov	r4, r0
 800f602:	460d      	mov	r5, r1
 800f604:	b976      	cbnz	r6, 800f624 <_Balloc+0x28>
 800f606:	2010      	movs	r0, #16
 800f608:	f7fe fa3e 	bl	800da88 <malloc>
 800f60c:	4602      	mov	r2, r0
 800f60e:	61e0      	str	r0, [r4, #28]
 800f610:	b920      	cbnz	r0, 800f61c <_Balloc+0x20>
 800f612:	4b18      	ldr	r3, [pc, #96]	@ (800f674 <_Balloc+0x78>)
 800f614:	4818      	ldr	r0, [pc, #96]	@ (800f678 <_Balloc+0x7c>)
 800f616:	216b      	movs	r1, #107	@ 0x6b
 800f618:	f000 fc16 	bl	800fe48 <__assert_func>
 800f61c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f620:	6006      	str	r6, [r0, #0]
 800f622:	60c6      	str	r6, [r0, #12]
 800f624:	69e6      	ldr	r6, [r4, #28]
 800f626:	68f3      	ldr	r3, [r6, #12]
 800f628:	b183      	cbz	r3, 800f64c <_Balloc+0x50>
 800f62a:	69e3      	ldr	r3, [r4, #28]
 800f62c:	68db      	ldr	r3, [r3, #12]
 800f62e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f632:	b9b8      	cbnz	r0, 800f664 <_Balloc+0x68>
 800f634:	2101      	movs	r1, #1
 800f636:	fa01 f605 	lsl.w	r6, r1, r5
 800f63a:	1d72      	adds	r2, r6, #5
 800f63c:	0092      	lsls	r2, r2, #2
 800f63e:	4620      	mov	r0, r4
 800f640:	f000 fc20 	bl	800fe84 <_calloc_r>
 800f644:	b160      	cbz	r0, 800f660 <_Balloc+0x64>
 800f646:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f64a:	e00e      	b.n	800f66a <_Balloc+0x6e>
 800f64c:	2221      	movs	r2, #33	@ 0x21
 800f64e:	2104      	movs	r1, #4
 800f650:	4620      	mov	r0, r4
 800f652:	f000 fc17 	bl	800fe84 <_calloc_r>
 800f656:	69e3      	ldr	r3, [r4, #28]
 800f658:	60f0      	str	r0, [r6, #12]
 800f65a:	68db      	ldr	r3, [r3, #12]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d1e4      	bne.n	800f62a <_Balloc+0x2e>
 800f660:	2000      	movs	r0, #0
 800f662:	bd70      	pop	{r4, r5, r6, pc}
 800f664:	6802      	ldr	r2, [r0, #0]
 800f666:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f66a:	2300      	movs	r3, #0
 800f66c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f670:	e7f7      	b.n	800f662 <_Balloc+0x66>
 800f672:	bf00      	nop
 800f674:	080105b1 	.word	0x080105b1
 800f678:	08010631 	.word	0x08010631

0800f67c <_Bfree>:
 800f67c:	b570      	push	{r4, r5, r6, lr}
 800f67e:	69c6      	ldr	r6, [r0, #28]
 800f680:	4605      	mov	r5, r0
 800f682:	460c      	mov	r4, r1
 800f684:	b976      	cbnz	r6, 800f6a4 <_Bfree+0x28>
 800f686:	2010      	movs	r0, #16
 800f688:	f7fe f9fe 	bl	800da88 <malloc>
 800f68c:	4602      	mov	r2, r0
 800f68e:	61e8      	str	r0, [r5, #28]
 800f690:	b920      	cbnz	r0, 800f69c <_Bfree+0x20>
 800f692:	4b09      	ldr	r3, [pc, #36]	@ (800f6b8 <_Bfree+0x3c>)
 800f694:	4809      	ldr	r0, [pc, #36]	@ (800f6bc <_Bfree+0x40>)
 800f696:	218f      	movs	r1, #143	@ 0x8f
 800f698:	f000 fbd6 	bl	800fe48 <__assert_func>
 800f69c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f6a0:	6006      	str	r6, [r0, #0]
 800f6a2:	60c6      	str	r6, [r0, #12]
 800f6a4:	b13c      	cbz	r4, 800f6b6 <_Bfree+0x3a>
 800f6a6:	69eb      	ldr	r3, [r5, #28]
 800f6a8:	6862      	ldr	r2, [r4, #4]
 800f6aa:	68db      	ldr	r3, [r3, #12]
 800f6ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f6b0:	6021      	str	r1, [r4, #0]
 800f6b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f6b6:	bd70      	pop	{r4, r5, r6, pc}
 800f6b8:	080105b1 	.word	0x080105b1
 800f6bc:	08010631 	.word	0x08010631

0800f6c0 <__multadd>:
 800f6c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6c4:	690d      	ldr	r5, [r1, #16]
 800f6c6:	4607      	mov	r7, r0
 800f6c8:	460c      	mov	r4, r1
 800f6ca:	461e      	mov	r6, r3
 800f6cc:	f101 0c14 	add.w	ip, r1, #20
 800f6d0:	2000      	movs	r0, #0
 800f6d2:	f8dc 3000 	ldr.w	r3, [ip]
 800f6d6:	b299      	uxth	r1, r3
 800f6d8:	fb02 6101 	mla	r1, r2, r1, r6
 800f6dc:	0c1e      	lsrs	r6, r3, #16
 800f6de:	0c0b      	lsrs	r3, r1, #16
 800f6e0:	fb02 3306 	mla	r3, r2, r6, r3
 800f6e4:	b289      	uxth	r1, r1
 800f6e6:	3001      	adds	r0, #1
 800f6e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f6ec:	4285      	cmp	r5, r0
 800f6ee:	f84c 1b04 	str.w	r1, [ip], #4
 800f6f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f6f6:	dcec      	bgt.n	800f6d2 <__multadd+0x12>
 800f6f8:	b30e      	cbz	r6, 800f73e <__multadd+0x7e>
 800f6fa:	68a3      	ldr	r3, [r4, #8]
 800f6fc:	42ab      	cmp	r3, r5
 800f6fe:	dc19      	bgt.n	800f734 <__multadd+0x74>
 800f700:	6861      	ldr	r1, [r4, #4]
 800f702:	4638      	mov	r0, r7
 800f704:	3101      	adds	r1, #1
 800f706:	f7ff ff79 	bl	800f5fc <_Balloc>
 800f70a:	4680      	mov	r8, r0
 800f70c:	b928      	cbnz	r0, 800f71a <__multadd+0x5a>
 800f70e:	4602      	mov	r2, r0
 800f710:	4b0c      	ldr	r3, [pc, #48]	@ (800f744 <__multadd+0x84>)
 800f712:	480d      	ldr	r0, [pc, #52]	@ (800f748 <__multadd+0x88>)
 800f714:	21ba      	movs	r1, #186	@ 0xba
 800f716:	f000 fb97 	bl	800fe48 <__assert_func>
 800f71a:	6922      	ldr	r2, [r4, #16]
 800f71c:	3202      	adds	r2, #2
 800f71e:	f104 010c 	add.w	r1, r4, #12
 800f722:	0092      	lsls	r2, r2, #2
 800f724:	300c      	adds	r0, #12
 800f726:	f7ff f8b6 	bl	800e896 <memcpy>
 800f72a:	4621      	mov	r1, r4
 800f72c:	4638      	mov	r0, r7
 800f72e:	f7ff ffa5 	bl	800f67c <_Bfree>
 800f732:	4644      	mov	r4, r8
 800f734:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f738:	3501      	adds	r5, #1
 800f73a:	615e      	str	r6, [r3, #20]
 800f73c:	6125      	str	r5, [r4, #16]
 800f73e:	4620      	mov	r0, r4
 800f740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f744:	08010620 	.word	0x08010620
 800f748:	08010631 	.word	0x08010631

0800f74c <__hi0bits>:
 800f74c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f750:	4603      	mov	r3, r0
 800f752:	bf36      	itet	cc
 800f754:	0403      	lslcc	r3, r0, #16
 800f756:	2000      	movcs	r0, #0
 800f758:	2010      	movcc	r0, #16
 800f75a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f75e:	bf3c      	itt	cc
 800f760:	021b      	lslcc	r3, r3, #8
 800f762:	3008      	addcc	r0, #8
 800f764:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f768:	bf3c      	itt	cc
 800f76a:	011b      	lslcc	r3, r3, #4
 800f76c:	3004      	addcc	r0, #4
 800f76e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f772:	bf3c      	itt	cc
 800f774:	009b      	lslcc	r3, r3, #2
 800f776:	3002      	addcc	r0, #2
 800f778:	2b00      	cmp	r3, #0
 800f77a:	db05      	blt.n	800f788 <__hi0bits+0x3c>
 800f77c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f780:	f100 0001 	add.w	r0, r0, #1
 800f784:	bf08      	it	eq
 800f786:	2020      	moveq	r0, #32
 800f788:	4770      	bx	lr

0800f78a <__lo0bits>:
 800f78a:	6803      	ldr	r3, [r0, #0]
 800f78c:	4602      	mov	r2, r0
 800f78e:	f013 0007 	ands.w	r0, r3, #7
 800f792:	d00b      	beq.n	800f7ac <__lo0bits+0x22>
 800f794:	07d9      	lsls	r1, r3, #31
 800f796:	d421      	bmi.n	800f7dc <__lo0bits+0x52>
 800f798:	0798      	lsls	r0, r3, #30
 800f79a:	bf49      	itett	mi
 800f79c:	085b      	lsrmi	r3, r3, #1
 800f79e:	089b      	lsrpl	r3, r3, #2
 800f7a0:	2001      	movmi	r0, #1
 800f7a2:	6013      	strmi	r3, [r2, #0]
 800f7a4:	bf5c      	itt	pl
 800f7a6:	6013      	strpl	r3, [r2, #0]
 800f7a8:	2002      	movpl	r0, #2
 800f7aa:	4770      	bx	lr
 800f7ac:	b299      	uxth	r1, r3
 800f7ae:	b909      	cbnz	r1, 800f7b4 <__lo0bits+0x2a>
 800f7b0:	0c1b      	lsrs	r3, r3, #16
 800f7b2:	2010      	movs	r0, #16
 800f7b4:	b2d9      	uxtb	r1, r3
 800f7b6:	b909      	cbnz	r1, 800f7bc <__lo0bits+0x32>
 800f7b8:	3008      	adds	r0, #8
 800f7ba:	0a1b      	lsrs	r3, r3, #8
 800f7bc:	0719      	lsls	r1, r3, #28
 800f7be:	bf04      	itt	eq
 800f7c0:	091b      	lsreq	r3, r3, #4
 800f7c2:	3004      	addeq	r0, #4
 800f7c4:	0799      	lsls	r1, r3, #30
 800f7c6:	bf04      	itt	eq
 800f7c8:	089b      	lsreq	r3, r3, #2
 800f7ca:	3002      	addeq	r0, #2
 800f7cc:	07d9      	lsls	r1, r3, #31
 800f7ce:	d403      	bmi.n	800f7d8 <__lo0bits+0x4e>
 800f7d0:	085b      	lsrs	r3, r3, #1
 800f7d2:	f100 0001 	add.w	r0, r0, #1
 800f7d6:	d003      	beq.n	800f7e0 <__lo0bits+0x56>
 800f7d8:	6013      	str	r3, [r2, #0]
 800f7da:	4770      	bx	lr
 800f7dc:	2000      	movs	r0, #0
 800f7de:	4770      	bx	lr
 800f7e0:	2020      	movs	r0, #32
 800f7e2:	4770      	bx	lr

0800f7e4 <__i2b>:
 800f7e4:	b510      	push	{r4, lr}
 800f7e6:	460c      	mov	r4, r1
 800f7e8:	2101      	movs	r1, #1
 800f7ea:	f7ff ff07 	bl	800f5fc <_Balloc>
 800f7ee:	4602      	mov	r2, r0
 800f7f0:	b928      	cbnz	r0, 800f7fe <__i2b+0x1a>
 800f7f2:	4b05      	ldr	r3, [pc, #20]	@ (800f808 <__i2b+0x24>)
 800f7f4:	4805      	ldr	r0, [pc, #20]	@ (800f80c <__i2b+0x28>)
 800f7f6:	f240 1145 	movw	r1, #325	@ 0x145
 800f7fa:	f000 fb25 	bl	800fe48 <__assert_func>
 800f7fe:	2301      	movs	r3, #1
 800f800:	6144      	str	r4, [r0, #20]
 800f802:	6103      	str	r3, [r0, #16]
 800f804:	bd10      	pop	{r4, pc}
 800f806:	bf00      	nop
 800f808:	08010620 	.word	0x08010620
 800f80c:	08010631 	.word	0x08010631

0800f810 <__multiply>:
 800f810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f814:	4617      	mov	r7, r2
 800f816:	690a      	ldr	r2, [r1, #16]
 800f818:	693b      	ldr	r3, [r7, #16]
 800f81a:	429a      	cmp	r2, r3
 800f81c:	bfa8      	it	ge
 800f81e:	463b      	movge	r3, r7
 800f820:	4689      	mov	r9, r1
 800f822:	bfa4      	itt	ge
 800f824:	460f      	movge	r7, r1
 800f826:	4699      	movge	r9, r3
 800f828:	693d      	ldr	r5, [r7, #16]
 800f82a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f82e:	68bb      	ldr	r3, [r7, #8]
 800f830:	6879      	ldr	r1, [r7, #4]
 800f832:	eb05 060a 	add.w	r6, r5, sl
 800f836:	42b3      	cmp	r3, r6
 800f838:	b085      	sub	sp, #20
 800f83a:	bfb8      	it	lt
 800f83c:	3101      	addlt	r1, #1
 800f83e:	f7ff fedd 	bl	800f5fc <_Balloc>
 800f842:	b930      	cbnz	r0, 800f852 <__multiply+0x42>
 800f844:	4602      	mov	r2, r0
 800f846:	4b41      	ldr	r3, [pc, #260]	@ (800f94c <__multiply+0x13c>)
 800f848:	4841      	ldr	r0, [pc, #260]	@ (800f950 <__multiply+0x140>)
 800f84a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f84e:	f000 fafb 	bl	800fe48 <__assert_func>
 800f852:	f100 0414 	add.w	r4, r0, #20
 800f856:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f85a:	4623      	mov	r3, r4
 800f85c:	2200      	movs	r2, #0
 800f85e:	4573      	cmp	r3, lr
 800f860:	d320      	bcc.n	800f8a4 <__multiply+0x94>
 800f862:	f107 0814 	add.w	r8, r7, #20
 800f866:	f109 0114 	add.w	r1, r9, #20
 800f86a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f86e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f872:	9302      	str	r3, [sp, #8]
 800f874:	1beb      	subs	r3, r5, r7
 800f876:	3b15      	subs	r3, #21
 800f878:	f023 0303 	bic.w	r3, r3, #3
 800f87c:	3304      	adds	r3, #4
 800f87e:	3715      	adds	r7, #21
 800f880:	42bd      	cmp	r5, r7
 800f882:	bf38      	it	cc
 800f884:	2304      	movcc	r3, #4
 800f886:	9301      	str	r3, [sp, #4]
 800f888:	9b02      	ldr	r3, [sp, #8]
 800f88a:	9103      	str	r1, [sp, #12]
 800f88c:	428b      	cmp	r3, r1
 800f88e:	d80c      	bhi.n	800f8aa <__multiply+0x9a>
 800f890:	2e00      	cmp	r6, #0
 800f892:	dd03      	ble.n	800f89c <__multiply+0x8c>
 800f894:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d055      	beq.n	800f948 <__multiply+0x138>
 800f89c:	6106      	str	r6, [r0, #16]
 800f89e:	b005      	add	sp, #20
 800f8a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8a4:	f843 2b04 	str.w	r2, [r3], #4
 800f8a8:	e7d9      	b.n	800f85e <__multiply+0x4e>
 800f8aa:	f8b1 a000 	ldrh.w	sl, [r1]
 800f8ae:	f1ba 0f00 	cmp.w	sl, #0
 800f8b2:	d01f      	beq.n	800f8f4 <__multiply+0xe4>
 800f8b4:	46c4      	mov	ip, r8
 800f8b6:	46a1      	mov	r9, r4
 800f8b8:	2700      	movs	r7, #0
 800f8ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f8be:	f8d9 3000 	ldr.w	r3, [r9]
 800f8c2:	fa1f fb82 	uxth.w	fp, r2
 800f8c6:	b29b      	uxth	r3, r3
 800f8c8:	fb0a 330b 	mla	r3, sl, fp, r3
 800f8cc:	443b      	add	r3, r7
 800f8ce:	f8d9 7000 	ldr.w	r7, [r9]
 800f8d2:	0c12      	lsrs	r2, r2, #16
 800f8d4:	0c3f      	lsrs	r7, r7, #16
 800f8d6:	fb0a 7202 	mla	r2, sl, r2, r7
 800f8da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f8de:	b29b      	uxth	r3, r3
 800f8e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f8e4:	4565      	cmp	r5, ip
 800f8e6:	f849 3b04 	str.w	r3, [r9], #4
 800f8ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f8ee:	d8e4      	bhi.n	800f8ba <__multiply+0xaa>
 800f8f0:	9b01      	ldr	r3, [sp, #4]
 800f8f2:	50e7      	str	r7, [r4, r3]
 800f8f4:	9b03      	ldr	r3, [sp, #12]
 800f8f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f8fa:	3104      	adds	r1, #4
 800f8fc:	f1b9 0f00 	cmp.w	r9, #0
 800f900:	d020      	beq.n	800f944 <__multiply+0x134>
 800f902:	6823      	ldr	r3, [r4, #0]
 800f904:	4647      	mov	r7, r8
 800f906:	46a4      	mov	ip, r4
 800f908:	f04f 0a00 	mov.w	sl, #0
 800f90c:	f8b7 b000 	ldrh.w	fp, [r7]
 800f910:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f914:	fb09 220b 	mla	r2, r9, fp, r2
 800f918:	4452      	add	r2, sl
 800f91a:	b29b      	uxth	r3, r3
 800f91c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f920:	f84c 3b04 	str.w	r3, [ip], #4
 800f924:	f857 3b04 	ldr.w	r3, [r7], #4
 800f928:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f92c:	f8bc 3000 	ldrh.w	r3, [ip]
 800f930:	fb09 330a 	mla	r3, r9, sl, r3
 800f934:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f938:	42bd      	cmp	r5, r7
 800f93a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f93e:	d8e5      	bhi.n	800f90c <__multiply+0xfc>
 800f940:	9a01      	ldr	r2, [sp, #4]
 800f942:	50a3      	str	r3, [r4, r2]
 800f944:	3404      	adds	r4, #4
 800f946:	e79f      	b.n	800f888 <__multiply+0x78>
 800f948:	3e01      	subs	r6, #1
 800f94a:	e7a1      	b.n	800f890 <__multiply+0x80>
 800f94c:	08010620 	.word	0x08010620
 800f950:	08010631 	.word	0x08010631

0800f954 <__pow5mult>:
 800f954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f958:	4615      	mov	r5, r2
 800f95a:	f012 0203 	ands.w	r2, r2, #3
 800f95e:	4607      	mov	r7, r0
 800f960:	460e      	mov	r6, r1
 800f962:	d007      	beq.n	800f974 <__pow5mult+0x20>
 800f964:	4c25      	ldr	r4, [pc, #148]	@ (800f9fc <__pow5mult+0xa8>)
 800f966:	3a01      	subs	r2, #1
 800f968:	2300      	movs	r3, #0
 800f96a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f96e:	f7ff fea7 	bl	800f6c0 <__multadd>
 800f972:	4606      	mov	r6, r0
 800f974:	10ad      	asrs	r5, r5, #2
 800f976:	d03d      	beq.n	800f9f4 <__pow5mult+0xa0>
 800f978:	69fc      	ldr	r4, [r7, #28]
 800f97a:	b97c      	cbnz	r4, 800f99c <__pow5mult+0x48>
 800f97c:	2010      	movs	r0, #16
 800f97e:	f7fe f883 	bl	800da88 <malloc>
 800f982:	4602      	mov	r2, r0
 800f984:	61f8      	str	r0, [r7, #28]
 800f986:	b928      	cbnz	r0, 800f994 <__pow5mult+0x40>
 800f988:	4b1d      	ldr	r3, [pc, #116]	@ (800fa00 <__pow5mult+0xac>)
 800f98a:	481e      	ldr	r0, [pc, #120]	@ (800fa04 <__pow5mult+0xb0>)
 800f98c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f990:	f000 fa5a 	bl	800fe48 <__assert_func>
 800f994:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f998:	6004      	str	r4, [r0, #0]
 800f99a:	60c4      	str	r4, [r0, #12]
 800f99c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f9a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f9a4:	b94c      	cbnz	r4, 800f9ba <__pow5mult+0x66>
 800f9a6:	f240 2171 	movw	r1, #625	@ 0x271
 800f9aa:	4638      	mov	r0, r7
 800f9ac:	f7ff ff1a 	bl	800f7e4 <__i2b>
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f9b6:	4604      	mov	r4, r0
 800f9b8:	6003      	str	r3, [r0, #0]
 800f9ba:	f04f 0900 	mov.w	r9, #0
 800f9be:	07eb      	lsls	r3, r5, #31
 800f9c0:	d50a      	bpl.n	800f9d8 <__pow5mult+0x84>
 800f9c2:	4631      	mov	r1, r6
 800f9c4:	4622      	mov	r2, r4
 800f9c6:	4638      	mov	r0, r7
 800f9c8:	f7ff ff22 	bl	800f810 <__multiply>
 800f9cc:	4631      	mov	r1, r6
 800f9ce:	4680      	mov	r8, r0
 800f9d0:	4638      	mov	r0, r7
 800f9d2:	f7ff fe53 	bl	800f67c <_Bfree>
 800f9d6:	4646      	mov	r6, r8
 800f9d8:	106d      	asrs	r5, r5, #1
 800f9da:	d00b      	beq.n	800f9f4 <__pow5mult+0xa0>
 800f9dc:	6820      	ldr	r0, [r4, #0]
 800f9de:	b938      	cbnz	r0, 800f9f0 <__pow5mult+0x9c>
 800f9e0:	4622      	mov	r2, r4
 800f9e2:	4621      	mov	r1, r4
 800f9e4:	4638      	mov	r0, r7
 800f9e6:	f7ff ff13 	bl	800f810 <__multiply>
 800f9ea:	6020      	str	r0, [r4, #0]
 800f9ec:	f8c0 9000 	str.w	r9, [r0]
 800f9f0:	4604      	mov	r4, r0
 800f9f2:	e7e4      	b.n	800f9be <__pow5mult+0x6a>
 800f9f4:	4630      	mov	r0, r6
 800f9f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9fa:	bf00      	nop
 800f9fc:	080106e4 	.word	0x080106e4
 800fa00:	080105b1 	.word	0x080105b1
 800fa04:	08010631 	.word	0x08010631

0800fa08 <__lshift>:
 800fa08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa0c:	460c      	mov	r4, r1
 800fa0e:	6849      	ldr	r1, [r1, #4]
 800fa10:	6923      	ldr	r3, [r4, #16]
 800fa12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fa16:	68a3      	ldr	r3, [r4, #8]
 800fa18:	4607      	mov	r7, r0
 800fa1a:	4691      	mov	r9, r2
 800fa1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fa20:	f108 0601 	add.w	r6, r8, #1
 800fa24:	42b3      	cmp	r3, r6
 800fa26:	db0b      	blt.n	800fa40 <__lshift+0x38>
 800fa28:	4638      	mov	r0, r7
 800fa2a:	f7ff fde7 	bl	800f5fc <_Balloc>
 800fa2e:	4605      	mov	r5, r0
 800fa30:	b948      	cbnz	r0, 800fa46 <__lshift+0x3e>
 800fa32:	4602      	mov	r2, r0
 800fa34:	4b28      	ldr	r3, [pc, #160]	@ (800fad8 <__lshift+0xd0>)
 800fa36:	4829      	ldr	r0, [pc, #164]	@ (800fadc <__lshift+0xd4>)
 800fa38:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fa3c:	f000 fa04 	bl	800fe48 <__assert_func>
 800fa40:	3101      	adds	r1, #1
 800fa42:	005b      	lsls	r3, r3, #1
 800fa44:	e7ee      	b.n	800fa24 <__lshift+0x1c>
 800fa46:	2300      	movs	r3, #0
 800fa48:	f100 0114 	add.w	r1, r0, #20
 800fa4c:	f100 0210 	add.w	r2, r0, #16
 800fa50:	4618      	mov	r0, r3
 800fa52:	4553      	cmp	r3, sl
 800fa54:	db33      	blt.n	800fabe <__lshift+0xb6>
 800fa56:	6920      	ldr	r0, [r4, #16]
 800fa58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fa5c:	f104 0314 	add.w	r3, r4, #20
 800fa60:	f019 091f 	ands.w	r9, r9, #31
 800fa64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fa68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fa6c:	d02b      	beq.n	800fac6 <__lshift+0xbe>
 800fa6e:	f1c9 0e20 	rsb	lr, r9, #32
 800fa72:	468a      	mov	sl, r1
 800fa74:	2200      	movs	r2, #0
 800fa76:	6818      	ldr	r0, [r3, #0]
 800fa78:	fa00 f009 	lsl.w	r0, r0, r9
 800fa7c:	4310      	orrs	r0, r2
 800fa7e:	f84a 0b04 	str.w	r0, [sl], #4
 800fa82:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa86:	459c      	cmp	ip, r3
 800fa88:	fa22 f20e 	lsr.w	r2, r2, lr
 800fa8c:	d8f3      	bhi.n	800fa76 <__lshift+0x6e>
 800fa8e:	ebac 0304 	sub.w	r3, ip, r4
 800fa92:	3b15      	subs	r3, #21
 800fa94:	f023 0303 	bic.w	r3, r3, #3
 800fa98:	3304      	adds	r3, #4
 800fa9a:	f104 0015 	add.w	r0, r4, #21
 800fa9e:	4560      	cmp	r0, ip
 800faa0:	bf88      	it	hi
 800faa2:	2304      	movhi	r3, #4
 800faa4:	50ca      	str	r2, [r1, r3]
 800faa6:	b10a      	cbz	r2, 800faac <__lshift+0xa4>
 800faa8:	f108 0602 	add.w	r6, r8, #2
 800faac:	3e01      	subs	r6, #1
 800faae:	4638      	mov	r0, r7
 800fab0:	612e      	str	r6, [r5, #16]
 800fab2:	4621      	mov	r1, r4
 800fab4:	f7ff fde2 	bl	800f67c <_Bfree>
 800fab8:	4628      	mov	r0, r5
 800faba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fabe:	f842 0f04 	str.w	r0, [r2, #4]!
 800fac2:	3301      	adds	r3, #1
 800fac4:	e7c5      	b.n	800fa52 <__lshift+0x4a>
 800fac6:	3904      	subs	r1, #4
 800fac8:	f853 2b04 	ldr.w	r2, [r3], #4
 800facc:	f841 2f04 	str.w	r2, [r1, #4]!
 800fad0:	459c      	cmp	ip, r3
 800fad2:	d8f9      	bhi.n	800fac8 <__lshift+0xc0>
 800fad4:	e7ea      	b.n	800faac <__lshift+0xa4>
 800fad6:	bf00      	nop
 800fad8:	08010620 	.word	0x08010620
 800fadc:	08010631 	.word	0x08010631

0800fae0 <__mcmp>:
 800fae0:	690a      	ldr	r2, [r1, #16]
 800fae2:	4603      	mov	r3, r0
 800fae4:	6900      	ldr	r0, [r0, #16]
 800fae6:	1a80      	subs	r0, r0, r2
 800fae8:	b530      	push	{r4, r5, lr}
 800faea:	d10e      	bne.n	800fb0a <__mcmp+0x2a>
 800faec:	3314      	adds	r3, #20
 800faee:	3114      	adds	r1, #20
 800faf0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800faf4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800faf8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fafc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fb00:	4295      	cmp	r5, r2
 800fb02:	d003      	beq.n	800fb0c <__mcmp+0x2c>
 800fb04:	d205      	bcs.n	800fb12 <__mcmp+0x32>
 800fb06:	f04f 30ff 	mov.w	r0, #4294967295
 800fb0a:	bd30      	pop	{r4, r5, pc}
 800fb0c:	42a3      	cmp	r3, r4
 800fb0e:	d3f3      	bcc.n	800faf8 <__mcmp+0x18>
 800fb10:	e7fb      	b.n	800fb0a <__mcmp+0x2a>
 800fb12:	2001      	movs	r0, #1
 800fb14:	e7f9      	b.n	800fb0a <__mcmp+0x2a>
	...

0800fb18 <__mdiff>:
 800fb18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb1c:	4689      	mov	r9, r1
 800fb1e:	4606      	mov	r6, r0
 800fb20:	4611      	mov	r1, r2
 800fb22:	4648      	mov	r0, r9
 800fb24:	4614      	mov	r4, r2
 800fb26:	f7ff ffdb 	bl	800fae0 <__mcmp>
 800fb2a:	1e05      	subs	r5, r0, #0
 800fb2c:	d112      	bne.n	800fb54 <__mdiff+0x3c>
 800fb2e:	4629      	mov	r1, r5
 800fb30:	4630      	mov	r0, r6
 800fb32:	f7ff fd63 	bl	800f5fc <_Balloc>
 800fb36:	4602      	mov	r2, r0
 800fb38:	b928      	cbnz	r0, 800fb46 <__mdiff+0x2e>
 800fb3a:	4b3f      	ldr	r3, [pc, #252]	@ (800fc38 <__mdiff+0x120>)
 800fb3c:	f240 2137 	movw	r1, #567	@ 0x237
 800fb40:	483e      	ldr	r0, [pc, #248]	@ (800fc3c <__mdiff+0x124>)
 800fb42:	f000 f981 	bl	800fe48 <__assert_func>
 800fb46:	2301      	movs	r3, #1
 800fb48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fb4c:	4610      	mov	r0, r2
 800fb4e:	b003      	add	sp, #12
 800fb50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb54:	bfbc      	itt	lt
 800fb56:	464b      	movlt	r3, r9
 800fb58:	46a1      	movlt	r9, r4
 800fb5a:	4630      	mov	r0, r6
 800fb5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fb60:	bfba      	itte	lt
 800fb62:	461c      	movlt	r4, r3
 800fb64:	2501      	movlt	r5, #1
 800fb66:	2500      	movge	r5, #0
 800fb68:	f7ff fd48 	bl	800f5fc <_Balloc>
 800fb6c:	4602      	mov	r2, r0
 800fb6e:	b918      	cbnz	r0, 800fb78 <__mdiff+0x60>
 800fb70:	4b31      	ldr	r3, [pc, #196]	@ (800fc38 <__mdiff+0x120>)
 800fb72:	f240 2145 	movw	r1, #581	@ 0x245
 800fb76:	e7e3      	b.n	800fb40 <__mdiff+0x28>
 800fb78:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fb7c:	6926      	ldr	r6, [r4, #16]
 800fb7e:	60c5      	str	r5, [r0, #12]
 800fb80:	f109 0310 	add.w	r3, r9, #16
 800fb84:	f109 0514 	add.w	r5, r9, #20
 800fb88:	f104 0e14 	add.w	lr, r4, #20
 800fb8c:	f100 0b14 	add.w	fp, r0, #20
 800fb90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fb94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fb98:	9301      	str	r3, [sp, #4]
 800fb9a:	46d9      	mov	r9, fp
 800fb9c:	f04f 0c00 	mov.w	ip, #0
 800fba0:	9b01      	ldr	r3, [sp, #4]
 800fba2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fba6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fbaa:	9301      	str	r3, [sp, #4]
 800fbac:	fa1f f38a 	uxth.w	r3, sl
 800fbb0:	4619      	mov	r1, r3
 800fbb2:	b283      	uxth	r3, r0
 800fbb4:	1acb      	subs	r3, r1, r3
 800fbb6:	0c00      	lsrs	r0, r0, #16
 800fbb8:	4463      	add	r3, ip
 800fbba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fbbe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fbc2:	b29b      	uxth	r3, r3
 800fbc4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fbc8:	4576      	cmp	r6, lr
 800fbca:	f849 3b04 	str.w	r3, [r9], #4
 800fbce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fbd2:	d8e5      	bhi.n	800fba0 <__mdiff+0x88>
 800fbd4:	1b33      	subs	r3, r6, r4
 800fbd6:	3b15      	subs	r3, #21
 800fbd8:	f023 0303 	bic.w	r3, r3, #3
 800fbdc:	3415      	adds	r4, #21
 800fbde:	3304      	adds	r3, #4
 800fbe0:	42a6      	cmp	r6, r4
 800fbe2:	bf38      	it	cc
 800fbe4:	2304      	movcc	r3, #4
 800fbe6:	441d      	add	r5, r3
 800fbe8:	445b      	add	r3, fp
 800fbea:	461e      	mov	r6, r3
 800fbec:	462c      	mov	r4, r5
 800fbee:	4544      	cmp	r4, r8
 800fbf0:	d30e      	bcc.n	800fc10 <__mdiff+0xf8>
 800fbf2:	f108 0103 	add.w	r1, r8, #3
 800fbf6:	1b49      	subs	r1, r1, r5
 800fbf8:	f021 0103 	bic.w	r1, r1, #3
 800fbfc:	3d03      	subs	r5, #3
 800fbfe:	45a8      	cmp	r8, r5
 800fc00:	bf38      	it	cc
 800fc02:	2100      	movcc	r1, #0
 800fc04:	440b      	add	r3, r1
 800fc06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fc0a:	b191      	cbz	r1, 800fc32 <__mdiff+0x11a>
 800fc0c:	6117      	str	r7, [r2, #16]
 800fc0e:	e79d      	b.n	800fb4c <__mdiff+0x34>
 800fc10:	f854 1b04 	ldr.w	r1, [r4], #4
 800fc14:	46e6      	mov	lr, ip
 800fc16:	0c08      	lsrs	r0, r1, #16
 800fc18:	fa1c fc81 	uxtah	ip, ip, r1
 800fc1c:	4471      	add	r1, lr
 800fc1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fc22:	b289      	uxth	r1, r1
 800fc24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fc28:	f846 1b04 	str.w	r1, [r6], #4
 800fc2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fc30:	e7dd      	b.n	800fbee <__mdiff+0xd6>
 800fc32:	3f01      	subs	r7, #1
 800fc34:	e7e7      	b.n	800fc06 <__mdiff+0xee>
 800fc36:	bf00      	nop
 800fc38:	08010620 	.word	0x08010620
 800fc3c:	08010631 	.word	0x08010631

0800fc40 <__d2b>:
 800fc40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fc44:	460f      	mov	r7, r1
 800fc46:	2101      	movs	r1, #1
 800fc48:	ec59 8b10 	vmov	r8, r9, d0
 800fc4c:	4616      	mov	r6, r2
 800fc4e:	f7ff fcd5 	bl	800f5fc <_Balloc>
 800fc52:	4604      	mov	r4, r0
 800fc54:	b930      	cbnz	r0, 800fc64 <__d2b+0x24>
 800fc56:	4602      	mov	r2, r0
 800fc58:	4b23      	ldr	r3, [pc, #140]	@ (800fce8 <__d2b+0xa8>)
 800fc5a:	4824      	ldr	r0, [pc, #144]	@ (800fcec <__d2b+0xac>)
 800fc5c:	f240 310f 	movw	r1, #783	@ 0x30f
 800fc60:	f000 f8f2 	bl	800fe48 <__assert_func>
 800fc64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fc68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fc6c:	b10d      	cbz	r5, 800fc72 <__d2b+0x32>
 800fc6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fc72:	9301      	str	r3, [sp, #4]
 800fc74:	f1b8 0300 	subs.w	r3, r8, #0
 800fc78:	d023      	beq.n	800fcc2 <__d2b+0x82>
 800fc7a:	4668      	mov	r0, sp
 800fc7c:	9300      	str	r3, [sp, #0]
 800fc7e:	f7ff fd84 	bl	800f78a <__lo0bits>
 800fc82:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fc86:	b1d0      	cbz	r0, 800fcbe <__d2b+0x7e>
 800fc88:	f1c0 0320 	rsb	r3, r0, #32
 800fc8c:	fa02 f303 	lsl.w	r3, r2, r3
 800fc90:	430b      	orrs	r3, r1
 800fc92:	40c2      	lsrs	r2, r0
 800fc94:	6163      	str	r3, [r4, #20]
 800fc96:	9201      	str	r2, [sp, #4]
 800fc98:	9b01      	ldr	r3, [sp, #4]
 800fc9a:	61a3      	str	r3, [r4, #24]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	bf0c      	ite	eq
 800fca0:	2201      	moveq	r2, #1
 800fca2:	2202      	movne	r2, #2
 800fca4:	6122      	str	r2, [r4, #16]
 800fca6:	b1a5      	cbz	r5, 800fcd2 <__d2b+0x92>
 800fca8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fcac:	4405      	add	r5, r0
 800fcae:	603d      	str	r5, [r7, #0]
 800fcb0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fcb4:	6030      	str	r0, [r6, #0]
 800fcb6:	4620      	mov	r0, r4
 800fcb8:	b003      	add	sp, #12
 800fcba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fcbe:	6161      	str	r1, [r4, #20]
 800fcc0:	e7ea      	b.n	800fc98 <__d2b+0x58>
 800fcc2:	a801      	add	r0, sp, #4
 800fcc4:	f7ff fd61 	bl	800f78a <__lo0bits>
 800fcc8:	9b01      	ldr	r3, [sp, #4]
 800fcca:	6163      	str	r3, [r4, #20]
 800fccc:	3020      	adds	r0, #32
 800fcce:	2201      	movs	r2, #1
 800fcd0:	e7e8      	b.n	800fca4 <__d2b+0x64>
 800fcd2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fcd6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fcda:	6038      	str	r0, [r7, #0]
 800fcdc:	6918      	ldr	r0, [r3, #16]
 800fcde:	f7ff fd35 	bl	800f74c <__hi0bits>
 800fce2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fce6:	e7e5      	b.n	800fcb4 <__d2b+0x74>
 800fce8:	08010620 	.word	0x08010620
 800fcec:	08010631 	.word	0x08010631

0800fcf0 <__sflush_r>:
 800fcf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fcf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcf8:	0716      	lsls	r6, r2, #28
 800fcfa:	4605      	mov	r5, r0
 800fcfc:	460c      	mov	r4, r1
 800fcfe:	d454      	bmi.n	800fdaa <__sflush_r+0xba>
 800fd00:	684b      	ldr	r3, [r1, #4]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	dc02      	bgt.n	800fd0c <__sflush_r+0x1c>
 800fd06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	dd48      	ble.n	800fd9e <__sflush_r+0xae>
 800fd0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd0e:	2e00      	cmp	r6, #0
 800fd10:	d045      	beq.n	800fd9e <__sflush_r+0xae>
 800fd12:	2300      	movs	r3, #0
 800fd14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fd18:	682f      	ldr	r7, [r5, #0]
 800fd1a:	6a21      	ldr	r1, [r4, #32]
 800fd1c:	602b      	str	r3, [r5, #0]
 800fd1e:	d030      	beq.n	800fd82 <__sflush_r+0x92>
 800fd20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fd22:	89a3      	ldrh	r3, [r4, #12]
 800fd24:	0759      	lsls	r1, r3, #29
 800fd26:	d505      	bpl.n	800fd34 <__sflush_r+0x44>
 800fd28:	6863      	ldr	r3, [r4, #4]
 800fd2a:	1ad2      	subs	r2, r2, r3
 800fd2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fd2e:	b10b      	cbz	r3, 800fd34 <__sflush_r+0x44>
 800fd30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fd32:	1ad2      	subs	r2, r2, r3
 800fd34:	2300      	movs	r3, #0
 800fd36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd38:	6a21      	ldr	r1, [r4, #32]
 800fd3a:	4628      	mov	r0, r5
 800fd3c:	47b0      	blx	r6
 800fd3e:	1c43      	adds	r3, r0, #1
 800fd40:	89a3      	ldrh	r3, [r4, #12]
 800fd42:	d106      	bne.n	800fd52 <__sflush_r+0x62>
 800fd44:	6829      	ldr	r1, [r5, #0]
 800fd46:	291d      	cmp	r1, #29
 800fd48:	d82b      	bhi.n	800fda2 <__sflush_r+0xb2>
 800fd4a:	4a2a      	ldr	r2, [pc, #168]	@ (800fdf4 <__sflush_r+0x104>)
 800fd4c:	40ca      	lsrs	r2, r1
 800fd4e:	07d6      	lsls	r6, r2, #31
 800fd50:	d527      	bpl.n	800fda2 <__sflush_r+0xb2>
 800fd52:	2200      	movs	r2, #0
 800fd54:	6062      	str	r2, [r4, #4]
 800fd56:	04d9      	lsls	r1, r3, #19
 800fd58:	6922      	ldr	r2, [r4, #16]
 800fd5a:	6022      	str	r2, [r4, #0]
 800fd5c:	d504      	bpl.n	800fd68 <__sflush_r+0x78>
 800fd5e:	1c42      	adds	r2, r0, #1
 800fd60:	d101      	bne.n	800fd66 <__sflush_r+0x76>
 800fd62:	682b      	ldr	r3, [r5, #0]
 800fd64:	b903      	cbnz	r3, 800fd68 <__sflush_r+0x78>
 800fd66:	6560      	str	r0, [r4, #84]	@ 0x54
 800fd68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fd6a:	602f      	str	r7, [r5, #0]
 800fd6c:	b1b9      	cbz	r1, 800fd9e <__sflush_r+0xae>
 800fd6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fd72:	4299      	cmp	r1, r3
 800fd74:	d002      	beq.n	800fd7c <__sflush_r+0x8c>
 800fd76:	4628      	mov	r0, r5
 800fd78:	f7ff fbf6 	bl	800f568 <_free_r>
 800fd7c:	2300      	movs	r3, #0
 800fd7e:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd80:	e00d      	b.n	800fd9e <__sflush_r+0xae>
 800fd82:	2301      	movs	r3, #1
 800fd84:	4628      	mov	r0, r5
 800fd86:	47b0      	blx	r6
 800fd88:	4602      	mov	r2, r0
 800fd8a:	1c50      	adds	r0, r2, #1
 800fd8c:	d1c9      	bne.n	800fd22 <__sflush_r+0x32>
 800fd8e:	682b      	ldr	r3, [r5, #0]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d0c6      	beq.n	800fd22 <__sflush_r+0x32>
 800fd94:	2b1d      	cmp	r3, #29
 800fd96:	d001      	beq.n	800fd9c <__sflush_r+0xac>
 800fd98:	2b16      	cmp	r3, #22
 800fd9a:	d11e      	bne.n	800fdda <__sflush_r+0xea>
 800fd9c:	602f      	str	r7, [r5, #0]
 800fd9e:	2000      	movs	r0, #0
 800fda0:	e022      	b.n	800fde8 <__sflush_r+0xf8>
 800fda2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fda6:	b21b      	sxth	r3, r3
 800fda8:	e01b      	b.n	800fde2 <__sflush_r+0xf2>
 800fdaa:	690f      	ldr	r7, [r1, #16]
 800fdac:	2f00      	cmp	r7, #0
 800fdae:	d0f6      	beq.n	800fd9e <__sflush_r+0xae>
 800fdb0:	0793      	lsls	r3, r2, #30
 800fdb2:	680e      	ldr	r6, [r1, #0]
 800fdb4:	bf08      	it	eq
 800fdb6:	694b      	ldreq	r3, [r1, #20]
 800fdb8:	600f      	str	r7, [r1, #0]
 800fdba:	bf18      	it	ne
 800fdbc:	2300      	movne	r3, #0
 800fdbe:	eba6 0807 	sub.w	r8, r6, r7
 800fdc2:	608b      	str	r3, [r1, #8]
 800fdc4:	f1b8 0f00 	cmp.w	r8, #0
 800fdc8:	dde9      	ble.n	800fd9e <__sflush_r+0xae>
 800fdca:	6a21      	ldr	r1, [r4, #32]
 800fdcc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fdce:	4643      	mov	r3, r8
 800fdd0:	463a      	mov	r2, r7
 800fdd2:	4628      	mov	r0, r5
 800fdd4:	47b0      	blx	r6
 800fdd6:	2800      	cmp	r0, #0
 800fdd8:	dc08      	bgt.n	800fdec <__sflush_r+0xfc>
 800fdda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fdde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fde2:	81a3      	strh	r3, [r4, #12]
 800fde4:	f04f 30ff 	mov.w	r0, #4294967295
 800fde8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdec:	4407      	add	r7, r0
 800fdee:	eba8 0800 	sub.w	r8, r8, r0
 800fdf2:	e7e7      	b.n	800fdc4 <__sflush_r+0xd4>
 800fdf4:	20400001 	.word	0x20400001

0800fdf8 <_fflush_r>:
 800fdf8:	b538      	push	{r3, r4, r5, lr}
 800fdfa:	690b      	ldr	r3, [r1, #16]
 800fdfc:	4605      	mov	r5, r0
 800fdfe:	460c      	mov	r4, r1
 800fe00:	b913      	cbnz	r3, 800fe08 <_fflush_r+0x10>
 800fe02:	2500      	movs	r5, #0
 800fe04:	4628      	mov	r0, r5
 800fe06:	bd38      	pop	{r3, r4, r5, pc}
 800fe08:	b118      	cbz	r0, 800fe12 <_fflush_r+0x1a>
 800fe0a:	6a03      	ldr	r3, [r0, #32]
 800fe0c:	b90b      	cbnz	r3, 800fe12 <_fflush_r+0x1a>
 800fe0e:	f7fe fbdb 	bl	800e5c8 <__sinit>
 800fe12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d0f3      	beq.n	800fe02 <_fflush_r+0xa>
 800fe1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fe1c:	07d0      	lsls	r0, r2, #31
 800fe1e:	d404      	bmi.n	800fe2a <_fflush_r+0x32>
 800fe20:	0599      	lsls	r1, r3, #22
 800fe22:	d402      	bmi.n	800fe2a <_fflush_r+0x32>
 800fe24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe26:	f7fe fd34 	bl	800e892 <__retarget_lock_acquire_recursive>
 800fe2a:	4628      	mov	r0, r5
 800fe2c:	4621      	mov	r1, r4
 800fe2e:	f7ff ff5f 	bl	800fcf0 <__sflush_r>
 800fe32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe34:	07da      	lsls	r2, r3, #31
 800fe36:	4605      	mov	r5, r0
 800fe38:	d4e4      	bmi.n	800fe04 <_fflush_r+0xc>
 800fe3a:	89a3      	ldrh	r3, [r4, #12]
 800fe3c:	059b      	lsls	r3, r3, #22
 800fe3e:	d4e1      	bmi.n	800fe04 <_fflush_r+0xc>
 800fe40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe42:	f7fe fd27 	bl	800e894 <__retarget_lock_release_recursive>
 800fe46:	e7dd      	b.n	800fe04 <_fflush_r+0xc>

0800fe48 <__assert_func>:
 800fe48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe4a:	4614      	mov	r4, r2
 800fe4c:	461a      	mov	r2, r3
 800fe4e:	4b09      	ldr	r3, [pc, #36]	@ (800fe74 <__assert_func+0x2c>)
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	4605      	mov	r5, r0
 800fe54:	68d8      	ldr	r0, [r3, #12]
 800fe56:	b14c      	cbz	r4, 800fe6c <__assert_func+0x24>
 800fe58:	4b07      	ldr	r3, [pc, #28]	@ (800fe78 <__assert_func+0x30>)
 800fe5a:	9100      	str	r1, [sp, #0]
 800fe5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fe60:	4906      	ldr	r1, [pc, #24]	@ (800fe7c <__assert_func+0x34>)
 800fe62:	462b      	mov	r3, r5
 800fe64:	f000 f842 	bl	800feec <fiprintf>
 800fe68:	f000 f852 	bl	800ff10 <abort>
 800fe6c:	4b04      	ldr	r3, [pc, #16]	@ (800fe80 <__assert_func+0x38>)
 800fe6e:	461c      	mov	r4, r3
 800fe70:	e7f3      	b.n	800fe5a <__assert_func+0x12>
 800fe72:	bf00      	nop
 800fe74:	2000011c 	.word	0x2000011c
 800fe78:	08010694 	.word	0x08010694
 800fe7c:	080106a1 	.word	0x080106a1
 800fe80:	080106cf 	.word	0x080106cf

0800fe84 <_calloc_r>:
 800fe84:	b570      	push	{r4, r5, r6, lr}
 800fe86:	fba1 5402 	umull	r5, r4, r1, r2
 800fe8a:	b934      	cbnz	r4, 800fe9a <_calloc_r+0x16>
 800fe8c:	4629      	mov	r1, r5
 800fe8e:	f7fd fe2d 	bl	800daec <_malloc_r>
 800fe92:	4606      	mov	r6, r0
 800fe94:	b928      	cbnz	r0, 800fea2 <_calloc_r+0x1e>
 800fe96:	4630      	mov	r0, r6
 800fe98:	bd70      	pop	{r4, r5, r6, pc}
 800fe9a:	220c      	movs	r2, #12
 800fe9c:	6002      	str	r2, [r0, #0]
 800fe9e:	2600      	movs	r6, #0
 800fea0:	e7f9      	b.n	800fe96 <_calloc_r+0x12>
 800fea2:	462a      	mov	r2, r5
 800fea4:	4621      	mov	r1, r4
 800fea6:	f7fe fc08 	bl	800e6ba <memset>
 800feaa:	e7f4      	b.n	800fe96 <_calloc_r+0x12>

0800feac <__ascii_mbtowc>:
 800feac:	b082      	sub	sp, #8
 800feae:	b901      	cbnz	r1, 800feb2 <__ascii_mbtowc+0x6>
 800feb0:	a901      	add	r1, sp, #4
 800feb2:	b142      	cbz	r2, 800fec6 <__ascii_mbtowc+0x1a>
 800feb4:	b14b      	cbz	r3, 800feca <__ascii_mbtowc+0x1e>
 800feb6:	7813      	ldrb	r3, [r2, #0]
 800feb8:	600b      	str	r3, [r1, #0]
 800feba:	7812      	ldrb	r2, [r2, #0]
 800febc:	1e10      	subs	r0, r2, #0
 800febe:	bf18      	it	ne
 800fec0:	2001      	movne	r0, #1
 800fec2:	b002      	add	sp, #8
 800fec4:	4770      	bx	lr
 800fec6:	4610      	mov	r0, r2
 800fec8:	e7fb      	b.n	800fec2 <__ascii_mbtowc+0x16>
 800feca:	f06f 0001 	mvn.w	r0, #1
 800fece:	e7f8      	b.n	800fec2 <__ascii_mbtowc+0x16>

0800fed0 <__ascii_wctomb>:
 800fed0:	4603      	mov	r3, r0
 800fed2:	4608      	mov	r0, r1
 800fed4:	b141      	cbz	r1, 800fee8 <__ascii_wctomb+0x18>
 800fed6:	2aff      	cmp	r2, #255	@ 0xff
 800fed8:	d904      	bls.n	800fee4 <__ascii_wctomb+0x14>
 800feda:	228a      	movs	r2, #138	@ 0x8a
 800fedc:	601a      	str	r2, [r3, #0]
 800fede:	f04f 30ff 	mov.w	r0, #4294967295
 800fee2:	4770      	bx	lr
 800fee4:	700a      	strb	r2, [r1, #0]
 800fee6:	2001      	movs	r0, #1
 800fee8:	4770      	bx	lr
	...

0800feec <fiprintf>:
 800feec:	b40e      	push	{r1, r2, r3}
 800feee:	b503      	push	{r0, r1, lr}
 800fef0:	4601      	mov	r1, r0
 800fef2:	ab03      	add	r3, sp, #12
 800fef4:	4805      	ldr	r0, [pc, #20]	@ (800ff0c <fiprintf+0x20>)
 800fef6:	f853 2b04 	ldr.w	r2, [r3], #4
 800fefa:	6800      	ldr	r0, [r0, #0]
 800fefc:	9301      	str	r3, [sp, #4]
 800fefe:	f000 f837 	bl	800ff70 <_vfiprintf_r>
 800ff02:	b002      	add	sp, #8
 800ff04:	f85d eb04 	ldr.w	lr, [sp], #4
 800ff08:	b003      	add	sp, #12
 800ff0a:	4770      	bx	lr
 800ff0c:	2000011c 	.word	0x2000011c

0800ff10 <abort>:
 800ff10:	b508      	push	{r3, lr}
 800ff12:	2006      	movs	r0, #6
 800ff14:	f000 fa00 	bl	8010318 <raise>
 800ff18:	2001      	movs	r0, #1
 800ff1a:	f7f1 fe19 	bl	8001b50 <_exit>

0800ff1e <__sfputc_r>:
 800ff1e:	6893      	ldr	r3, [r2, #8]
 800ff20:	3b01      	subs	r3, #1
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	b410      	push	{r4}
 800ff26:	6093      	str	r3, [r2, #8]
 800ff28:	da08      	bge.n	800ff3c <__sfputc_r+0x1e>
 800ff2a:	6994      	ldr	r4, [r2, #24]
 800ff2c:	42a3      	cmp	r3, r4
 800ff2e:	db01      	blt.n	800ff34 <__sfputc_r+0x16>
 800ff30:	290a      	cmp	r1, #10
 800ff32:	d103      	bne.n	800ff3c <__sfputc_r+0x1e>
 800ff34:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff38:	f000 b932 	b.w	80101a0 <__swbuf_r>
 800ff3c:	6813      	ldr	r3, [r2, #0]
 800ff3e:	1c58      	adds	r0, r3, #1
 800ff40:	6010      	str	r0, [r2, #0]
 800ff42:	7019      	strb	r1, [r3, #0]
 800ff44:	4608      	mov	r0, r1
 800ff46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff4a:	4770      	bx	lr

0800ff4c <__sfputs_r>:
 800ff4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff4e:	4606      	mov	r6, r0
 800ff50:	460f      	mov	r7, r1
 800ff52:	4614      	mov	r4, r2
 800ff54:	18d5      	adds	r5, r2, r3
 800ff56:	42ac      	cmp	r4, r5
 800ff58:	d101      	bne.n	800ff5e <__sfputs_r+0x12>
 800ff5a:	2000      	movs	r0, #0
 800ff5c:	e007      	b.n	800ff6e <__sfputs_r+0x22>
 800ff5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff62:	463a      	mov	r2, r7
 800ff64:	4630      	mov	r0, r6
 800ff66:	f7ff ffda 	bl	800ff1e <__sfputc_r>
 800ff6a:	1c43      	adds	r3, r0, #1
 800ff6c:	d1f3      	bne.n	800ff56 <__sfputs_r+0xa>
 800ff6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ff70 <_vfiprintf_r>:
 800ff70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff74:	460d      	mov	r5, r1
 800ff76:	b09d      	sub	sp, #116	@ 0x74
 800ff78:	4614      	mov	r4, r2
 800ff7a:	4698      	mov	r8, r3
 800ff7c:	4606      	mov	r6, r0
 800ff7e:	b118      	cbz	r0, 800ff88 <_vfiprintf_r+0x18>
 800ff80:	6a03      	ldr	r3, [r0, #32]
 800ff82:	b90b      	cbnz	r3, 800ff88 <_vfiprintf_r+0x18>
 800ff84:	f7fe fb20 	bl	800e5c8 <__sinit>
 800ff88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ff8a:	07d9      	lsls	r1, r3, #31
 800ff8c:	d405      	bmi.n	800ff9a <_vfiprintf_r+0x2a>
 800ff8e:	89ab      	ldrh	r3, [r5, #12]
 800ff90:	059a      	lsls	r2, r3, #22
 800ff92:	d402      	bmi.n	800ff9a <_vfiprintf_r+0x2a>
 800ff94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ff96:	f7fe fc7c 	bl	800e892 <__retarget_lock_acquire_recursive>
 800ff9a:	89ab      	ldrh	r3, [r5, #12]
 800ff9c:	071b      	lsls	r3, r3, #28
 800ff9e:	d501      	bpl.n	800ffa4 <_vfiprintf_r+0x34>
 800ffa0:	692b      	ldr	r3, [r5, #16]
 800ffa2:	b99b      	cbnz	r3, 800ffcc <_vfiprintf_r+0x5c>
 800ffa4:	4629      	mov	r1, r5
 800ffa6:	4630      	mov	r0, r6
 800ffa8:	f000 f938 	bl	801021c <__swsetup_r>
 800ffac:	b170      	cbz	r0, 800ffcc <_vfiprintf_r+0x5c>
 800ffae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ffb0:	07dc      	lsls	r4, r3, #31
 800ffb2:	d504      	bpl.n	800ffbe <_vfiprintf_r+0x4e>
 800ffb4:	f04f 30ff 	mov.w	r0, #4294967295
 800ffb8:	b01d      	add	sp, #116	@ 0x74
 800ffba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffbe:	89ab      	ldrh	r3, [r5, #12]
 800ffc0:	0598      	lsls	r0, r3, #22
 800ffc2:	d4f7      	bmi.n	800ffb4 <_vfiprintf_r+0x44>
 800ffc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ffc6:	f7fe fc65 	bl	800e894 <__retarget_lock_release_recursive>
 800ffca:	e7f3      	b.n	800ffb4 <_vfiprintf_r+0x44>
 800ffcc:	2300      	movs	r3, #0
 800ffce:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffd0:	2320      	movs	r3, #32
 800ffd2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ffd6:	f8cd 800c 	str.w	r8, [sp, #12]
 800ffda:	2330      	movs	r3, #48	@ 0x30
 800ffdc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801018c <_vfiprintf_r+0x21c>
 800ffe0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ffe4:	f04f 0901 	mov.w	r9, #1
 800ffe8:	4623      	mov	r3, r4
 800ffea:	469a      	mov	sl, r3
 800ffec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fff0:	b10a      	cbz	r2, 800fff6 <_vfiprintf_r+0x86>
 800fff2:	2a25      	cmp	r2, #37	@ 0x25
 800fff4:	d1f9      	bne.n	800ffea <_vfiprintf_r+0x7a>
 800fff6:	ebba 0b04 	subs.w	fp, sl, r4
 800fffa:	d00b      	beq.n	8010014 <_vfiprintf_r+0xa4>
 800fffc:	465b      	mov	r3, fp
 800fffe:	4622      	mov	r2, r4
 8010000:	4629      	mov	r1, r5
 8010002:	4630      	mov	r0, r6
 8010004:	f7ff ffa2 	bl	800ff4c <__sfputs_r>
 8010008:	3001      	adds	r0, #1
 801000a:	f000 80a7 	beq.w	801015c <_vfiprintf_r+0x1ec>
 801000e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010010:	445a      	add	r2, fp
 8010012:	9209      	str	r2, [sp, #36]	@ 0x24
 8010014:	f89a 3000 	ldrb.w	r3, [sl]
 8010018:	2b00      	cmp	r3, #0
 801001a:	f000 809f 	beq.w	801015c <_vfiprintf_r+0x1ec>
 801001e:	2300      	movs	r3, #0
 8010020:	f04f 32ff 	mov.w	r2, #4294967295
 8010024:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010028:	f10a 0a01 	add.w	sl, sl, #1
 801002c:	9304      	str	r3, [sp, #16]
 801002e:	9307      	str	r3, [sp, #28]
 8010030:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010034:	931a      	str	r3, [sp, #104]	@ 0x68
 8010036:	4654      	mov	r4, sl
 8010038:	2205      	movs	r2, #5
 801003a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801003e:	4853      	ldr	r0, [pc, #332]	@ (801018c <_vfiprintf_r+0x21c>)
 8010040:	f7f0 f8f6 	bl	8000230 <memchr>
 8010044:	9a04      	ldr	r2, [sp, #16]
 8010046:	b9d8      	cbnz	r0, 8010080 <_vfiprintf_r+0x110>
 8010048:	06d1      	lsls	r1, r2, #27
 801004a:	bf44      	itt	mi
 801004c:	2320      	movmi	r3, #32
 801004e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010052:	0713      	lsls	r3, r2, #28
 8010054:	bf44      	itt	mi
 8010056:	232b      	movmi	r3, #43	@ 0x2b
 8010058:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801005c:	f89a 3000 	ldrb.w	r3, [sl]
 8010060:	2b2a      	cmp	r3, #42	@ 0x2a
 8010062:	d015      	beq.n	8010090 <_vfiprintf_r+0x120>
 8010064:	9a07      	ldr	r2, [sp, #28]
 8010066:	4654      	mov	r4, sl
 8010068:	2000      	movs	r0, #0
 801006a:	f04f 0c0a 	mov.w	ip, #10
 801006e:	4621      	mov	r1, r4
 8010070:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010074:	3b30      	subs	r3, #48	@ 0x30
 8010076:	2b09      	cmp	r3, #9
 8010078:	d94b      	bls.n	8010112 <_vfiprintf_r+0x1a2>
 801007a:	b1b0      	cbz	r0, 80100aa <_vfiprintf_r+0x13a>
 801007c:	9207      	str	r2, [sp, #28]
 801007e:	e014      	b.n	80100aa <_vfiprintf_r+0x13a>
 8010080:	eba0 0308 	sub.w	r3, r0, r8
 8010084:	fa09 f303 	lsl.w	r3, r9, r3
 8010088:	4313      	orrs	r3, r2
 801008a:	9304      	str	r3, [sp, #16]
 801008c:	46a2      	mov	sl, r4
 801008e:	e7d2      	b.n	8010036 <_vfiprintf_r+0xc6>
 8010090:	9b03      	ldr	r3, [sp, #12]
 8010092:	1d19      	adds	r1, r3, #4
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	9103      	str	r1, [sp, #12]
 8010098:	2b00      	cmp	r3, #0
 801009a:	bfbb      	ittet	lt
 801009c:	425b      	neglt	r3, r3
 801009e:	f042 0202 	orrlt.w	r2, r2, #2
 80100a2:	9307      	strge	r3, [sp, #28]
 80100a4:	9307      	strlt	r3, [sp, #28]
 80100a6:	bfb8      	it	lt
 80100a8:	9204      	strlt	r2, [sp, #16]
 80100aa:	7823      	ldrb	r3, [r4, #0]
 80100ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80100ae:	d10a      	bne.n	80100c6 <_vfiprintf_r+0x156>
 80100b0:	7863      	ldrb	r3, [r4, #1]
 80100b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80100b4:	d132      	bne.n	801011c <_vfiprintf_r+0x1ac>
 80100b6:	9b03      	ldr	r3, [sp, #12]
 80100b8:	1d1a      	adds	r2, r3, #4
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	9203      	str	r2, [sp, #12]
 80100be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80100c2:	3402      	adds	r4, #2
 80100c4:	9305      	str	r3, [sp, #20]
 80100c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801019c <_vfiprintf_r+0x22c>
 80100ca:	7821      	ldrb	r1, [r4, #0]
 80100cc:	2203      	movs	r2, #3
 80100ce:	4650      	mov	r0, sl
 80100d0:	f7f0 f8ae 	bl	8000230 <memchr>
 80100d4:	b138      	cbz	r0, 80100e6 <_vfiprintf_r+0x176>
 80100d6:	9b04      	ldr	r3, [sp, #16]
 80100d8:	eba0 000a 	sub.w	r0, r0, sl
 80100dc:	2240      	movs	r2, #64	@ 0x40
 80100de:	4082      	lsls	r2, r0
 80100e0:	4313      	orrs	r3, r2
 80100e2:	3401      	adds	r4, #1
 80100e4:	9304      	str	r3, [sp, #16]
 80100e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100ea:	4829      	ldr	r0, [pc, #164]	@ (8010190 <_vfiprintf_r+0x220>)
 80100ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80100f0:	2206      	movs	r2, #6
 80100f2:	f7f0 f89d 	bl	8000230 <memchr>
 80100f6:	2800      	cmp	r0, #0
 80100f8:	d03f      	beq.n	801017a <_vfiprintf_r+0x20a>
 80100fa:	4b26      	ldr	r3, [pc, #152]	@ (8010194 <_vfiprintf_r+0x224>)
 80100fc:	bb1b      	cbnz	r3, 8010146 <_vfiprintf_r+0x1d6>
 80100fe:	9b03      	ldr	r3, [sp, #12]
 8010100:	3307      	adds	r3, #7
 8010102:	f023 0307 	bic.w	r3, r3, #7
 8010106:	3308      	adds	r3, #8
 8010108:	9303      	str	r3, [sp, #12]
 801010a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801010c:	443b      	add	r3, r7
 801010e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010110:	e76a      	b.n	800ffe8 <_vfiprintf_r+0x78>
 8010112:	fb0c 3202 	mla	r2, ip, r2, r3
 8010116:	460c      	mov	r4, r1
 8010118:	2001      	movs	r0, #1
 801011a:	e7a8      	b.n	801006e <_vfiprintf_r+0xfe>
 801011c:	2300      	movs	r3, #0
 801011e:	3401      	adds	r4, #1
 8010120:	9305      	str	r3, [sp, #20]
 8010122:	4619      	mov	r1, r3
 8010124:	f04f 0c0a 	mov.w	ip, #10
 8010128:	4620      	mov	r0, r4
 801012a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801012e:	3a30      	subs	r2, #48	@ 0x30
 8010130:	2a09      	cmp	r2, #9
 8010132:	d903      	bls.n	801013c <_vfiprintf_r+0x1cc>
 8010134:	2b00      	cmp	r3, #0
 8010136:	d0c6      	beq.n	80100c6 <_vfiprintf_r+0x156>
 8010138:	9105      	str	r1, [sp, #20]
 801013a:	e7c4      	b.n	80100c6 <_vfiprintf_r+0x156>
 801013c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010140:	4604      	mov	r4, r0
 8010142:	2301      	movs	r3, #1
 8010144:	e7f0      	b.n	8010128 <_vfiprintf_r+0x1b8>
 8010146:	ab03      	add	r3, sp, #12
 8010148:	9300      	str	r3, [sp, #0]
 801014a:	462a      	mov	r2, r5
 801014c:	4b12      	ldr	r3, [pc, #72]	@ (8010198 <_vfiprintf_r+0x228>)
 801014e:	a904      	add	r1, sp, #16
 8010150:	4630      	mov	r0, r6
 8010152:	f7fd fdf7 	bl	800dd44 <_printf_float>
 8010156:	4607      	mov	r7, r0
 8010158:	1c78      	adds	r0, r7, #1
 801015a:	d1d6      	bne.n	801010a <_vfiprintf_r+0x19a>
 801015c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801015e:	07d9      	lsls	r1, r3, #31
 8010160:	d405      	bmi.n	801016e <_vfiprintf_r+0x1fe>
 8010162:	89ab      	ldrh	r3, [r5, #12]
 8010164:	059a      	lsls	r2, r3, #22
 8010166:	d402      	bmi.n	801016e <_vfiprintf_r+0x1fe>
 8010168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801016a:	f7fe fb93 	bl	800e894 <__retarget_lock_release_recursive>
 801016e:	89ab      	ldrh	r3, [r5, #12]
 8010170:	065b      	lsls	r3, r3, #25
 8010172:	f53f af1f 	bmi.w	800ffb4 <_vfiprintf_r+0x44>
 8010176:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010178:	e71e      	b.n	800ffb8 <_vfiprintf_r+0x48>
 801017a:	ab03      	add	r3, sp, #12
 801017c:	9300      	str	r3, [sp, #0]
 801017e:	462a      	mov	r2, r5
 8010180:	4b05      	ldr	r3, [pc, #20]	@ (8010198 <_vfiprintf_r+0x228>)
 8010182:	a904      	add	r1, sp, #16
 8010184:	4630      	mov	r0, r6
 8010186:	f7fe f875 	bl	800e274 <_printf_i>
 801018a:	e7e4      	b.n	8010156 <_vfiprintf_r+0x1e6>
 801018c:	080106d0 	.word	0x080106d0
 8010190:	080106da 	.word	0x080106da
 8010194:	0800dd45 	.word	0x0800dd45
 8010198:	0800ff4d 	.word	0x0800ff4d
 801019c:	080106d6 	.word	0x080106d6

080101a0 <__swbuf_r>:
 80101a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101a2:	460e      	mov	r6, r1
 80101a4:	4614      	mov	r4, r2
 80101a6:	4605      	mov	r5, r0
 80101a8:	b118      	cbz	r0, 80101b2 <__swbuf_r+0x12>
 80101aa:	6a03      	ldr	r3, [r0, #32]
 80101ac:	b90b      	cbnz	r3, 80101b2 <__swbuf_r+0x12>
 80101ae:	f7fe fa0b 	bl	800e5c8 <__sinit>
 80101b2:	69a3      	ldr	r3, [r4, #24]
 80101b4:	60a3      	str	r3, [r4, #8]
 80101b6:	89a3      	ldrh	r3, [r4, #12]
 80101b8:	071a      	lsls	r2, r3, #28
 80101ba:	d501      	bpl.n	80101c0 <__swbuf_r+0x20>
 80101bc:	6923      	ldr	r3, [r4, #16]
 80101be:	b943      	cbnz	r3, 80101d2 <__swbuf_r+0x32>
 80101c0:	4621      	mov	r1, r4
 80101c2:	4628      	mov	r0, r5
 80101c4:	f000 f82a 	bl	801021c <__swsetup_r>
 80101c8:	b118      	cbz	r0, 80101d2 <__swbuf_r+0x32>
 80101ca:	f04f 37ff 	mov.w	r7, #4294967295
 80101ce:	4638      	mov	r0, r7
 80101d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80101d2:	6823      	ldr	r3, [r4, #0]
 80101d4:	6922      	ldr	r2, [r4, #16]
 80101d6:	1a98      	subs	r0, r3, r2
 80101d8:	6963      	ldr	r3, [r4, #20]
 80101da:	b2f6      	uxtb	r6, r6
 80101dc:	4283      	cmp	r3, r0
 80101de:	4637      	mov	r7, r6
 80101e0:	dc05      	bgt.n	80101ee <__swbuf_r+0x4e>
 80101e2:	4621      	mov	r1, r4
 80101e4:	4628      	mov	r0, r5
 80101e6:	f7ff fe07 	bl	800fdf8 <_fflush_r>
 80101ea:	2800      	cmp	r0, #0
 80101ec:	d1ed      	bne.n	80101ca <__swbuf_r+0x2a>
 80101ee:	68a3      	ldr	r3, [r4, #8]
 80101f0:	3b01      	subs	r3, #1
 80101f2:	60a3      	str	r3, [r4, #8]
 80101f4:	6823      	ldr	r3, [r4, #0]
 80101f6:	1c5a      	adds	r2, r3, #1
 80101f8:	6022      	str	r2, [r4, #0]
 80101fa:	701e      	strb	r6, [r3, #0]
 80101fc:	6962      	ldr	r2, [r4, #20]
 80101fe:	1c43      	adds	r3, r0, #1
 8010200:	429a      	cmp	r2, r3
 8010202:	d004      	beq.n	801020e <__swbuf_r+0x6e>
 8010204:	89a3      	ldrh	r3, [r4, #12]
 8010206:	07db      	lsls	r3, r3, #31
 8010208:	d5e1      	bpl.n	80101ce <__swbuf_r+0x2e>
 801020a:	2e0a      	cmp	r6, #10
 801020c:	d1df      	bne.n	80101ce <__swbuf_r+0x2e>
 801020e:	4621      	mov	r1, r4
 8010210:	4628      	mov	r0, r5
 8010212:	f7ff fdf1 	bl	800fdf8 <_fflush_r>
 8010216:	2800      	cmp	r0, #0
 8010218:	d0d9      	beq.n	80101ce <__swbuf_r+0x2e>
 801021a:	e7d6      	b.n	80101ca <__swbuf_r+0x2a>

0801021c <__swsetup_r>:
 801021c:	b538      	push	{r3, r4, r5, lr}
 801021e:	4b29      	ldr	r3, [pc, #164]	@ (80102c4 <__swsetup_r+0xa8>)
 8010220:	4605      	mov	r5, r0
 8010222:	6818      	ldr	r0, [r3, #0]
 8010224:	460c      	mov	r4, r1
 8010226:	b118      	cbz	r0, 8010230 <__swsetup_r+0x14>
 8010228:	6a03      	ldr	r3, [r0, #32]
 801022a:	b90b      	cbnz	r3, 8010230 <__swsetup_r+0x14>
 801022c:	f7fe f9cc 	bl	800e5c8 <__sinit>
 8010230:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010234:	0719      	lsls	r1, r3, #28
 8010236:	d422      	bmi.n	801027e <__swsetup_r+0x62>
 8010238:	06da      	lsls	r2, r3, #27
 801023a:	d407      	bmi.n	801024c <__swsetup_r+0x30>
 801023c:	2209      	movs	r2, #9
 801023e:	602a      	str	r2, [r5, #0]
 8010240:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010244:	81a3      	strh	r3, [r4, #12]
 8010246:	f04f 30ff 	mov.w	r0, #4294967295
 801024a:	e033      	b.n	80102b4 <__swsetup_r+0x98>
 801024c:	0758      	lsls	r0, r3, #29
 801024e:	d512      	bpl.n	8010276 <__swsetup_r+0x5a>
 8010250:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010252:	b141      	cbz	r1, 8010266 <__swsetup_r+0x4a>
 8010254:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010258:	4299      	cmp	r1, r3
 801025a:	d002      	beq.n	8010262 <__swsetup_r+0x46>
 801025c:	4628      	mov	r0, r5
 801025e:	f7ff f983 	bl	800f568 <_free_r>
 8010262:	2300      	movs	r3, #0
 8010264:	6363      	str	r3, [r4, #52]	@ 0x34
 8010266:	89a3      	ldrh	r3, [r4, #12]
 8010268:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801026c:	81a3      	strh	r3, [r4, #12]
 801026e:	2300      	movs	r3, #0
 8010270:	6063      	str	r3, [r4, #4]
 8010272:	6923      	ldr	r3, [r4, #16]
 8010274:	6023      	str	r3, [r4, #0]
 8010276:	89a3      	ldrh	r3, [r4, #12]
 8010278:	f043 0308 	orr.w	r3, r3, #8
 801027c:	81a3      	strh	r3, [r4, #12]
 801027e:	6923      	ldr	r3, [r4, #16]
 8010280:	b94b      	cbnz	r3, 8010296 <__swsetup_r+0x7a>
 8010282:	89a3      	ldrh	r3, [r4, #12]
 8010284:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801028c:	d003      	beq.n	8010296 <__swsetup_r+0x7a>
 801028e:	4621      	mov	r1, r4
 8010290:	4628      	mov	r0, r5
 8010292:	f000 f883 	bl	801039c <__smakebuf_r>
 8010296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801029a:	f013 0201 	ands.w	r2, r3, #1
 801029e:	d00a      	beq.n	80102b6 <__swsetup_r+0x9a>
 80102a0:	2200      	movs	r2, #0
 80102a2:	60a2      	str	r2, [r4, #8]
 80102a4:	6962      	ldr	r2, [r4, #20]
 80102a6:	4252      	negs	r2, r2
 80102a8:	61a2      	str	r2, [r4, #24]
 80102aa:	6922      	ldr	r2, [r4, #16]
 80102ac:	b942      	cbnz	r2, 80102c0 <__swsetup_r+0xa4>
 80102ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80102b2:	d1c5      	bne.n	8010240 <__swsetup_r+0x24>
 80102b4:	bd38      	pop	{r3, r4, r5, pc}
 80102b6:	0799      	lsls	r1, r3, #30
 80102b8:	bf58      	it	pl
 80102ba:	6962      	ldrpl	r2, [r4, #20]
 80102bc:	60a2      	str	r2, [r4, #8]
 80102be:	e7f4      	b.n	80102aa <__swsetup_r+0x8e>
 80102c0:	2000      	movs	r0, #0
 80102c2:	e7f7      	b.n	80102b4 <__swsetup_r+0x98>
 80102c4:	2000011c 	.word	0x2000011c

080102c8 <_raise_r>:
 80102c8:	291f      	cmp	r1, #31
 80102ca:	b538      	push	{r3, r4, r5, lr}
 80102cc:	4605      	mov	r5, r0
 80102ce:	460c      	mov	r4, r1
 80102d0:	d904      	bls.n	80102dc <_raise_r+0x14>
 80102d2:	2316      	movs	r3, #22
 80102d4:	6003      	str	r3, [r0, #0]
 80102d6:	f04f 30ff 	mov.w	r0, #4294967295
 80102da:	bd38      	pop	{r3, r4, r5, pc}
 80102dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80102de:	b112      	cbz	r2, 80102e6 <_raise_r+0x1e>
 80102e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80102e4:	b94b      	cbnz	r3, 80102fa <_raise_r+0x32>
 80102e6:	4628      	mov	r0, r5
 80102e8:	f000 f830 	bl	801034c <_getpid_r>
 80102ec:	4622      	mov	r2, r4
 80102ee:	4601      	mov	r1, r0
 80102f0:	4628      	mov	r0, r5
 80102f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102f6:	f000 b817 	b.w	8010328 <_kill_r>
 80102fa:	2b01      	cmp	r3, #1
 80102fc:	d00a      	beq.n	8010314 <_raise_r+0x4c>
 80102fe:	1c59      	adds	r1, r3, #1
 8010300:	d103      	bne.n	801030a <_raise_r+0x42>
 8010302:	2316      	movs	r3, #22
 8010304:	6003      	str	r3, [r0, #0]
 8010306:	2001      	movs	r0, #1
 8010308:	e7e7      	b.n	80102da <_raise_r+0x12>
 801030a:	2100      	movs	r1, #0
 801030c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010310:	4620      	mov	r0, r4
 8010312:	4798      	blx	r3
 8010314:	2000      	movs	r0, #0
 8010316:	e7e0      	b.n	80102da <_raise_r+0x12>

08010318 <raise>:
 8010318:	4b02      	ldr	r3, [pc, #8]	@ (8010324 <raise+0xc>)
 801031a:	4601      	mov	r1, r0
 801031c:	6818      	ldr	r0, [r3, #0]
 801031e:	f7ff bfd3 	b.w	80102c8 <_raise_r>
 8010322:	bf00      	nop
 8010324:	2000011c 	.word	0x2000011c

08010328 <_kill_r>:
 8010328:	b538      	push	{r3, r4, r5, lr}
 801032a:	4d07      	ldr	r5, [pc, #28]	@ (8010348 <_kill_r+0x20>)
 801032c:	2300      	movs	r3, #0
 801032e:	4604      	mov	r4, r0
 8010330:	4608      	mov	r0, r1
 8010332:	4611      	mov	r1, r2
 8010334:	602b      	str	r3, [r5, #0]
 8010336:	f7f1 fbfb 	bl	8001b30 <_kill>
 801033a:	1c43      	adds	r3, r0, #1
 801033c:	d102      	bne.n	8010344 <_kill_r+0x1c>
 801033e:	682b      	ldr	r3, [r5, #0]
 8010340:	b103      	cbz	r3, 8010344 <_kill_r+0x1c>
 8010342:	6023      	str	r3, [r4, #0]
 8010344:	bd38      	pop	{r3, r4, r5, pc}
 8010346:	bf00      	nop
 8010348:	2000fd60 	.word	0x2000fd60

0801034c <_getpid_r>:
 801034c:	f7f1 bbe8 	b.w	8001b20 <_getpid>

08010350 <__swhatbuf_r>:
 8010350:	b570      	push	{r4, r5, r6, lr}
 8010352:	460c      	mov	r4, r1
 8010354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010358:	2900      	cmp	r1, #0
 801035a:	b096      	sub	sp, #88	@ 0x58
 801035c:	4615      	mov	r5, r2
 801035e:	461e      	mov	r6, r3
 8010360:	da0d      	bge.n	801037e <__swhatbuf_r+0x2e>
 8010362:	89a3      	ldrh	r3, [r4, #12]
 8010364:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010368:	f04f 0100 	mov.w	r1, #0
 801036c:	bf14      	ite	ne
 801036e:	2340      	movne	r3, #64	@ 0x40
 8010370:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010374:	2000      	movs	r0, #0
 8010376:	6031      	str	r1, [r6, #0]
 8010378:	602b      	str	r3, [r5, #0]
 801037a:	b016      	add	sp, #88	@ 0x58
 801037c:	bd70      	pop	{r4, r5, r6, pc}
 801037e:	466a      	mov	r2, sp
 8010380:	f000 f848 	bl	8010414 <_fstat_r>
 8010384:	2800      	cmp	r0, #0
 8010386:	dbec      	blt.n	8010362 <__swhatbuf_r+0x12>
 8010388:	9901      	ldr	r1, [sp, #4]
 801038a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801038e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010392:	4259      	negs	r1, r3
 8010394:	4159      	adcs	r1, r3
 8010396:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801039a:	e7eb      	b.n	8010374 <__swhatbuf_r+0x24>

0801039c <__smakebuf_r>:
 801039c:	898b      	ldrh	r3, [r1, #12]
 801039e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80103a0:	079d      	lsls	r5, r3, #30
 80103a2:	4606      	mov	r6, r0
 80103a4:	460c      	mov	r4, r1
 80103a6:	d507      	bpl.n	80103b8 <__smakebuf_r+0x1c>
 80103a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80103ac:	6023      	str	r3, [r4, #0]
 80103ae:	6123      	str	r3, [r4, #16]
 80103b0:	2301      	movs	r3, #1
 80103b2:	6163      	str	r3, [r4, #20]
 80103b4:	b003      	add	sp, #12
 80103b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103b8:	ab01      	add	r3, sp, #4
 80103ba:	466a      	mov	r2, sp
 80103bc:	f7ff ffc8 	bl	8010350 <__swhatbuf_r>
 80103c0:	9f00      	ldr	r7, [sp, #0]
 80103c2:	4605      	mov	r5, r0
 80103c4:	4639      	mov	r1, r7
 80103c6:	4630      	mov	r0, r6
 80103c8:	f7fd fb90 	bl	800daec <_malloc_r>
 80103cc:	b948      	cbnz	r0, 80103e2 <__smakebuf_r+0x46>
 80103ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80103d2:	059a      	lsls	r2, r3, #22
 80103d4:	d4ee      	bmi.n	80103b4 <__smakebuf_r+0x18>
 80103d6:	f023 0303 	bic.w	r3, r3, #3
 80103da:	f043 0302 	orr.w	r3, r3, #2
 80103de:	81a3      	strh	r3, [r4, #12]
 80103e0:	e7e2      	b.n	80103a8 <__smakebuf_r+0xc>
 80103e2:	89a3      	ldrh	r3, [r4, #12]
 80103e4:	6020      	str	r0, [r4, #0]
 80103e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103ea:	81a3      	strh	r3, [r4, #12]
 80103ec:	9b01      	ldr	r3, [sp, #4]
 80103ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80103f2:	b15b      	cbz	r3, 801040c <__smakebuf_r+0x70>
 80103f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80103f8:	4630      	mov	r0, r6
 80103fa:	f000 f81d 	bl	8010438 <_isatty_r>
 80103fe:	b128      	cbz	r0, 801040c <__smakebuf_r+0x70>
 8010400:	89a3      	ldrh	r3, [r4, #12]
 8010402:	f023 0303 	bic.w	r3, r3, #3
 8010406:	f043 0301 	orr.w	r3, r3, #1
 801040a:	81a3      	strh	r3, [r4, #12]
 801040c:	89a3      	ldrh	r3, [r4, #12]
 801040e:	431d      	orrs	r5, r3
 8010410:	81a5      	strh	r5, [r4, #12]
 8010412:	e7cf      	b.n	80103b4 <__smakebuf_r+0x18>

08010414 <_fstat_r>:
 8010414:	b538      	push	{r3, r4, r5, lr}
 8010416:	4d07      	ldr	r5, [pc, #28]	@ (8010434 <_fstat_r+0x20>)
 8010418:	2300      	movs	r3, #0
 801041a:	4604      	mov	r4, r0
 801041c:	4608      	mov	r0, r1
 801041e:	4611      	mov	r1, r2
 8010420:	602b      	str	r3, [r5, #0]
 8010422:	f7f1 fbe5 	bl	8001bf0 <_fstat>
 8010426:	1c43      	adds	r3, r0, #1
 8010428:	d102      	bne.n	8010430 <_fstat_r+0x1c>
 801042a:	682b      	ldr	r3, [r5, #0]
 801042c:	b103      	cbz	r3, 8010430 <_fstat_r+0x1c>
 801042e:	6023      	str	r3, [r4, #0]
 8010430:	bd38      	pop	{r3, r4, r5, pc}
 8010432:	bf00      	nop
 8010434:	2000fd60 	.word	0x2000fd60

08010438 <_isatty_r>:
 8010438:	b538      	push	{r3, r4, r5, lr}
 801043a:	4d06      	ldr	r5, [pc, #24]	@ (8010454 <_isatty_r+0x1c>)
 801043c:	2300      	movs	r3, #0
 801043e:	4604      	mov	r4, r0
 8010440:	4608      	mov	r0, r1
 8010442:	602b      	str	r3, [r5, #0]
 8010444:	f7f1 fbe4 	bl	8001c10 <_isatty>
 8010448:	1c43      	adds	r3, r0, #1
 801044a:	d102      	bne.n	8010452 <_isatty_r+0x1a>
 801044c:	682b      	ldr	r3, [r5, #0]
 801044e:	b103      	cbz	r3, 8010452 <_isatty_r+0x1a>
 8010450:	6023      	str	r3, [r4, #0]
 8010452:	bd38      	pop	{r3, r4, r5, pc}
 8010454:	2000fd60 	.word	0x2000fd60

08010458 <_init>:
 8010458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801045a:	bf00      	nop
 801045c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801045e:	bc08      	pop	{r3}
 8010460:	469e      	mov	lr, r3
 8010462:	4770      	bx	lr

08010464 <_fini>:
 8010464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010466:	bf00      	nop
 8010468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801046a:	bc08      	pop	{r3}
 801046c:	469e      	mov	lr, r3
 801046e:	4770      	bx	lr
