Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Tue Jul 11 12:07:36 2017
| Host             : win-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.776 |
| Dynamic (W)              | 1.644 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.5  |
| Junction Temperature (C) | 45.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.041 |        4 |       --- |             --- |
| Slice Logic              |     0.005 |    25286 |       --- |             --- |
|   LUT as Logic           |     0.004 |     7171 |     17600 |           40.74 |
|   Register               |    <0.001 |    12251 |     35200 |           34.80 |
|   LUT as Shift Register  |    <0.001 |     1199 |      6000 |           19.98 |
|   CARRY4                 |    <0.001 |      326 |      4400 |            7.41 |
|   LUT as Distributed RAM |    <0.001 |       42 |      6000 |            0.70 |
|   F7/F8 Muxes            |    <0.001 |      232 |     17600 |            1.32 |
|   Others                 |     0.000 |     1706 |       --- |             --- |
| Signals                  |     0.007 |    17667 |       --- |             --- |
| Block RAM                |     0.027 |       22 |        60 |           36.67 |
| I/O                      |     0.002 |       14 |       100 |           14.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.561 |        1 |       --- |             --- |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     1.776 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.087 |       0.079 |      0.008 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.739 |       0.707 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]            |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                              |     1.644 |
|   dbg_hub                                                                                   |     0.002 |
|     inst                                                                                    |     0.002 |
|       BSCANID.u_xsdbm_id                                                                    |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                |     0.002 |
|           U_ICON_INTERFACE                                                                  |     0.001 |
|             U_CMD1                                                                          |    <0.001 |
|             U_CMD2                                                                          |    <0.001 |
|             U_CMD3                                                                          |    <0.001 |
|             U_CMD4                                                                          |    <0.001 |
|             U_CMD5                                                                          |    <0.001 |
|             U_CMD6_RD                                                                       |    <0.001 |
|               U_RD_FIFO                                                                     |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                       |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gr1.gr1_int.rfwft                                                 |    <0.001 |
|                           gras.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwas.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_15_0_5                                                |    <0.001 |
|                             RAM_reg_0_15_12_15                                              |    <0.001 |
|                             RAM_reg_0_15_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|             U_CMD6_WR                                                                       |    <0.001 |
|               U_WR_FIFO                                                                     |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                       |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gras.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwas.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_15_0_5                                                |    <0.001 |
|                             RAM_reg_0_15_12_15                                              |    <0.001 |
|                             RAM_reg_0_15_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|             U_CMD7_CTL                                                                      |    <0.001 |
|             U_CMD7_STAT                                                                     |    <0.001 |
|             U_STATIC_STATUS                                                                 |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                         |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                    |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                             |    <0.001 |
|             U_RD_ABORT_FLAG                                                                 |    <0.001 |
|             U_RD_REQ_FLAG                                                                   |    <0.001 |
|             U_TIMER                                                                         |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                     |    <0.001 |
|         CORE_XSDB.U_ICON                                                                    |    <0.001 |
|           U_CMD                                                                             |    <0.001 |
|           U_STAT                                                                            |    <0.001 |
|           U_SYNC                                                                            |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                       |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                     |    <0.001 |
|   iic_0_scl_iobuf                                                                           |    <0.001 |
|   iic_0_sda_iobuf                                                                           |    <0.001 |
|   system_i                                                                                  |     1.640 |
|     LEDs_4Bits                                                                              |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|         gpio_core_1                                                                         |    <0.001 |
|     axi_dma_0                                                                               |     0.010 |
|       U0                                                                                    |     0.010 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                           |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                              |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                           |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                              |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                     |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                            |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                            |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                   |     0.008 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                 |     0.005 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                     |     0.003 |
|               I_DATA_FIFO                                                                   |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                 |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                         |     0.003 |
|                     inst_fifo_gen                                                           |     0.003 |
|                       gconvfifo.rf                                                          |     0.003 |
|                         grf.rf                                                              |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                          |    <0.001 |
|                             gr1.gr1_int.rfwft                                               |    <0.001 |
|                             grss.gdc.dc                                                     |    <0.001 |
|                               gsym_dc.dc                                                    |    <0.001 |
|                             grss.rsts                                                       |    <0.001 |
|                             rpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                          |    <0.001 |
|                             gwss.wsts                                                       |    <0.001 |
|                             wpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                                             |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                        |     0.003 |
|                               inst_blk_mem_gen                                              |     0.003 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                        |     0.003 |
|                                   valid.cstr                                                |     0.003 |
|                                     ramloop[0].ram.r                                        |     0.003 |
|                                       prim_noinit.ram                                       |     0.003 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|             I_ADDR_CNTL                                                                     |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_CMD_STATUS                                                                    |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                            |    <0.001 |
|               I_CMD_FIFO                                                                    |    <0.001 |
|             I_MSTR_PCC                                                                      |    <0.001 |
|             I_RD_DATA_CNTL                                                                  |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_RD_STATUS_CNTLR                                                               |    <0.001 |
|             I_RESET                                                                         |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                 |     0.004 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                           |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                             |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                         |    <0.001 |
|               I_DATA_FIFO                                                                   |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                 |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                         |    <0.001 |
|                     inst_fifo_gen                                                           |    <0.001 |
|                       gconvfifo.rf                                                          |    <0.001 |
|                         grf.rf                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                          |    <0.001 |
|                             gr1.gr1_int.rfwft                                               |    <0.001 |
|                             grss.rsts                                                       |    <0.001 |
|                             rpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                          |    <0.001 |
|                             gwss.wsts                                                       |    <0.001 |
|                             wpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                                             |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                        |    <0.001 |
|                               inst_blk_mem_gen                                              |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                        |    <0.001 |
|                                   valid.cstr                                                |    <0.001 |
|                                     ramloop[0].ram.r                                        |    <0.001 |
|                                       prim_noinit.ram                                       |    <0.001 |
|               I_XD_FIFO                                                                     |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                             |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                         |    <0.001 |
|                     inst_fifo_gen                                                           |    <0.001 |
|                       gconvfifo.rf                                                          |    <0.001 |
|                         grf.rf                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                          |    <0.001 |
|                             grhf.rhf                                                        |    <0.001 |
|                             grss.gdc.dc                                                     |    <0.001 |
|                               gsym_dc.dc                                                    |    <0.001 |
|                             grss.rsts                                                       |    <0.001 |
|                             rpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                          |    <0.001 |
|                             gwss.wsts                                                       |    <0.001 |
|                             wpntr                                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                                             |    <0.001 |
|                             gdm.dm_gen.dm                                                   |    <0.001 |
|                               RAM_reg_0_7_0_5                                               |    <0.001 |
|                               RAM_reg_0_7_6_8                                               |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                           |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                          |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                            |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                            |    <0.001 |
|                 I_TSTRB_FIFO                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                       DYNSHREG_F_I                                                          |    <0.001 |
|                 SLICE_INSERTION                                                             |    <0.001 |
|               I_DRE_CNTL_FIFO                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_ADDR_CNTL                                                                     |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_CMD_STATUS                                                                    |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                            |    <0.001 |
|               I_CMD_FIFO                                                                    |    <0.001 |
|             I_RESET                                                                         |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                            |    <0.001 |
|             I_WR_DATA_CNTL                                                                  |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_WR_STATUS_CNTLR                                                               |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|         I_RST_MODULE                                                                        |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                        |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                        |    <0.001 |
|           REG_HRD_RST                                                                       |    <0.001 |
|           REG_HRD_RST_OUT                                                                   |    <0.001 |
|     axi_mem_intercon                                                                        |     0.005 |
|       m00_couplers                                                                          |     0.002 |
|         auto_pc                                                                             |     0.002 |
|           inst                                                                              |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                                    |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                           |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                     |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_0                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                        |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|       s00_couplers                                                                          |     0.001 |
|         auto_us                                                                             |     0.001 |
|           inst                                                                              |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                   |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                        |    <0.001 |
|                 r_pipe                                                                      |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                |    <0.001 |
|               USE_READ.read_addr_inst                                                       |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                     |    <0.001 |
|               si_register_slice_inst                                                        |    <0.001 |
|                 ar_pipe                                                                     |    <0.001 |
|       s01_couplers                                                                          |    <0.001 |
|         auto_us                                                                             |    <0.001 |
|           inst                                                                              |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                   |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                              |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                     |    <0.001 |
|               si_register_slice_inst                                                        |    <0.001 |
|                 aw_pipe                                                                     |    <0.001 |
|       xbar                                                                                  |     0.001 |
|         inst                                                                                |     0.001 |
|           gen_samd.crossbar_samd                                                            |     0.001 |
|             addr_arbiter_ar                                                                 |    <0.001 |
|             addr_arbiter_aw                                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                              |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                |    <0.001 |
|               b_pipe                                                                        |    <0.001 |
|               r_pipe                                                                        |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                              |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                |    <0.001 |
|               b_pipe                                                                        |    <0.001 |
|               r_pipe                                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                 |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                  |    <0.001 |
|               wrouter_aw_fifo                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                              |    <0.001 |
|             splitter_aw_mi                                                                  |    <0.001 |
|     axis_data_fifo_0                                                                        |     0.002 |
|       inst                                                                                  |     0.002 |
|         gen_fifo_generator.fifo_generator_inst                                              |     0.002 |
|           inst_fifo_gen                                                                     |     0.002 |
|             gaxis_fifo.gaxisf.axisf                                                         |     0.002 |
|               grf.rf                                                                        |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                   gr1.gr1_int.rfwft                                                         |    <0.001 |
|                   grss.rsts                                                                 |    <0.001 |
|                     c1                                                                      |    <0.001 |
|                     c2                                                                      |    <0.001 |
|                   rpntr                                                                     |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                   gwss.wsts                                                                 |    <0.001 |
|                     c0                                                                      |    <0.001 |
|                     c1                                                                      |    <0.001 |
|                   wpntr                                                                     |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                       |     0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                  |     0.001 |
|                     inst_blk_mem_gen                                                        |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                  |     0.001 |
|                         valid.cstr                                                          |     0.001 |
|                           ramloop[0].ram.r                                                  |     0.001 |
|                             prim_noinit.ram                                                 |     0.001 |
|                 rstblk                                                                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                  |    <0.001 |
|     processing_system7_0                                                                    |     1.561 |
|       inst                                                                                  |     1.561 |
|     processing_system7_0_axi_periph                                                         |     0.006 |
|       m00_couplers                                                                          |    <0.001 |
|         m00_regslice                                                                        |    <0.001 |
|           inst                                                                              |    <0.001 |
|             ar_pipe                                                                         |    <0.001 |
|             aw_pipe                                                                         |    <0.001 |
|             b_pipe                                                                          |    <0.001 |
|             r_pipe                                                                          |    <0.001 |
|             w_pipe                                                                          |    <0.001 |
|       m01_couplers                                                                          |    <0.001 |
|         m01_regslice                                                                        |    <0.001 |
|           inst                                                                              |    <0.001 |
|             ar_pipe                                                                         |    <0.001 |
|             aw_pipe                                                                         |    <0.001 |
|             b_pipe                                                                          |    <0.001 |
|             r_pipe                                                                          |    <0.001 |
|             w_pipe                                                                          |    <0.001 |
|       m02_couplers                                                                          |    <0.001 |
|         m02_regslice                                                                        |    <0.001 |
|           inst                                                                              |    <0.001 |
|             ar_pipe                                                                         |    <0.001 |
|             aw_pipe                                                                         |    <0.001 |
|             b_pipe                                                                          |    <0.001 |
|             r_pipe                                                                          |    <0.001 |
|             w_pipe                                                                          |    <0.001 |
|       s00_couplers                                                                          |     0.003 |
|         auto_pc                                                                             |     0.003 |
|           inst                                                                              |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.003 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |     0.001 |
|                 ar_pipe                                                                     |    <0.001 |
|                 aw_pipe                                                                     |    <0.001 |
|                 b_pipe                                                                      |    <0.001 |
|                 r_pipe                                                                      |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       xbar                                                                                  |    <0.001 |
|         inst                                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                          |    <0.001 |
|             addr_arbiter_inst                                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                    |    <0.001 |
|             splitter_ar                                                                     |    <0.001 |
|             splitter_aw                                                                     |    <0.001 |
|     rst_ps7_0_100M                                                                          |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
|     system_ila_0                                                                            |     0.051 |
|       inst                                                                                  |     0.051 |
|         g_inst                                                                              |    <0.001 |
|           inst                                                                              |    <0.001 |
|             SLOT_0.inst_slot0                                                               |    <0.001 |
|             SLOT_1.inst_slot0                                                               |    <0.001 |
|             SLOT_4.inst_slot0                                                               |    <0.001 |
|             SLOT_5.inst_slot0                                                               |    <0.001 |
|         ila_lib                                                                             |     0.051 |
|           inst                                                                              |     0.051 |
|             ila_core_inst                                                                   |     0.051 |
|               ila_trace_memory_inst                                                         |     0.022 |
|                 SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                               |     0.017 |
|                   inst_blk_mem_gen                                                          |     0.017 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                    |     0.017 |
|                       valid.cstr                                                            |     0.017 |
|                         ramloop[0].ram.r                                                    |    <0.001 |
|                           prim_noinit.ram                                                   |    <0.001 |
|                         ramloop[10].ram.r                                                   |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[11].ram.r                                                   |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[12].ram.r                                                   |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[13].ram.r                                                   |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[14].ram.r                                                   |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[1].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[2].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[3].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[4].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[5].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[6].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[7].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[8].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[9].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                 SUBCORE_RAM.trace_block_memory                                              |     0.004 |
|                   inst_blk_mem_gen                                                          |     0.004 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                    |     0.004 |
|                       valid.cstr                                                            |     0.004 |
|                         ramloop[0].ram.r                                                    |    <0.001 |
|                           prim_noinit.ram                                                   |    <0.001 |
|                         ramloop[1].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[2].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|                         ramloop[3].ram.r                                                    |     0.001 |
|                           prim_noinit.ram                                                   |     0.001 |
|               u_ila_cap_ctrl                                                                |     0.001 |
|                 U_CDONE                                                                     |    <0.001 |
|                 U_NS0                                                                       |    <0.001 |
|                 U_NS1                                                                       |    <0.001 |
|                 u_cap_addrgen                                                               |     0.001 |
|                   U_CMPRESET                                                                |    <0.001 |
|                   u_cap_sample_counter                                                      |    <0.001 |
|                     U_SCE                                                                   |    <0.001 |
|                     U_SCMPCE                                                                |    <0.001 |
|                     U_SCRST                                                                 |    <0.001 |
|                     u_scnt_cmp                                                              |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                         DUT                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                             u_srlA                                                          |    <0.001 |
|                             u_srlB                                                          |    <0.001 |
|                             u_srlC                                                          |    <0.001 |
|                             u_srlD                                                          |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                      |    <0.001 |
|                             u_srlA                                                          |    <0.001 |
|                             u_srlB                                                          |    <0.001 |
|                             u_srlC                                                          |    <0.001 |
|                             u_srlD                                                          |    <0.001 |
|                   u_cap_window_counter                                                      |    <0.001 |
|                     U_WCE                                                                   |    <0.001 |
|                     U_WHCMPCE                                                               |    <0.001 |
|                     U_WLCMPCE                                                               |    <0.001 |
|                     u_wcnt_hcmp                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                         DUT                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                             u_srlA                                                          |    <0.001 |
|                             u_srlB                                                          |    <0.001 |
|                             u_srlC                                                          |    <0.001 |
|                             u_srlD                                                          |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                      |    <0.001 |
|                             u_srlA                                                          |    <0.001 |
|                             u_srlB                                                          |    <0.001 |
|                             u_srlC                                                          |    <0.001 |
|                             u_srlD                                                          |    <0.001 |
|                     u_wcnt_lcmp                                                             |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                         DUT                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                             u_srlA                                                          |    <0.001 |
|                             u_srlB                                                          |    <0.001 |
|                             u_srlC                                                          |    <0.001 |
|                             u_srlD                                                          |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                      |    <0.001 |
|                             u_srlA                                                          |    <0.001 |
|                             u_srlB                                                          |    <0.001 |
|                             u_srlC                                                          |    <0.001 |
|                             u_srlD                                                          |    <0.001 |
|               u_ila_regs                                                                    |     0.013 |
|                 MU_SRL[0].mu_srl_reg                                                        |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[16].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[17].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[18].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[19].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                        |    <0.001 |
|                 MU_SRL[20].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[21].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[22].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[23].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[24].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[25].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[26].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[27].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[28].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[29].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                        |    <0.001 |
|                 MU_SRL[30].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[31].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[32].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[33].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[34].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[35].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[36].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[37].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[38].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[39].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                        |    <0.001 |
|                 MU_SRL[40].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[41].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[42].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[43].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[44].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[45].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[46].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[47].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[48].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[49].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                        |    <0.001 |
|                 MU_SRL[50].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[51].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[52].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[53].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[54].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[55].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[56].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[57].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[58].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[59].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                        |    <0.001 |
|                 MU_SRL[60].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[61].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[62].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[63].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[64].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[65].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[66].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[67].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[68].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[69].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                        |    <0.001 |
|                 MU_SRL[70].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[71].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[72].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[73].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[74].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[75].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[76].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[77].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[78].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[79].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                        |    <0.001 |
|                 MU_SRL[80].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[81].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[82].mu_srl_reg                                                       |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                        |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                        |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                        |    <0.001 |
|                 U_XSDB_SLAVE                                                                |    <0.001 |
|                 reg_15                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_16                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_17                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_18                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_19                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_1a                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_6                                                                       |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_7                                                                       |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_8                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |    <0.001 |
|                 reg_80                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_81                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_82                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_83                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_84                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_85                                                                      |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_887                                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |    <0.001 |
|                 reg_88d                                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |    <0.001 |
|                 reg_890                                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |    <0.001 |
|                 reg_9                                                                       |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |    <0.001 |
|                 reg_srl_fff                                                                 |    <0.001 |
|                 reg_stream_ffd                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |    <0.001 |
|                 reg_stream_ffe                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |    <0.001 |
|               u_ila_reset_ctrl                                                              |    <0.001 |
|                 arm_detection_inst                                                          |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                  |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                 |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                 |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                |    <0.001 |
|                 halt_detection_inst                                                         |    <0.001 |
|               u_trig                                                                        |     0.009 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                     DUT                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                         |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                          |    <0.001 |
|                         u_srlA                                                              |    <0.001 |
|                         u_srlB                                                              |    <0.001 |
|                         u_srlC                                                              |    <0.001 |
|                         u_srlD                                                              |    <0.001 |
|                 U_TM                                                                        |     0.008 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[16].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[17].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[18].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[19].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[20].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[21].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[22].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[23].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[24].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[25].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[26].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[27].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[28].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[29].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[30].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[31].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[32].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[33].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[34].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[35].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[36].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[37].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[38].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[39].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[40].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[41].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[42].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[43].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[44].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[45].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[46].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[47].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[48].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[49].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[50].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[51].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[52].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[53].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[54].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[55].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[56].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[57].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[58].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[59].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[60].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[61].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[62].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[63].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[64].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[65].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[66].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[67].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[68].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[69].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[70].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[71].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[72].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[73].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[74].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[75].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[76].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[77].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[78].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[79].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[80].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[81].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[82].U_M                                                  |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                   |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                       DUT                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                           u_srlA                                                            |    <0.001 |
|                           u_srlB                                                            |    <0.001 |
|                           u_srlC                                                            |    <0.001 |
|                           u_srlD                                                            |    <0.001 |
|               xsdb_memory_read_inst                                                         |     0.002 |
|         slot_0_ar                                                                           |     0.000 |
|         slot_0_aw                                                                           |     0.000 |
|         slot_0_b                                                                            |     0.000 |
|         slot_0_r                                                                            |     0.000 |
|         slot_0_w                                                                            |     0.000 |
|         slot_1_ar                                                                           |     0.000 |
|         slot_1_aw                                                                           |     0.000 |
|         slot_1_b                                                                            |     0.000 |
|         slot_1_r                                                                            |     0.000 |
|         slot_1_w                                                                            |     0.000 |
|         slot_4_ar                                                                           |     0.000 |
|         slot_4_aw                                                                           |     0.000 |
|         slot_4_b                                                                            |     0.000 |
|         slot_4_r                                                                            |     0.000 |
|         slot_4_w                                                                            |     0.000 |
|         slot_5_ar                                                                           |     0.000 |
|         slot_5_aw                                                                           |     0.000 |
|         slot_5_b                                                                            |     0.000 |
|         slot_5_r                                                                            |     0.000 |
|         slot_5_w                                                                            |     0.000 |
|     xadc_wiz_0                                                                              |     0.005 |
|       inst                                                                                  |     0.005 |
|         AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                |    <0.001 |
|             I_DECODER                                                                       |    <0.001 |
|         AXI_XADC_CORE_I                                                                     |     0.004 |
|           Inst_drp_arbiter                                                                  |    <0.001 |
|           axi4_stream_inst                                                                  |     0.001 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                |    <0.001 |
|         SOFT_RESET_I                                                                        |    <0.001 |
+---------------------------------------------------------------------------------------------+-----------+


