

================================================================
== Vivado HLS Report for 'mis_enqueue'
================================================================
* Date:           Tue Apr 27 13:31:16 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mis_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|  2 ~ 16  |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     428|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      4|     727|     581|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     358|    -|
|Register         |        -|      -|     661|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      4|    1388|    1367|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |mis_enqueue_l1_V_m_axi_U  |mis_enqueue_l1_V_m_axi  |        2|      0|  512|  580|    0|
    |mis_enqueue_mul_3bkb_U1   |mis_enqueue_mul_3bkb    |        0|      4|  215|    1|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                     |                        |        2|      4|  727|  581|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln544_1_fu_465_p2                |     +    |      0|  0|  71|          64|          64|
    |add_ln544_fu_456_p2                  |     +    |      0|  0|  40|          33|          33|
    |empty_9_fu_370_p2                    |     +    |      0|  0|  39|          32|           3|
    |ngh_cnt_V_1_fu_512_p2                |     +    |      0|  0|  39|          32|           1|
    |ret_V_1_fu_343_p2                    |     +    |      0|  0|  40|          33|           3|
    |ret_V_fu_307_p2                      |     +    |      0|  0|  41|          34|          34|
    |ap_block_state10                     |    and   |      0|  0|   6|           1|           1|
    |ap_block_state1_io                   |    and   |      0|  0|   6|           1|           1|
    |ap_block_state39_io                  |    and   |      0|  0|   6|           1|           1|
    |ap_predicate_op132_writereq_state24  |    and   |      0|  0|   6|           1|           1|
    |ap_predicate_op142_write_state24     |    and   |      0|  0|   6|           1|           1|
    |empty_8_fu_364_p2                    |   icmp   |      0|  0|  21|          34|          34|
    |icmp_ln887_1_fu_401_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_2_fu_422_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_fu_396_p2                 |   icmp   |      0|  0|  21|          34|          34|
    |ap_block_state24_io                  |    or    |      0|  0|   6|           1|           1|
    |ap_block_state40_io                  |    or    |      0|  0|   6|           1|           1|
    |ap_block_state46                     |    or    |      0|  0|   6|           1|           1|
    |ngh_cnt_V_fu_375_p3                  |  select  |      0|  0|  32|           1|          32|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 428|         369|         310|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  205|         47|    1|         47|
    |l1_V_ARADDR             |   33|          6|   32|        192|
    |l1_V_AWADDR             |   21|          4|   32|        128|
    |l1_V_WDATA              |   21|          4|   32|        128|
    |l1_V_blk_n_AR           |    9|          2|    1|          2|
    |l1_V_blk_n_AW           |    9|          2|    1|          2|
    |l1_V_blk_n_B            |    9|          2|    1|          2|
    |l1_V_blk_n_R            |    9|          2|    1|          2|
    |l1_V_blk_n_W            |    9|          2|    1|          2|
    |t_V_reg_226             |    9|          2|   32|         64|
    |task_out_V_TDATA_blk_n  |    9|          2|    1|          2|
    |task_out_V_TDATA_int    |   15|          3|  136|        408|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  358|         78|  271|        979|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln544_reg_652           |  33|   0|   33|          0|
    |ap_CS_fsm                   |  46|   0|   46|          0|
    |base_degree_V               |  32|   0|   32|          0|
    |base_neighbor_V             |  32|   0|   32|          0|
    |child_ts_V_reg_633          |  32|   0|   32|          0|
    |i_V_reg_594                 |  32|   0|   32|          0|
    |icmp_ln887_1_reg_624        |   1|   0|    1|          0|
    |icmp_ln887_2_reg_638        |   1|   0|    1|          0|
    |initialized_V               |   1|   0|    1|          0|
    |initialized_V_load_reg_534  |   1|   0|    1|          0|
    |l1_V_addr_3_reg_562         |  32|   0|   32|          0|
    |l1_V_addr_6_reg_657         |  32|   0|   32|          0|
    |lhs_V_2_reg_616             |  32|   0|   64|         32|
    |n_V_reg_583                 |  32|   0|   32|          0|
    |ngh_cnt_V_reg_604           |  32|   0|   32|          0|
    |p_Val2_s_fu_100             |  64|   0|   64|          0|
    |ret_V_1_reg_589             |  33|   0|   33|          0|
    |ret_V_2_reg_647             |  64|   0|   64|          0|
    |start_n_V_reg_574           |  32|   0|   32|          0|
    |t_V_reg_226                 |  32|   0|   32|          0|
    |total_v_V                   |  32|   0|   32|          0|
    |zext_ln119_1_reg_599        |  33|   0|   34|          1|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 661|   0|  694|         33|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    mis_enqueue   | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |    mis_enqueue   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    mis_enqueue   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    mis_enqueue   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    mis_enqueue   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    mis_enqueue   | return value |
|task_in                  |  in |  132|   ap_none  |      task_in     |    scalar    |
|task_out_V_TDATA         | out |  136|    axis    |    task_out_V    |    pointer   |
|task_out_V_TVALID        | out |    1|    axis    |    task_out_V    |    pointer   |
|task_out_V_TREADY        |  in |    1|    axis    |    task_out_V    |    pointer   |
|m_axi_l1_V_AWVALID       | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWREADY       |  in |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWADDR        | out |   32|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWID          | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWLEN         | out |    8|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWSIZE        | out |    3|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWBURST       | out |    2|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWLOCK        | out |    2|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWCACHE       | out |    4|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWPROT        | out |    3|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWQOS         | out |    4|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWREGION      | out |    4|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_AWUSER        | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_WVALID        | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_WREADY        |  in |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_WDATA         | out |   32|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_WSTRB         | out |    4|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_WLAST         | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_WID           | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_WUSER         | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARVALID       | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARREADY       |  in |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARADDR        | out |   32|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARID          | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARLEN         | out |    8|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARSIZE        | out |    3|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARBURST       | out |    2|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARLOCK        | out |    2|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARCACHE       | out |    4|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARPROT        | out |    3|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARQOS         | out |    4|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARREGION      | out |    4|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_ARUSER        | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_RVALID        |  in |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_RREADY        | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_RDATA         |  in |   32|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_RLAST         |  in |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_RID           |  in |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_RUSER         |  in |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_RRESP         |  in |    2|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_BVALID        |  in |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_BREADY        | out |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_BRESP         |  in |    2|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_BID           |  in |    1|    m_axi   |       l1_V       |    pointer   |
|m_axi_l1_V_BUSER         |  in |    1|    m_axi   |       l1_V       |    pointer   |
|undo_log_entry_V_TDATA   |  in |   64|    axis    | undo_log_entry_V |    pointer   |
|undo_log_entry_V_TVALID  |  in |    1|    axis    | undo_log_entry_V |    pointer   |
|undo_log_entry_V_TREADY  | out |    1|    axis    | undo_log_entry_V |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

