CAPI=1
[main]
description = Verilog arbiter

[fileset rtl]
files = src/arbiter.v[file_type=verilogSource]

[provider]
name = github
user = bmartini
repo = verilog-arbiter
version = b79f89e17f0be3b70a513c1a0b456f734a79273a
