#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017db6ba8fd0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_0000017db6ba0ec0 .param/l "DWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
v0000017db6c04a80_0 .var "a_clk", 0 0;
v0000017db6c06100_0 .var "a_i_data_rs", 31 0;
v0000017db6c053e0_0 .var "a_i_data_rt", 31 0;
v0000017db6c06240_0 .var "a_rst", 0 0;
v0000017db6c061a0_0 .var "alu_op", 5 0;
v0000017db6c04ee0_0 .net "alu_value", 31 0, v0000017db6b9f0c0_0;  1 drivers
S_0000017db6ba9160 .scope module, "a" "alu" 2 12, 3 4 0, S_0000017db6ba8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_clk";
    .port_info 1 /INPUT 1 "a_rst";
    .port_info 2 /INPUT 32 "a_i_data_rs";
    .port_info 3 /INPUT 32 "a_i_data_rt";
    .port_info 4 /INPUT 6 "alu_op";
    .port_info 5 /OUTPUT 32 "alu_value";
P_0000017db6ba0b40 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v0000017db6b9f160_0 .net *"_ivl_0", 31 0, L_0000017db6c06420;  1 drivers
L_0000017db6c068f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017db6b9e4e0_0 .net *"_ivl_11", 25 0, L_0000017db6c068f8;  1 drivers
L_0000017db6c06940 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017db6b9e760_0 .net/2u *"_ivl_12", 31 0, L_0000017db6c06940;  1 drivers
v0000017db6b9f2a0_0 .net *"_ivl_16", 31 0, L_0000017db6c062e0;  1 drivers
L_0000017db6c06988 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017db6b9e3a0_0 .net *"_ivl_19", 25 0, L_0000017db6c06988;  1 drivers
L_0000017db6c069d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000017db6b9e8a0_0 .net/2u *"_ivl_20", 31 0, L_0000017db6c069d0;  1 drivers
v0000017db6b9e800_0 .net *"_ivl_24", 31 0, L_0000017db6c05b60;  1 drivers
L_0000017db6c06a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017db6b9ea80_0 .net *"_ivl_27", 25 0, L_0000017db6c06a18;  1 drivers
L_0000017db6c06a60 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000017db6b9e6c0_0 .net/2u *"_ivl_28", 31 0, L_0000017db6c06a60;  1 drivers
L_0000017db6c06868 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017db6b9f020_0 .net *"_ivl_3", 25 0, L_0000017db6c06868;  1 drivers
v0000017db6b9eb20_0 .net *"_ivl_32", 31 0, L_0000017db6c05a20;  1 drivers
L_0000017db6c06aa8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017db6b9ee40_0 .net *"_ivl_35", 25 0, L_0000017db6c06aa8;  1 drivers
L_0000017db6c06af0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017db6b9eda0_0 .net/2u *"_ivl_36", 31 0, L_0000017db6c06af0;  1 drivers
L_0000017db6c068b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017db6b9ebc0_0 .net/2u *"_ivl_4", 31 0, L_0000017db6c068b0;  1 drivers
v0000017db6b9e440_0 .net *"_ivl_8", 31 0, L_0000017db6c05f20;  1 drivers
v0000017db6b9e580_0 .net "a_clk", 0 0, v0000017db6c04a80_0;  1 drivers
v0000017db6b9ec60_0 .net "a_i_data_rs", 31 0, v0000017db6c06100_0;  1 drivers
v0000017db6b9e620_0 .net "a_i_data_rt", 31 0, v0000017db6c053e0_0;  1 drivers
v0000017db6b9ed00_0 .net "a_rst", 0 0, v0000017db6c06240_0;  1 drivers
v0000017db6b9eee0_0 .net "alu_op", 5 0, v0000017db6c061a0_0;  1 drivers
v0000017db6b9f0c0_0 .var "alu_value", 31 0;
v0000017db6b9e940_0 .net "funct_add", 0 0, L_0000017db6c05340;  1 drivers
v0000017db6b9e9e0_0 .net "funct_and", 0 0, L_0000017db6c06380;  1 drivers
v0000017db6b9ef80_0 .net "funct_or", 0 0, L_0000017db6c05480;  1 drivers
v0000017db6b9f200_0 .net "funct_sub", 0 0, L_0000017db6c04bc0;  1 drivers
v0000017db6c04940_0 .net "funct_xor", 0 0, L_0000017db6c04f80;  1 drivers
E_0000017db6ba0dc0/0 .event negedge, v0000017db6b9ed00_0;
E_0000017db6ba0dc0/1 .event posedge, v0000017db6b9e580_0;
E_0000017db6ba0dc0 .event/or E_0000017db6ba0dc0/0, E_0000017db6ba0dc0/1;
L_0000017db6c06420 .concat [ 6 26 0 0], v0000017db6c061a0_0, L_0000017db6c06868;
L_0000017db6c05340 .cmp/eq 32, L_0000017db6c06420, L_0000017db6c068b0;
L_0000017db6c05f20 .concat [ 6 26 0 0], v0000017db6c061a0_0, L_0000017db6c068f8;
L_0000017db6c04bc0 .cmp/eq 32, L_0000017db6c05f20, L_0000017db6c06940;
L_0000017db6c062e0 .concat [ 6 26 0 0], v0000017db6c061a0_0, L_0000017db6c06988;
L_0000017db6c06380 .cmp/eq 32, L_0000017db6c062e0, L_0000017db6c069d0;
L_0000017db6c05b60 .concat [ 6 26 0 0], v0000017db6c061a0_0, L_0000017db6c06a18;
L_0000017db6c05480 .cmp/eq 32, L_0000017db6c05b60, L_0000017db6c06a60;
L_0000017db6c05a20 .concat [ 6 26 0 0], v0000017db6c061a0_0, L_0000017db6c06aa8;
L_0000017db6c04f80 .cmp/eq 32, L_0000017db6c05a20, L_0000017db6c06af0;
S_0000017db6ba4ba0 .scope task, "reset" "reset" 2 26, 2 26 0, S_0000017db6ba8fd0;
 .timescale 0 0;
v0000017db6c04b20_0 .var/i "counter", 31 0;
E_0000017db6ba0e00 .event posedge, v0000017db6b9e580_0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017db6c06240_0, 0, 1;
    %load/vec4 v0000017db6c04b20_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000017db6ba0e00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017db6c06240_0, 0, 1;
    %end;
    .scope S_0000017db6ba9160;
T_1 ;
    %wait E_0000017db6ba0dc0;
    %load/vec4 v0000017db6b9ed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017db6b9f0c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017db6b9e940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000017db6b9ec60_0;
    %load/vec4 v0000017db6b9e620_0;
    %add;
    %assign/vec4 v0000017db6b9f0c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000017db6b9f200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000017db6b9ec60_0;
    %load/vec4 v0000017db6b9e620_0;
    %sub;
    %assign/vec4 v0000017db6b9f0c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000017db6b9e9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000017db6b9ec60_0;
    %load/vec4 v0000017db6b9e620_0;
    %and;
    %assign/vec4 v0000017db6b9f0c0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000017db6b9ef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0000017db6b9ec60_0;
    %load/vec4 v0000017db6b9e620_0;
    %or;
    %assign/vec4 v0000017db6b9f0c0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000017db6c04940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0000017db6b9ec60_0;
    %load/vec4 v0000017db6b9e620_0;
    %xor;
    %assign/vec4 v0000017db6b9f0c0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017db6b9f0c0_0, 0;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017db6ba8fd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017db6c04a80_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000017db6ba8fd0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000017db6c04a80_0;
    %inv;
    %store/vec4 v0000017db6c04a80_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017db6ba8fd0;
T_4 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017db6c04b20_0, 0, 32;
    %fork TD_tb.reset, S_0000017db6ba4ba0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017db6c053e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017db6c06100_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000017db6c061a0_0, 0, 6;
    %wait E_0000017db6ba0e00;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017db6c053e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017db6c06100_0, 0, 32;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000017db6c061a0_0, 0, 6;
    %wait E_0000017db6ba0e00;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017db6c053e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017db6c06100_0, 0, 32;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000017db6c061a0_0, 0, 6;
    %wait E_0000017db6ba0e00;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017db6c053e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017db6c06100_0, 0, 32;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000017db6c061a0_0, 0, 6;
    %wait E_0000017db6ba0e00;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017db6c053e0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017db6c06100_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000017db6c061a0_0, 0, 6;
    %wait E_0000017db6ba0e00;
    %delay 20, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000017db6ba8fd0;
T_5 ;
    %vpi_call 2 60 "$monitor", $time, " ", "alu_op = %b, a_i_data_rs = %d, a_i_data_rt = %d, alu_value = %d", v0000017db6c061a0_0, v0000017db6c06100_0, v0000017db6c053e0_0, v0000017db6c04ee0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_alu.v";
    "././source/alu.v";
