<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › tidspbridge › core › _tiomap.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>_tiomap.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * _tiomap.h</span>
<span class="cm"> *</span>
<span class="cm"> * DSP-BIOS Bridge driver support functions for TI OMAP processors.</span>
<span class="cm"> *</span>
<span class="cm"> * Definitions and types private to this Bridge driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2006 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This package is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS PACKAGE IS PROVIDED ``AS IS&#39;&#39; AND WITHOUT ANY EXPRESS OR</span>
<span class="cm"> * IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED</span>
<span class="cm"> * WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _TIOMAP_</span>
<span class="cp">#define _TIOMAP_</span>

<span class="cm">/*</span>
<span class="cm"> * XXX These powerdomain.h/clockdomain.h includes are wrong and should</span>
<span class="cm"> * be removed.  No driver should call pwrdm_* or clkdm_* functions</span>
<span class="cm"> * directly; they should rely on OMAP core code to do this.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;mach-omap2/powerdomain.h&gt;</span>
<span class="cp">#include &lt;mach-omap2/clockdomain.h&gt;</span>
<span class="cm">/*</span>
<span class="cm"> * XXX These mach-omap2/ includes are wrong and should be removed.  No</span>
<span class="cm"> * driver should read or write to PRM/CM registers directly; they</span>
<span class="cm"> * should rely on OMAP core code to do this.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;mach-omap2/cm2xxx_3xxx.h&gt;</span>
<span class="cp">#include &lt;mach-omap2/prm-regbits-34xx.h&gt;</span>
<span class="cp">#include &lt;mach-omap2/cm-regbits-34xx.h&gt;</span>
<span class="cp">#include &lt;dspbridge/devdefs.h&gt;</span>
<span class="cp">#include &lt;hw_defs.h&gt;</span>
<span class="cp">#include &lt;dspbridge/dspioctl.h&gt;	</span><span class="cm">/* for bridge_ioctl_extproc defn */</span><span class="cp"></span>
<span class="cp">#include &lt;dspbridge/sync.h&gt;</span>
<span class="cp">#include &lt;dspbridge/clk.h&gt;</span>

<span class="k">struct</span> <span class="n">map_l4_peripheral</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">phys_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dsp_virt_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define ARM_MAILBOX_START               0xfffcf000</span>
<span class="cp">#define ARM_MAILBOX_LENGTH              0x800</span>

<span class="cm">/* New Registers in OMAP3.1 */</span>

<span class="cp">#define TESTBLOCK_ID_START              0xfffed400</span>
<span class="cp">#define TESTBLOCK_ID_LENGTH             0xff</span>

<span class="cm">/* ID Returned by OMAP1510 */</span>
<span class="cp">#define TBC_ID_VALUE                    0xB47002F</span>

<span class="cp">#define SPACE_LENGTH                    0x2000</span>
<span class="cp">#define API_CLKM_DPLL_DMA               0xfffec000</span>
<span class="cp">#define ARM_INTERRUPT_OFFSET            0xb00</span>

<span class="cp">#define BIOS24XX</span>

<span class="cp">#define L4_PERIPHERAL_NULL          0x0</span>
<span class="cp">#define DSPVA_PERIPHERAL_NULL       0x0</span>

<span class="cp">#define MAX_LOCK_TLB_ENTRIES 15</span>

<span class="cp">#define L4_PERIPHERAL_PRM        0x48306000	</span><span class="cm">/*PRM L4 Peripheral */</span><span class="cp"></span>
<span class="cp">#define DSPVA_PERIPHERAL_PRM     0x1181e000</span>
<span class="cp">#define L4_PERIPHERAL_SCM        0x48002000	</span><span class="cm">/*SCM L4 Peripheral */</span><span class="cp"></span>
<span class="cp">#define DSPVA_PERIPHERAL_SCM     0x1181f000</span>
<span class="cp">#define L4_PERIPHERAL_MMU        0x5D000000	</span><span class="cm">/*MMU L4 Peripheral */</span><span class="cp"></span>
<span class="cp">#define DSPVA_PERIPHERAL_MMU     0x11820000</span>
<span class="cp">#define L4_PERIPHERAL_CM        0x48004000	</span><span class="cm">/* Core L4, Clock Management */</span><span class="cp"></span>
<span class="cp">#define DSPVA_PERIPHERAL_CM     0x1181c000</span>
<span class="cp">#define L4_PERIPHERAL_PER        0x48005000	</span><span class="cm">/*  PER */</span><span class="cp"></span>
<span class="cp">#define DSPVA_PERIPHERAL_PER     0x1181d000</span>

<span class="cp">#define L4_PERIPHERAL_GPIO1       0x48310000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GPIO1    0x11809000</span>
<span class="cp">#define L4_PERIPHERAL_GPIO2       0x49050000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GPIO2    0x1180a000</span>
<span class="cp">#define L4_PERIPHERAL_GPIO3       0x49052000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GPIO3    0x1180b000</span>
<span class="cp">#define L4_PERIPHERAL_GPIO4       0x49054000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GPIO4    0x1180c000</span>
<span class="cp">#define L4_PERIPHERAL_GPIO5       0x49056000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GPIO5    0x1180d000</span>

<span class="cp">#define L4_PERIPHERAL_IVA2WDT      0x49030000</span>
<span class="cp">#define DSPVA_PERIPHERAL_IVA2WDT   0x1180e000</span>

<span class="cp">#define L4_PERIPHERAL_DISPLAY     0x48050000</span>
<span class="cp">#define DSPVA_PERIPHERAL_DISPLAY  0x1180f000</span>

<span class="cp">#define L4_PERIPHERAL_SSI         0x48058000</span>
<span class="cp">#define DSPVA_PERIPHERAL_SSI      0x11804000</span>
<span class="cp">#define L4_PERIPHERAL_GDD         0x48059000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GDD      0x11805000</span>
<span class="cp">#define L4_PERIPHERAL_SS1         0x4805a000</span>
<span class="cp">#define DSPVA_PERIPHERAL_SS1      0x11806000</span>
<span class="cp">#define L4_PERIPHERAL_SS2         0x4805b000</span>
<span class="cp">#define DSPVA_PERIPHERAL_SS2      0x11807000</span>

<span class="cp">#define L4_PERIPHERAL_CAMERA      0x480BC000</span>
<span class="cp">#define DSPVA_PERIPHERAL_CAMERA   0x11819000</span>

<span class="cp">#define L4_PERIPHERAL_SDMA        0x48056000</span>
<span class="cp">#define DSPVA_PERIPHERAL_SDMA     0x11810000	</span><span class="cm">/* 0x1181d000 conflict w/ PER */</span><span class="cp"></span>

<span class="cp">#define L4_PERIPHERAL_UART1             0x4806a000</span>
<span class="cp">#define DSPVA_PERIPHERAL_UART1          0x11811000</span>
<span class="cp">#define L4_PERIPHERAL_UART2             0x4806c000</span>
<span class="cp">#define DSPVA_PERIPHERAL_UART2          0x11812000</span>
<span class="cp">#define L4_PERIPHERAL_UART3             0x49020000</span>
<span class="cp">#define DSPVA_PERIPHERAL_UART3    0x11813000</span>

<span class="cp">#define L4_PERIPHERAL_MCBSP1      0x48074000</span>
<span class="cp">#define DSPVA_PERIPHERAL_MCBSP1   0x11814000</span>
<span class="cp">#define L4_PERIPHERAL_MCBSP2      0x49022000</span>
<span class="cp">#define DSPVA_PERIPHERAL_MCBSP2   0x11815000</span>
<span class="cp">#define L4_PERIPHERAL_MCBSP3      0x49024000</span>
<span class="cp">#define DSPVA_PERIPHERAL_MCBSP3   0x11816000</span>
<span class="cp">#define L4_PERIPHERAL_MCBSP4      0x49026000</span>
<span class="cp">#define DSPVA_PERIPHERAL_MCBSP4   0x11817000</span>
<span class="cp">#define L4_PERIPHERAL_MCBSP5      0x48096000</span>
<span class="cp">#define DSPVA_PERIPHERAL_MCBSP5   0x11818000</span>

<span class="cp">#define L4_PERIPHERAL_GPTIMER5    0x49038000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GPTIMER5 0x11800000</span>
<span class="cp">#define L4_PERIPHERAL_GPTIMER6    0x4903a000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GPTIMER6 0x11801000</span>
<span class="cp">#define L4_PERIPHERAL_GPTIMER7    0x4903c000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GPTIMER7 0x11802000</span>
<span class="cp">#define L4_PERIPHERAL_GPTIMER8    0x4903e000</span>
<span class="cp">#define DSPVA_PERIPHERAL_GPTIMER8 0x11803000</span>

<span class="cp">#define L4_PERIPHERAL_SPI1      0x48098000</span>
<span class="cp">#define DSPVA_PERIPHERAL_SPI1   0x1181a000</span>
<span class="cp">#define L4_PERIPHERAL_SPI2      0x4809a000</span>
<span class="cp">#define DSPVA_PERIPHERAL_SPI2   0x1181b000</span>

<span class="cp">#define L4_PERIPHERAL_MBOX        0x48094000</span>
<span class="cp">#define DSPVA_PERIPHERAL_MBOX     0x11808000</span>

<span class="cp">#define PM_GRPSEL_BASE 			0x48307000</span>
<span class="cp">#define DSPVA_GRPSEL_BASE 		0x11821000</span>

<span class="cp">#define L4_PERIPHERAL_SIDETONE_MCBSP2        0x49028000</span>
<span class="cp">#define DSPVA_PERIPHERAL_SIDETONE_MCBSP2 0x11824000</span>
<span class="cp">#define L4_PERIPHERAL_SIDETONE_MCBSP3        0x4902a000</span>
<span class="cp">#define DSPVA_PERIPHERAL_SIDETONE_MCBSP3 0x11825000</span>

<span class="cm">/* define a static array with L4 mappings */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">map_l4_peripheral</span> <span class="n">l4_peripheral_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_MBOX</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_MBOX</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_SCM</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_SCM</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_MMU</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_MMU</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GPTIMER5</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GPTIMER5</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GPTIMER6</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GPTIMER6</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GPTIMER7</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GPTIMER7</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GPTIMER8</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GPTIMER8</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GPIO1</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GPIO1</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GPIO2</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GPIO2</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GPIO3</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GPIO3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GPIO4</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GPIO4</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GPIO5</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GPIO5</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_IVA2WDT</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_IVA2WDT</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_DISPLAY</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_DISPLAY</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_SSI</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_SSI</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_GDD</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_GDD</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_SS1</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_SS1</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_SS2</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_SS2</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_UART1</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_UART1</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_UART2</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_UART2</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_UART3</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_UART3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_MCBSP1</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_MCBSP1</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_MCBSP2</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_MCBSP2</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_MCBSP3</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_MCBSP3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_MCBSP4</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_MCBSP4</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_MCBSP5</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_MCBSP5</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_CAMERA</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_CAMERA</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_SPI1</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_SPI1</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_SPI2</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_SPI2</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_PRM</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_PRM</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_CM</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_CM</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_PER</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_PER</span><span class="p">},</span>
	<span class="p">{</span><span class="n">PM_GRPSEL_BASE</span><span class="p">,</span> <span class="n">DSPVA_GRPSEL_BASE</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_SIDETONE_MCBSP2</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_SIDETONE_MCBSP2</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_SIDETONE_MCBSP3</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_SIDETONE_MCBSP3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">L4_PERIPHERAL_NULL</span><span class="p">,</span> <span class="n">DSPVA_PERIPHERAL_NULL</span><span class="p">}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *   15         10                  0</span>
<span class="cm"> *   ---------------------------------</span>
<span class="cm"> *  |0|0|1|0|0|0|c|c|c|i|i|i|i|i|i|i|</span>
<span class="cm"> *  ---------------------------------</span>
<span class="cm"> *  |  (class)  | (module specific) |</span>
<span class="cm"> *</span>
<span class="cm"> *  where  c -&gt; Externel Clock Command: Clk &amp; Autoidle Disable/Enable</span>
<span class="cm"> *  i -&gt; External Clock ID Timers 5,6,7,8, McBSP1,2 and WDT3</span>
<span class="cm"> */</span>

<span class="cm">/* MBX_PM_CLK_IDMASK: DSP External clock id mask. */</span>
<span class="cp">#define MBX_PM_CLK_IDMASK   0x7F</span>

<span class="cm">/* MBX_PM_CLK_CMDSHIFT: DSP External clock command shift. */</span>
<span class="cp">#define MBX_PM_CLK_CMDSHIFT 7</span>

<span class="cm">/* MBX_PM_CLK_CMDMASK: DSP External clock command mask. */</span>
<span class="cp">#define MBX_PM_CLK_CMDMASK 7</span>

<span class="cm">/* MBX_PM_MAX_RESOURCES: CORE 1 Clock resources. */</span>
<span class="cp">#define MBX_CORE1_RESOURCES 7</span>

<span class="cm">/* MBX_PM_MAX_RESOURCES: CORE 2 Clock Resources. */</span>
<span class="cp">#define MBX_CORE2_RESOURCES 1</span>

<span class="cm">/* MBX_PM_MAX_RESOURCES: TOTAL Clock Reosurces. */</span>
<span class="cp">#define MBX_PM_MAX_RESOURCES 11</span>

<span class="cm">/*  Power Management Commands */</span>
<span class="cp">#define BPWR_DISABLE_CLOCK	0</span>
<span class="cp">#define BPWR_ENABLE_CLOCK	1</span>

<span class="cm">/* OMAP242x specific resources */</span>
<span class="k">enum</span> <span class="n">bpwr_ext_clock_id</span> <span class="p">{</span>
	<span class="n">BPWR_GP_TIMER5</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">BPWR_GP_TIMER6</span><span class="p">,</span>
	<span class="n">BPWR_GP_TIMER7</span><span class="p">,</span>
	<span class="n">BPWR_GP_TIMER8</span><span class="p">,</span>
	<span class="n">BPWR_WD_TIMER3</span><span class="p">,</span>
	<span class="n">BPWR_MCBSP1</span><span class="p">,</span>
	<span class="n">BPWR_MCBSP2</span><span class="p">,</span>
	<span class="n">BPWR_MCBSP3</span><span class="p">,</span>
	<span class="n">BPWR_MCBSP4</span><span class="p">,</span>
	<span class="n">BPWR_MCBSP5</span><span class="p">,</span>
	<span class="n">BPWR_SSI</span> <span class="o">=</span> <span class="mh">0x20</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">bpwr_clkid</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_GP_TIMER5</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_GP_TIMER6</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_GP_TIMER7</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_GP_TIMER8</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_WD_TIMER3</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP1</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP2</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP3</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP4</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP5</span><span class="p">,</span>
	<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_SSI</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">bpwr_clk_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">clk_id</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dsp_clk_id</span> <span class="n">clk</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">bpwr_clk_t</span> <span class="n">bpwr_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_GP_TIMER5</span><span class="p">,</span> <span class="n">DSP_CLK_GPT5</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_GP_TIMER6</span><span class="p">,</span> <span class="n">DSP_CLK_GPT6</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_GP_TIMER7</span><span class="p">,</span> <span class="n">DSP_CLK_GPT7</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_GP_TIMER8</span><span class="p">,</span> <span class="n">DSP_CLK_GPT8</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_WD_TIMER3</span><span class="p">,</span> <span class="n">DSP_CLK_WDT3</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP1</span><span class="p">,</span> <span class="n">DSP_CLK_MCBSP1</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP2</span><span class="p">,</span> <span class="n">DSP_CLK_MCBSP2</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP3</span><span class="p">,</span> <span class="n">DSP_CLK_MCBSP3</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP4</span><span class="p">,</span> <span class="n">DSP_CLK_MCBSP4</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_MCBSP5</span><span class="p">,</span> <span class="n">DSP_CLK_MCBSP5</span><span class="p">},</span>
	<span class="p">{(</span><span class="n">u32</span><span class="p">)</span> <span class="n">BPWR_SSI</span><span class="p">,</span> <span class="n">DSP_CLK_SSI</span><span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* Interrupt Register Offsets */</span>
<span class="cp">#define INTH_IT_REG_OFFSET              0x00	</span><span class="cm">/* Interrupt register offset */</span><span class="cp"></span>
<span class="cp">#define INTH_MASK_IT_REG_OFFSET         0x04	</span><span class="cm">/* Mask Interrupt reg offset */</span><span class="cp"></span>

<span class="cp">#define   DSP_MAILBOX1_INT              10</span>
<span class="cm">/*</span>
<span class="cm"> *  Bit definition of  Interrupt  Level  Registers</span>
<span class="cm"> */</span>

<span class="cm">/* Mail Box defines */</span>
<span class="cp">#define MB_ARM2DSP1_REG_OFFSET          0x00</span>

<span class="cp">#define MB_ARM2DSP1B_REG_OFFSET         0x04</span>

<span class="cp">#define MB_DSP2ARM1B_REG_OFFSET         0x0C</span>

<span class="cp">#define MB_ARM2DSP1_FLAG_REG_OFFSET     0x18</span>

<span class="cp">#define MB_ARM2DSP_FLAG                 0x0001</span>

<span class="cp">#define MBOX_ARM2DSP HW_MBOX_ID0</span>
<span class="cp">#define MBOX_DSP2ARM HW_MBOX_ID1</span>
<span class="cp">#define MBOX_ARM HW_MBOX_U0_ARM</span>
<span class="cp">#define MBOX_DSP HW_MBOX_U1_DSP1</span>

<span class="cp">#define ENABLE                          true</span>
<span class="cp">#define DISABLE                         false</span>

<span class="cp">#define HIGH_LEVEL                      true</span>
<span class="cp">#define LOW_LEVEL                       false</span>

<span class="cm">/* Macro&#39;s */</span>
<span class="cp">#define CLEAR_BIT(reg, mask)             (reg &amp;= ~mask)</span>
<span class="cp">#define SET_BIT(reg, mask)               (reg |= mask)</span>

<span class="cp">#define SET_GROUP_BITS16(reg, position, width, value) \</span>
<span class="cp">	do {\</span>
<span class="cp">		reg &amp;= ~((0xFFFF &gt;&gt; (16 - (width))) &lt;&lt; (position)) ; \</span>
<span class="cp">		reg |= ((value &amp; (0xFFFF &gt;&gt; (16 - (width)))) &lt;&lt; (position)); \</span>
<span class="cp">	} while (0);</span>

<span class="cp">#define CLEAR_BIT_INDEX(reg, index)   (reg &amp;= ~(1 &lt;&lt; (index)))</span>

<span class="cm">/* This Bridge driver&#39;s device context: */</span>
<span class="k">struct</span> <span class="n">bridge_dev_context</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dev_object</span> <span class="o">*</span><span class="n">dev_obj</span><span class="p">;</span>	<span class="cm">/* Handle to Bridge device object. */</span>
	<span class="n">u32</span> <span class="n">dsp_base_addr</span><span class="p">;</span>	<span class="cm">/* Arm&#39;s API to DSP virt base addr */</span>
	<span class="cm">/*</span>
<span class="cm">	 * DSP External memory prog address as seen virtually by the OS on</span>
<span class="cm">	 * the host side.</span>
<span class="cm">	 */</span>
	<span class="n">u32</span> <span class="n">dsp_ext_base_addr</span><span class="p">;</span>	<span class="cm">/* See the comment above */</span>
	<span class="n">u32</span> <span class="n">api_reg_base</span><span class="p">;</span>	<span class="cm">/* API mem map&#39;d registers */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dsp_mmu_base</span><span class="p">;</span>	<span class="cm">/* DSP MMU Mapped registers */</span>
	<span class="n">u32</span> <span class="n">api_clk_base</span><span class="p">;</span>	<span class="cm">/* CLK Registers */</span>
	<span class="n">u32</span> <span class="n">dsp_clk_m2_base</span><span class="p">;</span>	<span class="cm">/* DSP Clock Module m2 */</span>
	<span class="n">u32</span> <span class="n">public_rhea</span><span class="p">;</span>	<span class="cm">/* Pub Rhea */</span>
	<span class="n">u32</span> <span class="n">int_addr</span><span class="p">;</span>		<span class="cm">/* MB INTR reg */</span>
	<span class="n">u32</span> <span class="n">tc_endianism</span><span class="p">;</span>	<span class="cm">/* TC Endianism register */</span>
	<span class="n">u32</span> <span class="n">test_base</span><span class="p">;</span>		<span class="cm">/* DSP MMU Mapped registers */</span>
	<span class="n">u32</span> <span class="n">self_loop</span><span class="p">;</span>		<span class="cm">/* Pointer to the selfloop */</span>
	<span class="n">u32</span> <span class="n">dsp_start_add</span><span class="p">;</span>	<span class="cm">/* API Boot vector */</span>
	<span class="n">u32</span> <span class="n">internal_size</span><span class="p">;</span>	<span class="cm">/* Internal memory size */</span>

	<span class="k">struct</span> <span class="n">omap_mbox</span> <span class="o">*</span><span class="n">mbox</span><span class="p">;</span>		<span class="cm">/* Mail box handle */</span>

	<span class="k">struct</span> <span class="n">cfg_hostres</span> <span class="o">*</span><span class="n">resources</span><span class="p">;</span>	<span class="cm">/* Host Resources */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Processor specific info is set when prog loaded and read from DCD.</span>
<span class="cm">	 * [See bridge_dev_ctrl()]  PROC info contains DSP-MMU TLB entries.</span>
<span class="cm">	 */</span>
	<span class="cm">/* DMMU TLB entries */</span>
	<span class="k">struct</span> <span class="n">bridge_ioctl_extproc</span> <span class="n">atlb_entry</span><span class="p">[</span><span class="n">BRDIOCTL_NUMOFMMUTLB</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">brd_state</span><span class="p">;</span>       <span class="cm">/* Last known board state. */</span>

	<span class="cm">/* TC Settings */</span>
	<span class="n">bool</span> <span class="n">tc_word_swap_on</span><span class="p">;</span>	<span class="cm">/* Traffic Controller Word Swap */</span>
	<span class="k">struct</span> <span class="n">pg_table_attrs</span> <span class="o">*</span><span class="n">pt_attrs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dsp_per_clks</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * If dsp_debug is true, do not branch to the DSP entry</span>
<span class="cm"> * point and wait for DSP to boot.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="n">s32</span> <span class="n">dsp_debug</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> *  ======== sm_interrupt_dsp ========</span>
<span class="cm"> *  Purpose:</span>
<span class="cm"> *      Set interrupt value &amp; send an interrupt to the DSP processor(s).</span>
<span class="cm"> *      This is typically used when mailbox interrupt mechanisms allow data</span>
<span class="cm"> *      to be associated with interrupt such as for OMAP&#39;s CMD/DATA regs.</span>
<span class="cm"> *  Parameters:</span>
<span class="cm"> *      dev_context:    Handle to Bridge driver defined device info.</span>
<span class="cm"> *      mb_val:         Value associated with interrupt(e.g. mailbox value).</span>
<span class="cm"> *  Returns:</span>
<span class="cm"> *      0:        Interrupt sent;</span>
<span class="cm"> *      else:           Unable to send interrupt.</span>
<span class="cm"> *  Requires:</span>
<span class="cm"> *  Ensures:</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">sm_interrupt_dsp</span><span class="p">(</span><span class="k">struct</span> <span class="n">bridge_dev_context</span> <span class="o">*</span><span class="n">dev_context</span><span class="p">,</span> <span class="n">u16</span> <span class="n">mb_val</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* _TIOMAP_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
