Command: vcs +vcs+dumpvars -full64 +v2k -R -debug_access+r+w +no_notifier +notimingcheck \
+nospecify -f /home/albert/Desktop/levandung/03_verif/verif/scripts/rtl.f /home/albert/Desktop/levandung/03_verif/verif/sv/testtop.v \
-l /home/albert/Desktop/levandung/03_verif/sim_result/sim.log
                         Chronologic VCS (TM)
       Version M-2017.03-SP2_Full64 -- Fri May 20 22:02:58 2022
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/albert/Desktop/levandung/02_rtl/add_1.v'
Parsing design file '/home/albert/Desktop/levandung/02_rtl/DFF.v'
Parsing design file '/home/albert/Desktop/levandung/02_rtl/counter.v'
Parsing design file '/home/albert/Desktop/levandung/03_verif/verif/sv/testtop.v'
Top Level Modules:
       testtop
No TimeScale specified
Starting vcs inline pass...
1 unique modules to generate
recompiling module testtop
make[1]: Entering directory `/home/albert/Desktop/levandung/03_verif/verif/scripts/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic     _4979_archive_1.so \
_csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libzerosoft_rt_stubs.so \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libvirsim.so /home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/liberrorinf.so \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libsnpsmalloc.so    /home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libvcsnew.so \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libsimprofile.so /home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libuclinative.so \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
/home/albert/MyPrograms/synopsys/M-2017.03-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/albert/Desktop/levandung/03_verif/verif/scripts/csrc' \

Command: /home/albert/Desktop/levandung/03_verif/verif/scripts/./simv +vcs+dumpvars +v2k +no_notifier +notimingcheck +nospecify -a /home/albert/Desktop/levandung/03_verif/sim_result/sim.log
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03-SP2_Full64; Runtime version M-2017.03-SP2_Full64;  May 20 22:02 2022
out =     1
out =     2
out =     3
out =     4
out =     5
out =     6
out =     7
out =     8
out =     9
out =    10
out =    11
$finish called from file "/home/albert/Desktop/levandung/03_verif/verif/sv/testtop.v", line 13.
$finish at simulation time                  100
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100
CPU Time:      0.220 seconds;       Data structure size:   0.0Mb
Fri May 20 22:02:59 2022
CPU time: .100 seconds to compile + .163 seconds to elab + .151 seconds to link + .232 seconds in simulation
