Reading OpenROAD database at '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib line 1, library ram_256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/lroot/NCO2ram/counter.sdc'…
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 1200000 800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     10915
Number of terminals:      70
Number of snets:          2
Number of nets:           310

[WARNING DRT-0418] Term mem_i0/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[15] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[6] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[13] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[15] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 67.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 50374.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 24449.
[INFO DRT-0033] via shape region query size = 8860.
[INFO DRT-0033] met2 shape region query size = 5368.
[INFO DRT-0033] via2 shape region query size = 7088.
[INFO DRT-0033] met3 shape region query size = 5414.
[INFO DRT-0033] via3 shape region query size = 7088.
[INFO DRT-0033] met4 shape region query size = 2112.
[INFO DRT-0033] via4 shape region query size = 78.
[INFO DRT-0033] met5 shape region query size = 98.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 254 pins.
[INFO DRT-0081]   Complete 59 unique inst patterns.
[INFO DRT-0084]   Complete 305 groups.
#scanned instances     = 10915
#unique  instances     = 67
#stdCellGenAp          = 1263
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 893
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 563
#instTermValidViaApCnt = 0
#macroGenAp            = 229
#macroValidPlanarAp    = 195
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:02, memory = 162.42 (MB), peak = 162.42 (MB)

[INFO DRT-0157] Number of guides:     2481

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 173 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 115 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 673.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 638.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 416.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 133.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 85.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1174 vertical wires in 4 frboxes and 771 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 56 vertical wires in 4 frboxes and 125 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 176.21 (MB), peak = 186.88 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.21 (MB), peak = 186.88 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 206.81 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 220.11 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 231.68 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 231.94 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 236.20 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 241.80 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:01, memory = 243.09 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:01, memory = 245.61 (MB).
    Completing 90% with 39 violations.
    elapsed time = 00:00:01, memory = 249.41 (MB).
    Completing 100% with 64 violations.
    elapsed time = 00:00:01, memory = 243.68 (MB).
[INFO DRT-0199]   Number of violations = 81.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        4     12      0      3      1
Recheck              0     10      6      1      0
Short                0     43      1      0      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:02, memory = 593.81 (MB), peak = 593.81 (MB)
Total wire length = 33601 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16309 um.
Total wire length on LAYER met2 = 12367 um.
Total wire length on LAYER met3 = 3852 um.
Total wire length on LAYER met4 = 1072 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2104.
Up-via summary (total 2104):

-----------------------
 FR_MASTERSLICE       0
            li1     947
           met1     915
           met2     151
           met3      91
           met4       0
-----------------------
                   2104


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 81 violations.
    elapsed time = 00:00:00, memory = 593.81 (MB).
    Completing 20% with 81 violations.
    elapsed time = 00:00:00, memory = 594.07 (MB).
    Completing 30% with 80 violations.
    elapsed time = 00:00:00, memory = 594.07 (MB).
    Completing 40% with 80 violations.
    elapsed time = 00:00:00, memory = 594.30 (MB).
    Completing 50% with 80 violations.
    elapsed time = 00:00:00, memory = 594.82 (MB).
    Completing 60% with 64 violations.
    elapsed time = 00:00:00, memory = 600.40 (MB).
    Completing 70% with 64 violations.
    elapsed time = 00:00:00, memory = 600.40 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:01, memory = 600.51 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:01, memory = 600.77 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:01, memory = 601.02 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met3
Metal Spacing        0      1
Short                2      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:01, memory = 604.22 (MB), peak = 607.23 (MB)
Total wire length = 33556 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16290 um.
Total wire length on LAYER met2 = 12508 um.
Total wire length on LAYER met3 = 3824 um.
Total wire length on LAYER met4 = 933 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2097.
Up-via summary (total 2097):

-----------------------
 FR_MASTERSLICE       0
            li1     947
           met1     915
           met2     147
           met3      88
           met4       0
-----------------------
                   2097


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 604.22 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 604.22 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 604.22 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 604.22 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 604.22 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 604.22 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 604.22 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 604.47 (MB), peak = 607.23 (MB)
Total wire length = 33547 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16288 um.
Total wire length on LAYER met2 = 12506 um.
Total wire length on LAYER met3 = 3823 um.
Total wire length on LAYER met4 = 929 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2091.
Up-via summary (total 2091):

-----------------------
 FR_MASTERSLICE       0
            li1     947
           met1     909
           met2     147
           met3      88
           met4       0
-----------------------
                   2091


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 604.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 604.47 (MB), peak = 607.23 (MB)
Total wire length = 33550 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16288 um.
Total wire length on LAYER met2 = 12507 um.
Total wire length on LAYER met3 = 3823 um.
Total wire length on LAYER met4 = 929 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2093.
Up-via summary (total 2093):

-----------------------
 FR_MASTERSLICE       0
            li1     947
           met1     911
           met2     147
           met3      88
           met4       0
-----------------------
                   2093


[INFO DRT-0198] Complete detail routing.
Total wire length = 33550 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16288 um.
Total wire length on LAYER met2 = 12507 um.
Total wire length on LAYER met3 = 3823 um.
Total wire length on LAYER met4 = 929 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2093.
Up-via summary (total 2093):

-----------------------
 FR_MASTERSLICE       0
            li1     947
           met1     911
           met2     147
           met3      88
           met4       0
-----------------------
                   2093


[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:04, memory = 604.47 (MB), peak = 607.23 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_135
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_134
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                              1000    3753.60
  Tap cell                               9275   11604.88
  Antenna cell                            409    1023.48
  Clock buffer                              5      80.08
  Timing Repair Buffer                    135     730.70
  Inverter                                 26      97.59
  Clock inverter                            3      17.52
  Sequential cell                          25     625.60
  Multi-Input combinational cell           35     302.79
  Total                                 10915  265266.93
Writing OpenROAD database to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-11-40/44-openroad-detailedrouting/counter.sdc'…
