// Seed: 3257924250
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output uwire id_3
);
  assign id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input wand id_5,
    input wand id_6,
    input tri1 id_7,
    input tri id_8,
    input uwire id_9,
    input logic id_10,
    input tri id_11,
    output supply1 id_12,
    output logic id_13,
    output wire id_14,
    output supply1 id_15
);
  tri1 id_17 = 1;
  id_18(
      1
  );
  always id_13 <= id_10;
  assign id_17 = 1;
  wire id_19, id_20, id_21;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_7,
      id_14
  );
  assign modCall_1.type_0 = 0;
  wire id_22, id_23;
  wire id_24 = id_23;
endmodule
