[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BUFFER|BUFFER>io_rd_D_1_data",
    "sources":[
      "~BUFFER|BUFFER>io_rd_Addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BUFFER|BUFFER>io_rd_D_0_validBit",
    "sources":[
      "~BUFFER|BUFFER>io_rd_Addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BUFFER|BUFFER>io_rd_D_1_validBit",
    "sources":[
      "~BUFFER|BUFFER>io_rd_Addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BUFFER|BUFFER>io_rd_D_2_data",
    "sources":[
      "~BUFFER|BUFFER>io_rd_Addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BUFFER|BUFFER>io_rd_D_2_validBit",
    "sources":[
      "~BUFFER|BUFFER>io_rd_Addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BUFFER|BUFFER>io_rd_D_0_data",
    "sources":[
      "~BUFFER|BUFFER>io_rd_Addr"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]