
BACnet_MSTP_SAMD21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005b20  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  00005b20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000a18  20000074  00005b94  00020074  2**2
                  ALLOC
  3 .stack        00002004  20000a8c  000065ac  00020074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00061ed6  00000000  00000000  000200f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007cf1  00000000  00000000  00081fcb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00010508  00000000  00000000  00089cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001038  00000000  00000000  0009a1c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001610  00000000  00000000  0009b1fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002218b  00000000  00000000  0009c80c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001de98  00000000  00000000  000be997  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000956bb  00000000  00000000  000dc82f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002ea8  00000000  00000000  00171eec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	90 2a 00 20 6d 49 00 00 69 49 00 00 69 49 00 00     .*. mI..iI..iI..
	...
      2c:	69 49 00 00 00 00 00 00 00 00 00 00 69 49 00 00     iI..........iI..
      3c:	11 38 00 00 69 49 00 00 69 49 00 00 f1 3a 00 00     .8..iI..iI...:..
      4c:	69 49 00 00 a1 02 00 00 69 49 00 00 69 49 00 00     iI......iI..iI..
      5c:	69 49 00 00 69 49 00 00 79 41 00 00 89 41 00 00     iI..iI..yA...A..
      6c:	99 41 00 00 a9 41 00 00 b9 41 00 00 c9 41 00 00     .A...A...A...A..
      7c:	69 49 00 00 69 49 00 00 69 49 00 00 71 3b 00 00     iI..iI..iI..q;..
      8c:	81 3b 00 00 91 3b 00 00 a1 3b 00 00 b1 3b 00 00     .;...;...;...;..
      9c:	65 02 00 00 69 49 00 00 69 49 00 00 69 49 00 00     e...iI..iI..iI..
      ac:	69 49 00 00 00 00 00 00                             iI......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000074 	.word	0x20000074
      d4:	00000000 	.word	0x00000000
      d8:	00005b20 	.word	0x00005b20

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000078 	.word	0x20000078
     108:	00005b20 	.word	0x00005b20
     10c:	00005b20 	.word	0x00005b20
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
     114:	b510      	push	{r4, lr}
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     11e:	21fa      	movs	r1, #250	; 0xfa
     120:	0089      	lsls	r1, r1, #2
     122:	47a0      	blx	r4
     124:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     126:	6018      	str	r0, [r3, #0]
     128:	21fa      	movs	r1, #250	; 0xfa
     12a:	0089      	lsls	r1, r1, #2
     12c:	47a0      	blx	r4
     12e:	4b06      	ldr	r3, [pc, #24]	; (148 <delay_init+0x34>)
     130:	6018      	str	r0, [r3, #0]
     132:	2205      	movs	r2, #5
     134:	4b05      	ldr	r3, [pc, #20]	; (14c <delay_init+0x38>)
     136:	601a      	str	r2, [r3, #0]
     138:	bd10      	pop	{r4, pc}
     13a:	46c0      	nop			; (mov r8, r8)
     13c:	0000469d 	.word	0x0000469d
     140:	00004e41 	.word	0x00004e41
     144:	20000000 	.word	0x20000000
     148:	20000004 	.word	0x20000004
     14c:	e000e010 	.word	0xe000e010

00000150 <delay_cycles_ms>:
     150:	e000      	b.n	154 <delay_cycles_ms+0x4>
     152:	0010      	movs	r0, r2
     154:	1e42      	subs	r2, r0, #1
     156:	2800      	cmp	r0, #0
     158:	d00c      	beq.n	174 <delay_cycles_ms+0x24>
     15a:	4b07      	ldr	r3, [pc, #28]	; (178 <delay_cycles_ms+0x28>)
     15c:	681b      	ldr	r3, [r3, #0]
     15e:	2b00      	cmp	r3, #0
     160:	d0f7      	beq.n	152 <delay_cycles_ms+0x2>
     162:	4906      	ldr	r1, [pc, #24]	; (17c <delay_cycles_ms+0x2c>)
     164:	604b      	str	r3, [r1, #4]
     166:	2300      	movs	r3, #0
     168:	608b      	str	r3, [r1, #8]
     16a:	4b04      	ldr	r3, [pc, #16]	; (17c <delay_cycles_ms+0x2c>)
     16c:	681b      	ldr	r3, [r3, #0]
     16e:	03db      	lsls	r3, r3, #15
     170:	d5fb      	bpl.n	16a <delay_cycles_ms+0x1a>
     172:	e7ee      	b.n	152 <delay_cycles_ms+0x2>
     174:	4770      	bx	lr
     176:	46c0      	nop			; (mov r8, r8)
     178:	20000000 	.word	0x20000000
     17c:	e000e010 	.word	0xe000e010

00000180 <_adc_interrupt_handler>:
     180:	b570      	push	{r4, r5, r6, lr}
     182:	0080      	lsls	r0, r0, #2
     184:	4b36      	ldr	r3, [pc, #216]	; (260 <_adc_interrupt_handler+0xe0>)
     186:	58c5      	ldr	r5, [r0, r3]
     188:	682b      	ldr	r3, [r5, #0]
     18a:	7e1a      	ldrb	r2, [r3, #24]
     18c:	7ddc      	ldrb	r4, [r3, #23]
     18e:	4014      	ands	r4, r2
     190:	07e2      	lsls	r2, r4, #31
     192:	d416      	bmi.n	1c2 <_adc_interrupt_handler+0x42>
     194:	0763      	lsls	r3, r4, #29
     196:	d508      	bpl.n	1aa <_adc_interrupt_handler+0x2a>
     198:	2304      	movs	r3, #4
     19a:	682a      	ldr	r2, [r5, #0]
     19c:	7613      	strb	r3, [r2, #24]
     19e:	7eeb      	ldrb	r3, [r5, #27]
     1a0:	079b      	lsls	r3, r3, #30
     1a2:	d502      	bpl.n	1aa <_adc_interrupt_handler+0x2a>
     1a4:	7eab      	ldrb	r3, [r5, #26]
     1a6:	079b      	lsls	r3, r3, #30
     1a8:	d452      	bmi.n	250 <_adc_interrupt_handler+0xd0>
     1aa:	07a3      	lsls	r3, r4, #30
     1ac:	d508      	bpl.n	1c0 <_adc_interrupt_handler+0x40>
     1ae:	2302      	movs	r3, #2
     1b0:	682a      	ldr	r2, [r5, #0]
     1b2:	7613      	strb	r3, [r2, #24]
     1b4:	7eeb      	ldrb	r3, [r5, #27]
     1b6:	075b      	lsls	r3, r3, #29
     1b8:	d502      	bpl.n	1c0 <_adc_interrupt_handler+0x40>
     1ba:	7eab      	ldrb	r3, [r5, #26]
     1bc:	075b      	lsls	r3, r3, #29
     1be:	d44b      	bmi.n	258 <_adc_interrupt_handler+0xd8>
     1c0:	bd70      	pop	{r4, r5, r6, pc}
     1c2:	2201      	movs	r2, #1
     1c4:	761a      	strb	r2, [r3, #24]
     1c6:	682a      	ldr	r2, [r5, #0]
     1c8:	7e53      	ldrb	r3, [r2, #25]
     1ca:	b25b      	sxtb	r3, r3
     1cc:	2b00      	cmp	r3, #0
     1ce:	db27      	blt.n	220 <_adc_interrupt_handler+0xa0>
     1d0:	2100      	movs	r1, #0
     1d2:	2900      	cmp	r1, #0
     1d4:	d1f7      	bne.n	1c6 <_adc_interrupt_handler+0x46>
     1d6:	6968      	ldr	r0, [r5, #20]
     1d8:	1c83      	adds	r3, r0, #2
     1da:	616b      	str	r3, [r5, #20]
     1dc:	8b53      	ldrh	r3, [r2, #26]
     1de:	b29b      	uxth	r3, r3
     1e0:	8003      	strh	r3, [r0, #0]
     1e2:	8b2b      	ldrh	r3, [r5, #24]
     1e4:	3b01      	subs	r3, #1
     1e6:	b29b      	uxth	r3, r3
     1e8:	832b      	strh	r3, [r5, #24]
     1ea:	2b00      	cmp	r3, #0
     1ec:	d01e      	beq.n	22c <_adc_interrupt_handler+0xac>
     1ee:	7f6b      	ldrb	r3, [r5, #29]
     1f0:	2b00      	cmp	r3, #0
     1f2:	d0cf      	beq.n	194 <_adc_interrupt_handler+0x14>
     1f4:	682e      	ldr	r6, [r5, #0]
     1f6:	7e72      	ldrb	r2, [r6, #25]
     1f8:	b252      	sxtb	r2, r2
     1fa:	2a00      	cmp	r2, #0
     1fc:	db12      	blt.n	224 <_adc_interrupt_handler+0xa4>
     1fe:	0008      	movs	r0, r1
     200:	2800      	cmp	r0, #0
     202:	d1f8      	bne.n	1f6 <_adc_interrupt_handler+0x76>
     204:	7b32      	ldrb	r2, [r6, #12]
     206:	2102      	movs	r1, #2
     208:	430a      	orrs	r2, r1
     20a:	b2d2      	uxtb	r2, r2
     20c:	7332      	strb	r2, [r6, #12]
     20e:	682a      	ldr	r2, [r5, #0]
     210:	7e52      	ldrb	r2, [r2, #25]
     212:	b252      	sxtb	r2, r2
     214:	2a00      	cmp	r2, #0
     216:	db07      	blt.n	228 <_adc_interrupt_handler+0xa8>
     218:	0002      	movs	r2, r0
     21a:	2a00      	cmp	r2, #0
     21c:	d1f7      	bne.n	20e <_adc_interrupt_handler+0x8e>
     21e:	e7b9      	b.n	194 <_adc_interrupt_handler+0x14>
     220:	2101      	movs	r1, #1
     222:	e7d6      	b.n	1d2 <_adc_interrupt_handler+0x52>
     224:	0018      	movs	r0, r3
     226:	e7eb      	b.n	200 <_adc_interrupt_handler+0x80>
     228:	001a      	movs	r2, r3
     22a:	e7f6      	b.n	21a <_adc_interrupt_handler+0x9a>
     22c:	2301      	movs	r3, #1
     22e:	682a      	ldr	r2, [r5, #0]
     230:	7593      	strb	r3, [r2, #22]
     232:	7f2b      	ldrb	r3, [r5, #28]
     234:	2b05      	cmp	r3, #5
     236:	d1ad      	bne.n	194 <_adc_interrupt_handler+0x14>
     238:	2300      	movs	r3, #0
     23a:	772b      	strb	r3, [r5, #28]
     23c:	7eeb      	ldrb	r3, [r5, #27]
     23e:	07db      	lsls	r3, r3, #31
     240:	d5a8      	bpl.n	194 <_adc_interrupt_handler+0x14>
     242:	7eab      	ldrb	r3, [r5, #26]
     244:	07db      	lsls	r3, r3, #31
     246:	d5a5      	bpl.n	194 <_adc_interrupt_handler+0x14>
     248:	0028      	movs	r0, r5
     24a:	68ab      	ldr	r3, [r5, #8]
     24c:	4798      	blx	r3
     24e:	e7a1      	b.n	194 <_adc_interrupt_handler+0x14>
     250:	0028      	movs	r0, r5
     252:	68eb      	ldr	r3, [r5, #12]
     254:	4798      	blx	r3
     256:	e7a8      	b.n	1aa <_adc_interrupt_handler+0x2a>
     258:	692b      	ldr	r3, [r5, #16]
     25a:	0028      	movs	r0, r5
     25c:	4798      	blx	r3
     25e:	e7af      	b.n	1c0 <_adc_interrupt_handler+0x40>
     260:	20000444 	.word	0x20000444

00000264 <ADC_Handler>:
     264:	b510      	push	{r4, lr}
     266:	2000      	movs	r0, #0
     268:	4b01      	ldr	r3, [pc, #4]	; (270 <ADC_Handler+0xc>)
     26a:	4798      	blx	r3
     26c:	bd10      	pop	{r4, pc}
     26e:	46c0      	nop			; (mov r8, r8)
     270:	00000181 	.word	0x00000181

00000274 <extint_register_callback>:
     274:	2a00      	cmp	r2, #0
     276:	d001      	beq.n	27c <extint_register_callback+0x8>
     278:	2017      	movs	r0, #23
     27a:	4770      	bx	lr
     27c:	008b      	lsls	r3, r1, #2
     27e:	4a07      	ldr	r2, [pc, #28]	; (29c <extint_register_callback+0x28>)
     280:	589b      	ldr	r3, [r3, r2]
     282:	2b00      	cmp	r3, #0
     284:	d003      	beq.n	28e <extint_register_callback+0x1a>
     286:	4283      	cmp	r3, r0
     288:	d005      	beq.n	296 <extint_register_callback+0x22>
     28a:	201d      	movs	r0, #29
     28c:	e7f5      	b.n	27a <extint_register_callback+0x6>
     28e:	0089      	lsls	r1, r1, #2
     290:	5088      	str	r0, [r1, r2]
     292:	2000      	movs	r0, #0
     294:	e7f1      	b.n	27a <extint_register_callback+0x6>
     296:	2000      	movs	r0, #0
     298:	e7ef      	b.n	27a <extint_register_callback+0x6>
     29a:	46c0      	nop			; (mov r8, r8)
     29c:	2000044c 	.word	0x2000044c

000002a0 <EIC_Handler>:
     2a0:	b510      	push	{r4, lr}
     2a2:	2200      	movs	r2, #0
     2a4:	4b0f      	ldr	r3, [pc, #60]	; (2e4 <EIC_Handler+0x44>)
     2a6:	701a      	strb	r2, [r3, #0]
     2a8:	e005      	b.n	2b6 <EIC_Handler+0x16>
     2aa:	480f      	ldr	r0, [pc, #60]	; (2e8 <EIC_Handler+0x48>)
     2ac:	e00a      	b.n	2c4 <EIC_Handler+0x24>
     2ae:	4a0d      	ldr	r2, [pc, #52]	; (2e4 <EIC_Handler+0x44>)
     2b0:	7813      	ldrb	r3, [r2, #0]
     2b2:	3301      	adds	r3, #1
     2b4:	7013      	strb	r3, [r2, #0]
     2b6:	4b0b      	ldr	r3, [pc, #44]	; (2e4 <EIC_Handler+0x44>)
     2b8:	781b      	ldrb	r3, [r3, #0]
     2ba:	2b0f      	cmp	r3, #15
     2bc:	d811      	bhi.n	2e2 <EIC_Handler+0x42>
     2be:	2b1f      	cmp	r3, #31
     2c0:	d9f3      	bls.n	2aa <EIC_Handler+0xa>
     2c2:	2000      	movs	r0, #0
     2c4:	211f      	movs	r1, #31
     2c6:	4019      	ands	r1, r3
     2c8:	2201      	movs	r2, #1
     2ca:	408a      	lsls	r2, r1
     2cc:	6901      	ldr	r1, [r0, #16]
     2ce:	4211      	tst	r1, r2
     2d0:	d0ed      	beq.n	2ae <EIC_Handler+0xe>
     2d2:	6102      	str	r2, [r0, #16]
     2d4:	009b      	lsls	r3, r3, #2
     2d6:	4a05      	ldr	r2, [pc, #20]	; (2ec <EIC_Handler+0x4c>)
     2d8:	589b      	ldr	r3, [r3, r2]
     2da:	2b00      	cmp	r3, #0
     2dc:	d0e7      	beq.n	2ae <EIC_Handler+0xe>
     2de:	4798      	blx	r3
     2e0:	e7e5      	b.n	2ae <EIC_Handler+0xe>
     2e2:	bd10      	pop	{r4, pc}
     2e4:	20000448 	.word	0x20000448
     2e8:	40001800 	.word	0x40001800
     2ec:	2000044c 	.word	0x2000044c

000002f0 <_extint_enable>:
     2f0:	2200      	movs	r2, #0
     2f2:	2a00      	cmp	r2, #0
     2f4:	d006      	beq.n	304 <_extint_enable+0x14>
     2f6:	2300      	movs	r3, #0
     2f8:	2b00      	cmp	r3, #0
     2fa:	d00b      	beq.n	314 <_extint_enable+0x24>
     2fc:	2300      	movs	r3, #0
     2fe:	2b00      	cmp	r3, #0
     300:	d1f9      	bne.n	2f6 <_extint_enable+0x6>
     302:	4770      	bx	lr
     304:	4908      	ldr	r1, [pc, #32]	; (328 <_extint_enable+0x38>)
     306:	780b      	ldrb	r3, [r1, #0]
     308:	2002      	movs	r0, #2
     30a:	4303      	orrs	r3, r0
     30c:	b2db      	uxtb	r3, r3
     30e:	700b      	strb	r3, [r1, #0]
     310:	3201      	adds	r2, #1
     312:	e7ee      	b.n	2f2 <_extint_enable+0x2>
     314:	4a04      	ldr	r2, [pc, #16]	; (328 <_extint_enable+0x38>)
     316:	7852      	ldrb	r2, [r2, #1]
     318:	b252      	sxtb	r2, r2
     31a:	2a00      	cmp	r2, #0
     31c:	db01      	blt.n	322 <_extint_enable+0x32>
     31e:	3301      	adds	r3, #1
     320:	e7ea      	b.n	2f8 <_extint_enable+0x8>
     322:	2301      	movs	r3, #1
     324:	e7eb      	b.n	2fe <_extint_enable+0xe>
     326:	46c0      	nop			; (mov r8, r8)
     328:	40001800 	.word	0x40001800

0000032c <_system_extint_init>:
     32c:	b500      	push	{lr}
     32e:	b083      	sub	sp, #12
     330:	4a1b      	ldr	r2, [pc, #108]	; (3a0 <_system_extint_init+0x74>)
     332:	6993      	ldr	r3, [r2, #24]
     334:	2140      	movs	r1, #64	; 0x40
     336:	430b      	orrs	r3, r1
     338:	6193      	str	r3, [r2, #24]
     33a:	a901      	add	r1, sp, #4
     33c:	2300      	movs	r3, #0
     33e:	700b      	strb	r3, [r1, #0]
     340:	2005      	movs	r0, #5
     342:	4b18      	ldr	r3, [pc, #96]	; (3a4 <_system_extint_init+0x78>)
     344:	4798      	blx	r3
     346:	2005      	movs	r0, #5
     348:	4b17      	ldr	r3, [pc, #92]	; (3a8 <_system_extint_init+0x7c>)
     34a:	4798      	blx	r3
     34c:	2200      	movs	r2, #0
     34e:	2a00      	cmp	r2, #0
     350:	d006      	beq.n	360 <_system_extint_init+0x34>
     352:	2300      	movs	r3, #0
     354:	2b00      	cmp	r3, #0
     356:	d00b      	beq.n	370 <_system_extint_init+0x44>
     358:	2300      	movs	r3, #0
     35a:	2b00      	cmp	r3, #0
     35c:	d1f9      	bne.n	352 <_system_extint_init+0x26>
     35e:	e016      	b.n	38e <_system_extint_init+0x62>
     360:	4912      	ldr	r1, [pc, #72]	; (3ac <_system_extint_init+0x80>)
     362:	780b      	ldrb	r3, [r1, #0]
     364:	2001      	movs	r0, #1
     366:	4303      	orrs	r3, r0
     368:	b2db      	uxtb	r3, r3
     36a:	700b      	strb	r3, [r1, #0]
     36c:	3201      	adds	r2, #1
     36e:	e7ee      	b.n	34e <_system_extint_init+0x22>
     370:	4a0e      	ldr	r2, [pc, #56]	; (3ac <_system_extint_init+0x80>)
     372:	7852      	ldrb	r2, [r2, #1]
     374:	b252      	sxtb	r2, r2
     376:	2a00      	cmp	r2, #0
     378:	db01      	blt.n	37e <_system_extint_init+0x52>
     37a:	3301      	adds	r3, #1
     37c:	e7ea      	b.n	354 <_system_extint_init+0x28>
     37e:	2301      	movs	r3, #1
     380:	e7eb      	b.n	35a <_system_extint_init+0x2e>
     382:	0099      	lsls	r1, r3, #2
     384:	2000      	movs	r0, #0
     386:	4a0a      	ldr	r2, [pc, #40]	; (3b0 <_system_extint_init+0x84>)
     388:	5088      	str	r0, [r1, r2]
     38a:	3301      	adds	r3, #1
     38c:	b2db      	uxtb	r3, r3
     38e:	2b0f      	cmp	r3, #15
     390:	d9f7      	bls.n	382 <_system_extint_init+0x56>
     392:	2210      	movs	r2, #16
     394:	4b07      	ldr	r3, [pc, #28]	; (3b4 <_system_extint_init+0x88>)
     396:	601a      	str	r2, [r3, #0]
     398:	4b07      	ldr	r3, [pc, #28]	; (3b8 <_system_extint_init+0x8c>)
     39a:	4798      	blx	r3
     39c:	b003      	add	sp, #12
     39e:	bd00      	pop	{pc}
     3a0:	40000400 	.word	0x40000400
     3a4:	000047d1 	.word	0x000047d1
     3a8:	00004749 	.word	0x00004749
     3ac:	40001800 	.word	0x40001800
     3b0:	2000044c 	.word	0x2000044c
     3b4:	e000e100 	.word	0xe000e100
     3b8:	000002f1 	.word	0x000002f1

000003bc <extint_chan_set_config>:
     3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
     3be:	b083      	sub	sp, #12
     3c0:	0005      	movs	r5, r0
     3c2:	000c      	movs	r4, r1
     3c4:	a901      	add	r1, sp, #4
     3c6:	2300      	movs	r3, #0
     3c8:	704b      	strb	r3, [r1, #1]
     3ca:	70cb      	strb	r3, [r1, #3]
     3cc:	7923      	ldrb	r3, [r4, #4]
     3ce:	700b      	strb	r3, [r1, #0]
     3d0:	7a23      	ldrb	r3, [r4, #8]
     3d2:	708b      	strb	r3, [r1, #2]
     3d4:	7820      	ldrb	r0, [r4, #0]
     3d6:	4b16      	ldr	r3, [pc, #88]	; (430 <extint_chan_set_config+0x74>)
     3d8:	4798      	blx	r3
     3da:	2d1f      	cmp	r5, #31
     3dc:	d920      	bls.n	420 <extint_chan_set_config+0x64>
     3de:	2000      	movs	r0, #0
     3e0:	2207      	movs	r2, #7
     3e2:	402a      	ands	r2, r5
     3e4:	0092      	lsls	r2, r2, #2
     3e6:	7ae3      	ldrb	r3, [r4, #11]
     3e8:	001e      	movs	r6, r3
     3ea:	7aa1      	ldrb	r1, [r4, #10]
     3ec:	2900      	cmp	r1, #0
     3ee:	d002      	beq.n	3f6 <extint_chan_set_config+0x3a>
     3f0:	2608      	movs	r6, #8
     3f2:	431e      	orrs	r6, r3
     3f4:	b2f6      	uxtb	r6, r6
     3f6:	08eb      	lsrs	r3, r5, #3
     3f8:	3306      	adds	r3, #6
     3fa:	009b      	lsls	r3, r3, #2
     3fc:	5819      	ldr	r1, [r3, r0]
     3fe:	270f      	movs	r7, #15
     400:	4097      	lsls	r7, r2
     402:	43b9      	bics	r1, r7
     404:	4096      	lsls	r6, r2
     406:	0032      	movs	r2, r6
     408:	430a      	orrs	r2, r1
     40a:	501a      	str	r2, [r3, r0]
     40c:	7a63      	ldrb	r3, [r4, #9]
     40e:	2b00      	cmp	r3, #0
     410:	d108      	bne.n	424 <extint_chan_set_config+0x68>
     412:	6943      	ldr	r3, [r0, #20]
     414:	2201      	movs	r2, #1
     416:	40aa      	lsls	r2, r5
     418:	4393      	bics	r3, r2
     41a:	6143      	str	r3, [r0, #20]
     41c:	b003      	add	sp, #12
     41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     420:	4804      	ldr	r0, [pc, #16]	; (434 <extint_chan_set_config+0x78>)
     422:	e7dd      	b.n	3e0 <extint_chan_set_config+0x24>
     424:	6943      	ldr	r3, [r0, #20]
     426:	2201      	movs	r2, #1
     428:	40aa      	lsls	r2, r5
     42a:	4313      	orrs	r3, r2
     42c:	6143      	str	r3, [r0, #20]
     42e:	e7f5      	b.n	41c <extint_chan_set_config+0x60>
     430:	00004909 	.word	0x00004909
     434:	40001800 	.word	0x40001800

00000438 <rtc_calendar_enable>:
     438:	6802      	ldr	r2, [r0, #0]
     43a:	7a93      	ldrb	r3, [r2, #10]
     43c:	b25b      	sxtb	r3, r3
     43e:	2b00      	cmp	r3, #0
     440:	db08      	blt.n	454 <rtc_calendar_enable+0x1c>
     442:	2300      	movs	r3, #0
     444:	2b00      	cmp	r3, #0
     446:	d1f8      	bne.n	43a <rtc_calendar_enable+0x2>
     448:	8813      	ldrh	r3, [r2, #0]
     44a:	2102      	movs	r1, #2
     44c:	430b      	orrs	r3, r1
     44e:	b29b      	uxth	r3, r3
     450:	8013      	strh	r3, [r2, #0]
     452:	4770      	bx	lr
     454:	2301      	movs	r3, #1
     456:	e7f5      	b.n	444 <rtc_calendar_enable+0xc>

00000458 <rtc_calendar_disable>:
     458:	6802      	ldr	r2, [r0, #0]
     45a:	7a93      	ldrb	r3, [r2, #10]
     45c:	b25b      	sxtb	r3, r3
     45e:	2b00      	cmp	r3, #0
     460:	db0a      	blt.n	478 <rtc_calendar_disable+0x20>
     462:	2300      	movs	r3, #0
     464:	2b00      	cmp	r3, #0
     466:	d1f8      	bne.n	45a <rtc_calendar_disable+0x2>
     468:	33c1      	adds	r3, #193	; 0xc1
     46a:	7193      	strb	r3, [r2, #6]
     46c:	7213      	strb	r3, [r2, #8]
     46e:	8813      	ldrh	r3, [r2, #0]
     470:	2102      	movs	r1, #2
     472:	438b      	bics	r3, r1
     474:	8013      	strh	r3, [r2, #0]
     476:	4770      	bx	lr
     478:	2301      	movs	r3, #1
     47a:	e7f3      	b.n	464 <rtc_calendar_disable+0xc>

0000047c <rtc_calendar_reset>:
     47c:	b570      	push	{r4, r5, r6, lr}
     47e:	0004      	movs	r4, r0
     480:	6805      	ldr	r5, [r0, #0]
     482:	4b09      	ldr	r3, [pc, #36]	; (4a8 <rtc_calendar_reset+0x2c>)
     484:	4798      	blx	r3
     486:	6823      	ldr	r3, [r4, #0]
     488:	7a9b      	ldrb	r3, [r3, #10]
     48a:	b25b      	sxtb	r3, r3
     48c:	2b00      	cmp	r3, #0
     48e:	db08      	blt.n	4a2 <rtc_calendar_reset+0x26>
     490:	2300      	movs	r3, #0
     492:	2b00      	cmp	r3, #0
     494:	d1f7      	bne.n	486 <rtc_calendar_reset+0xa>
     496:	882b      	ldrh	r3, [r5, #0]
     498:	2201      	movs	r2, #1
     49a:	4313      	orrs	r3, r2
     49c:	b29b      	uxth	r3, r3
     49e:	802b      	strh	r3, [r5, #0]
     4a0:	bd70      	pop	{r4, r5, r6, pc}
     4a2:	2301      	movs	r3, #1
     4a4:	e7f5      	b.n	492 <rtc_calendar_reset+0x16>
     4a6:	46c0      	nop			; (mov r8, r8)
     4a8:	00000459 	.word	0x00000459

000004ac <rtc_calendar_time_to_register_value>:
     4ac:	88cb      	ldrh	r3, [r1, #6]
     4ae:	88c2      	ldrh	r2, [r0, #6]
     4b0:	1a9b      	subs	r3, r3, r2
     4b2:	069b      	lsls	r3, r3, #26
     4b4:	794a      	ldrb	r2, [r1, #5]
     4b6:	0592      	lsls	r2, r2, #22
     4b8:	4313      	orrs	r3, r2
     4ba:	790a      	ldrb	r2, [r1, #4]
     4bc:	0452      	lsls	r2, r2, #17
     4be:	4313      	orrs	r3, r2
     4c0:	788a      	ldrb	r2, [r1, #2]
     4c2:	0312      	lsls	r2, r2, #12
     4c4:	4313      	orrs	r3, r2
     4c6:	7902      	ldrb	r2, [r0, #4]
     4c8:	2a00      	cmp	r2, #0
     4ca:	d105      	bne.n	4d8 <rtc_calendar_time_to_register_value+0x2c>
     4cc:	78ca      	ldrb	r2, [r1, #3]
     4ce:	2a00      	cmp	r2, #0
     4d0:	d002      	beq.n	4d8 <rtc_calendar_time_to_register_value+0x2c>
     4d2:	2280      	movs	r2, #128	; 0x80
     4d4:	0252      	lsls	r2, r2, #9
     4d6:	4313      	orrs	r3, r2
     4d8:	7848      	ldrb	r0, [r1, #1]
     4da:	0180      	lsls	r0, r0, #6
     4dc:	4303      	orrs	r3, r0
     4de:	7808      	ldrb	r0, [r1, #0]
     4e0:	4318      	orrs	r0, r3
     4e2:	4770      	bx	lr

000004e4 <rtc_calendar_register_value_to_time>:
     4e4:	b510      	push	{r4, lr}
     4e6:	0e8c      	lsrs	r4, r1, #26
     4e8:	88c3      	ldrh	r3, [r0, #6]
     4ea:	191b      	adds	r3, r3, r4
     4ec:	80d3      	strh	r3, [r2, #6]
     4ee:	0d8c      	lsrs	r4, r1, #22
     4f0:	230f      	movs	r3, #15
     4f2:	4023      	ands	r3, r4
     4f4:	7153      	strb	r3, [r2, #5]
     4f6:	0c4c      	lsrs	r4, r1, #17
     4f8:	231f      	movs	r3, #31
     4fa:	4023      	ands	r3, r4
     4fc:	7113      	strb	r3, [r2, #4]
     4fe:	7903      	ldrb	r3, [r0, #4]
     500:	2b00      	cmp	r3, #0
     502:	d110      	bne.n	526 <rtc_calendar_register_value_to_time+0x42>
     504:	0b08      	lsrs	r0, r1, #12
     506:	230f      	movs	r3, #15
     508:	4003      	ands	r3, r0
     50a:	7093      	strb	r3, [r2, #2]
     50c:	2380      	movs	r3, #128	; 0x80
     50e:	025b      	lsls	r3, r3, #9
     510:	400b      	ands	r3, r1
     512:	1e58      	subs	r0, r3, #1
     514:	4183      	sbcs	r3, r0
     516:	70d3      	strb	r3, [r2, #3]
     518:	0988      	lsrs	r0, r1, #6
     51a:	233f      	movs	r3, #63	; 0x3f
     51c:	4018      	ands	r0, r3
     51e:	7050      	strb	r0, [r2, #1]
     520:	4019      	ands	r1, r3
     522:	7011      	strb	r1, [r2, #0]
     524:	bd10      	pop	{r4, pc}
     526:	0b08      	lsrs	r0, r1, #12
     528:	231f      	movs	r3, #31
     52a:	4003      	ands	r3, r0
     52c:	7093      	strb	r3, [r2, #2]
     52e:	e7f3      	b.n	518 <rtc_calendar_register_value_to_time+0x34>

00000530 <rtc_calendar_set_time>:
     530:	b510      	push	{r4, lr}
     532:	6804      	ldr	r4, [r0, #0]
     534:	4b06      	ldr	r3, [pc, #24]	; (550 <rtc_calendar_set_time+0x20>)
     536:	4798      	blx	r3
     538:	7aa3      	ldrb	r3, [r4, #10]
     53a:	b25b      	sxtb	r3, r3
     53c:	2b00      	cmp	r3, #0
     53e:	db04      	blt.n	54a <rtc_calendar_set_time+0x1a>
     540:	2300      	movs	r3, #0
     542:	2b00      	cmp	r3, #0
     544:	d1f8      	bne.n	538 <rtc_calendar_set_time+0x8>
     546:	6120      	str	r0, [r4, #16]
     548:	bd10      	pop	{r4, pc}
     54a:	2301      	movs	r3, #1
     54c:	e7f9      	b.n	542 <rtc_calendar_set_time+0x12>
     54e:	46c0      	nop			; (mov r8, r8)
     550:	000004ad 	.word	0x000004ad

00000554 <rtc_calendar_get_time>:
     554:	b570      	push	{r4, r5, r6, lr}
     556:	000a      	movs	r2, r1
     558:	6803      	ldr	r3, [r0, #0]
     55a:	7944      	ldrb	r4, [r0, #5]
     55c:	2c00      	cmp	r4, #0
     55e:	d006      	beq.n	56e <rtc_calendar_get_time+0x1a>
     560:	8859      	ldrh	r1, [r3, #2]
     562:	0449      	lsls	r1, r1, #17
     564:	d510      	bpl.n	588 <rtc_calendar_get_time+0x34>
     566:	6919      	ldr	r1, [r3, #16]
     568:	4b0f      	ldr	r3, [pc, #60]	; (5a8 <rtc_calendar_get_time+0x54>)
     56a:	4798      	blx	r3
     56c:	bd70      	pop	{r4, r5, r6, pc}
     56e:	490f      	ldr	r1, [pc, #60]	; (5ac <rtc_calendar_get_time+0x58>)
     570:	8059      	strh	r1, [r3, #2]
     572:	6801      	ldr	r1, [r0, #0]
     574:	7a89      	ldrb	r1, [r1, #10]
     576:	b249      	sxtb	r1, r1
     578:	2900      	cmp	r1, #0
     57a:	db03      	blt.n	584 <rtc_calendar_get_time+0x30>
     57c:	0021      	movs	r1, r4
     57e:	2900      	cmp	r1, #0
     580:	d1f7      	bne.n	572 <rtc_calendar_get_time+0x1e>
     582:	e7f0      	b.n	566 <rtc_calendar_get_time+0x12>
     584:	2101      	movs	r1, #1
     586:	e7fa      	b.n	57e <rtc_calendar_get_time+0x2a>
     588:	8859      	ldrh	r1, [r3, #2]
     58a:	4d09      	ldr	r5, [pc, #36]	; (5b0 <rtc_calendar_get_time+0x5c>)
     58c:	4329      	orrs	r1, r5
     58e:	b289      	uxth	r1, r1
     590:	8059      	strh	r1, [r3, #2]
     592:	6801      	ldr	r1, [r0, #0]
     594:	7a89      	ldrb	r1, [r1, #10]
     596:	b249      	sxtb	r1, r1
     598:	2900      	cmp	r1, #0
     59a:	db03      	blt.n	5a4 <rtc_calendar_get_time+0x50>
     59c:	2100      	movs	r1, #0
     59e:	2900      	cmp	r1, #0
     5a0:	d1f7      	bne.n	592 <rtc_calendar_get_time+0x3e>
     5a2:	e7e0      	b.n	566 <rtc_calendar_get_time+0x12>
     5a4:	0021      	movs	r1, r4
     5a6:	e7fa      	b.n	59e <rtc_calendar_get_time+0x4a>
     5a8:	000004e5 	.word	0x000004e5
     5ac:	ffff8000 	.word	0xffff8000
     5b0:	ffffc000 	.word	0xffffc000

000005b4 <rtc_calendar_set_alarm>:
     5b4:	b570      	push	{r4, r5, r6, lr}
     5b6:	000d      	movs	r5, r1
     5b8:	0014      	movs	r4, r2
     5ba:	6806      	ldr	r6, [r0, #0]
     5bc:	2a01      	cmp	r2, #1
     5be:	d901      	bls.n	5c4 <rtc_calendar_set_alarm+0x10>
     5c0:	2017      	movs	r0, #23
     5c2:	bd70      	pop	{r4, r5, r6, pc}
     5c4:	4b09      	ldr	r3, [pc, #36]	; (5ec <rtc_calendar_set_alarm+0x38>)
     5c6:	4798      	blx	r3
     5c8:	7ab3      	ldrb	r3, [r6, #10]
     5ca:	b25b      	sxtb	r3, r3
     5cc:	2b00      	cmp	r3, #0
     5ce:	db0a      	blt.n	5e6 <rtc_calendar_set_alarm+0x32>
     5d0:	2300      	movs	r3, #0
     5d2:	2b00      	cmp	r3, #0
     5d4:	d1f8      	bne.n	5c8 <rtc_calendar_set_alarm+0x14>
     5d6:	3403      	adds	r4, #3
     5d8:	00e4      	lsls	r4, r4, #3
     5da:	51a0      	str	r0, [r4, r6]
     5dc:	7a2b      	ldrb	r3, [r5, #8]
     5de:	1934      	adds	r4, r6, r4
     5e0:	7123      	strb	r3, [r4, #4]
     5e2:	2000      	movs	r0, #0
     5e4:	e7ed      	b.n	5c2 <rtc_calendar_set_alarm+0xe>
     5e6:	2301      	movs	r3, #1
     5e8:	e7f3      	b.n	5d2 <rtc_calendar_set_alarm+0x1e>
     5ea:	46c0      	nop			; (mov r8, r8)
     5ec:	000004ad 	.word	0x000004ad

000005f0 <_rtc_calendar_set_config>:
     5f0:	b570      	push	{r4, r5, r6, lr}
     5f2:	0005      	movs	r5, r0
     5f4:	000e      	movs	r6, r1
     5f6:	6801      	ldr	r1, [r0, #0]
     5f8:	8832      	ldrh	r2, [r6, #0]
     5fa:	2308      	movs	r3, #8
     5fc:	4313      	orrs	r3, r2
     5fe:	b29b      	uxth	r3, r3
     600:	7930      	ldrb	r0, [r6, #4]
     602:	2800      	cmp	r0, #0
     604:	d102      	bne.n	60c <_rtc_calendar_set_config+0x1c>
     606:	2348      	movs	r3, #72	; 0x48
     608:	4313      	orrs	r3, r2
     60a:	b29b      	uxth	r3, r3
     60c:	78b2      	ldrb	r2, [r6, #2]
     60e:	2a00      	cmp	r2, #0
     610:	d002      	beq.n	618 <_rtc_calendar_set_config+0x28>
     612:	2280      	movs	r2, #128	; 0x80
     614:	4313      	orrs	r3, r2
     616:	b29b      	uxth	r3, r3
     618:	800b      	strh	r3, [r1, #0]
     61a:	78f3      	ldrb	r3, [r6, #3]
     61c:	2b00      	cmp	r3, #0
     61e:	d004      	beq.n	62a <_rtc_calendar_set_config+0x3a>
     620:	884b      	ldrh	r3, [r1, #2]
     622:	2280      	movs	r2, #128	; 0x80
     624:	01d2      	lsls	r2, r2, #7
     626:	4313      	orrs	r3, r2
     628:	804b      	strh	r3, [r1, #2]
     62a:	2400      	movs	r4, #0
     62c:	e00a      	b.n	644 <_rtc_calendar_set_config+0x54>
     62e:	00a3      	lsls	r3, r4, #2
     630:	191b      	adds	r3, r3, r4
     632:	0059      	lsls	r1, r3, #1
     634:	3108      	adds	r1, #8
     636:	1871      	adds	r1, r6, r1
     638:	0022      	movs	r2, r4
     63a:	0028      	movs	r0, r5
     63c:	4b03      	ldr	r3, [pc, #12]	; (64c <_rtc_calendar_set_config+0x5c>)
     63e:	4798      	blx	r3
     640:	3401      	adds	r4, #1
     642:	b2e4      	uxtb	r4, r4
     644:	2c00      	cmp	r4, #0
     646:	d0f2      	beq.n	62e <_rtc_calendar_set_config+0x3e>
     648:	bd70      	pop	{r4, r5, r6, pc}
     64a:	46c0      	nop			; (mov r8, r8)
     64c:	000005b5 	.word	0x000005b5

00000650 <rtc_calendar_init>:
     650:	b530      	push	{r4, r5, lr}
     652:	b083      	sub	sp, #12
     654:	0004      	movs	r4, r0
     656:	0015      	movs	r5, r2
     658:	6001      	str	r1, [r0, #0]
     65a:	4a0f      	ldr	r2, [pc, #60]	; (698 <rtc_calendar_init+0x48>)
     65c:	6993      	ldr	r3, [r2, #24]
     65e:	2120      	movs	r1, #32
     660:	430b      	orrs	r3, r1
     662:	6193      	str	r3, [r2, #24]
     664:	a901      	add	r1, sp, #4
     666:	2302      	movs	r3, #2
     668:	700b      	strb	r3, [r1, #0]
     66a:	2004      	movs	r0, #4
     66c:	4b0b      	ldr	r3, [pc, #44]	; (69c <rtc_calendar_init+0x4c>)
     66e:	4798      	blx	r3
     670:	2004      	movs	r0, #4
     672:	4b0b      	ldr	r3, [pc, #44]	; (6a0 <rtc_calendar_init+0x50>)
     674:	4798      	blx	r3
     676:	0020      	movs	r0, r4
     678:	4b0a      	ldr	r3, [pc, #40]	; (6a4 <rtc_calendar_init+0x54>)
     67a:	4798      	blx	r3
     67c:	792b      	ldrb	r3, [r5, #4]
     67e:	7123      	strb	r3, [r4, #4]
     680:	78eb      	ldrb	r3, [r5, #3]
     682:	7163      	strb	r3, [r4, #5]
     684:	88eb      	ldrh	r3, [r5, #6]
     686:	80e3      	strh	r3, [r4, #6]
     688:	4b07      	ldr	r3, [pc, #28]	; (6a8 <rtc_calendar_init+0x58>)
     68a:	601c      	str	r4, [r3, #0]
     68c:	0029      	movs	r1, r5
     68e:	0020      	movs	r0, r4
     690:	4b06      	ldr	r3, [pc, #24]	; (6ac <rtc_calendar_init+0x5c>)
     692:	4798      	blx	r3
     694:	b003      	add	sp, #12
     696:	bd30      	pop	{r4, r5, pc}
     698:	40000400 	.word	0x40000400
     69c:	000047d1 	.word	0x000047d1
     6a0:	00004749 	.word	0x00004749
     6a4:	0000047d 	.word	0x0000047d
     6a8:	2000048c 	.word	0x2000048c
     6ac:	000005f1 	.word	0x000005f1

000006b0 <rtc_calendar_frequency_correction>:
     6b0:	6802      	ldr	r2, [r0, #0]
     6b2:	17c8      	asrs	r0, r1, #31
     6b4:	180b      	adds	r3, r1, r0
     6b6:	4043      	eors	r3, r0
     6b8:	2b7f      	cmp	r3, #127	; 0x7f
     6ba:	dd01      	ble.n	6c0 <rtc_calendar_frequency_correction+0x10>
     6bc:	2017      	movs	r0, #23
     6be:	4770      	bx	lr
     6c0:	0018      	movs	r0, r3
     6c2:	2900      	cmp	r1, #0
     6c4:	db0a      	blt.n	6dc <rtc_calendar_frequency_correction+0x2c>
     6c6:	7a93      	ldrb	r3, [r2, #10]
     6c8:	b25b      	sxtb	r3, r3
     6ca:	2b00      	cmp	r3, #0
     6cc:	db09      	blt.n	6e2 <rtc_calendar_frequency_correction+0x32>
     6ce:	2300      	movs	r3, #0
     6d0:	2b00      	cmp	r3, #0
     6d2:	d1f8      	bne.n	6c6 <rtc_calendar_frequency_correction+0x16>
     6d4:	b2c0      	uxtb	r0, r0
     6d6:	7310      	strb	r0, [r2, #12]
     6d8:	2000      	movs	r0, #0
     6da:	e7f0      	b.n	6be <rtc_calendar_frequency_correction+0xe>
     6dc:	2080      	movs	r0, #128	; 0x80
     6de:	4318      	orrs	r0, r3
     6e0:	e7f1      	b.n	6c6 <rtc_calendar_frequency_correction+0x16>
     6e2:	2301      	movs	r3, #1
     6e4:	e7f4      	b.n	6d0 <rtc_calendar_frequency_correction+0x20>

000006e6 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     6e6:	b5f0      	push	{r4, r5, r6, r7, lr}
     6e8:	46de      	mov	lr, fp
     6ea:	4657      	mov	r7, sl
     6ec:	464e      	mov	r6, r9
     6ee:	4645      	mov	r5, r8
     6f0:	b5e0      	push	{r5, r6, r7, lr}
     6f2:	b085      	sub	sp, #20
     6f4:	4689      	mov	r9, r1
     6f6:	0016      	movs	r6, r2
     6f8:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     6fa:	2200      	movs	r2, #0
     6fc:	2300      	movs	r3, #0
     6fe:	2100      	movs	r1, #0
     700:	468b      	mov	fp, r1
     702:	468a      	mov	sl, r1
	for (i = 63; i >= 0; i--) {
     704:	253f      	movs	r5, #63	; 0x3f
     706:	9600      	str	r6, [sp, #0]
     708:	9701      	str	r7, [sp, #4]
     70a:	9002      	str	r0, [sp, #8]
     70c:	4649      	mov	r1, r9
     70e:	9103      	str	r1, [sp, #12]
     710:	e011      	b.n	736 <long_division+0x50>
		bit_shift = (uint64_t)1 << i;
     712:	2120      	movs	r1, #32
     714:	1b49      	subs	r1, r1, r5
     716:	2400      	movs	r4, #0
     718:	3401      	adds	r4, #1
     71a:	40cc      	lsrs	r4, r1
     71c:	e013      	b.n	746 <long_division+0x60>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     71e:	9800      	ldr	r0, [sp, #0]
     720:	9901      	ldr	r1, [sp, #4]
     722:	1a12      	subs	r2, r2, r0
     724:	418b      	sbcs	r3, r1
			q |= bit_shift;
     726:	4659      	mov	r1, fp
     728:	4660      	mov	r0, ip
     72a:	4301      	orrs	r1, r0
     72c:	468b      	mov	fp, r1
     72e:	4651      	mov	r1, sl
     730:	4321      	orrs	r1, r4
     732:	468a      	mov	sl, r1
	for (i = 63; i >= 0; i--) {
     734:	3d01      	subs	r5, #1
     736:	2d00      	cmp	r5, #0
     738:	db23      	blt.n	782 <long_division+0x9c>
		bit_shift = (uint64_t)1 << i;
     73a:	2120      	movs	r1, #32
     73c:	4249      	negs	r1, r1
     73e:	1869      	adds	r1, r5, r1
     740:	d4e7      	bmi.n	712 <long_division+0x2c>
     742:	2401      	movs	r4, #1
     744:	408c      	lsls	r4, r1
     746:	2101      	movs	r1, #1
     748:	40a9      	lsls	r1, r5
     74a:	468c      	mov	ip, r1
		r = r << 1;
     74c:	1892      	adds	r2, r2, r2
     74e:	415b      	adcs	r3, r3
     750:	0010      	movs	r0, r2
     752:	0019      	movs	r1, r3
		if (n & bit_shift) {
     754:	9e02      	ldr	r6, [sp, #8]
     756:	4667      	mov	r7, ip
     758:	403e      	ands	r6, r7
     75a:	46b1      	mov	r9, r6
     75c:	9e03      	ldr	r6, [sp, #12]
     75e:	4026      	ands	r6, r4
     760:	46b0      	mov	r8, r6
     762:	464e      	mov	r6, r9
     764:	4647      	mov	r7, r8
     766:	433e      	orrs	r6, r7
     768:	d003      	beq.n	772 <long_division+0x8c>
			r |= 0x01;
     76a:	2601      	movs	r6, #1
     76c:	4306      	orrs	r6, r0
     76e:	0032      	movs	r2, r6
     770:	000b      	movs	r3, r1
		if (r >= d) {
     772:	9800      	ldr	r0, [sp, #0]
     774:	9901      	ldr	r1, [sp, #4]
     776:	4299      	cmp	r1, r3
     778:	d8dc      	bhi.n	734 <long_division+0x4e>
     77a:	d1d0      	bne.n	71e <long_division+0x38>
     77c:	4290      	cmp	r0, r2
     77e:	d8d9      	bhi.n	734 <long_division+0x4e>
     780:	e7cd      	b.n	71e <long_division+0x38>
		}
	}

	return q;
}
     782:	4658      	mov	r0, fp
     784:	4651      	mov	r1, sl
     786:	b005      	add	sp, #20
     788:	bc3c      	pop	{r2, r3, r4, r5}
     78a:	4690      	mov	r8, r2
     78c:	4699      	mov	r9, r3
     78e:	46a2      	mov	sl, r4
     790:	46ab      	mov	fp, r5
     792:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000794 <_sercom_get_sync_baud_val>:
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     794:	0849      	lsrs	r1, r1, #1
     796:	4281      	cmp	r1, r0
     798:	d201      	bcs.n	79e <_sercom_get_sync_baud_val+0xa>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     79a:	2040      	movs	r0, #64	; 0x40
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     79c:	4770      	bx	lr
     79e:	2300      	movs	r3, #0
     7a0:	e002      	b.n	7a8 <_sercom_get_sync_baud_val+0x14>
		clock_value = clock_value - baudrate;
     7a2:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     7a4:	3301      	adds	r3, #1
     7a6:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     7a8:	4281      	cmp	r1, r0
     7aa:	d2fa      	bcs.n	7a2 <_sercom_get_sync_baud_val+0xe>
	baud_calculated = baud_calculated - 1;
     7ac:	3b01      	subs	r3, #1
     7ae:	b29b      	uxth	r3, r3
	if (baud_calculated > 0xFF) {
     7b0:	2bff      	cmp	r3, #255	; 0xff
     7b2:	d901      	bls.n	7b8 <_sercom_get_sync_baud_val+0x24>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     7b4:	2040      	movs	r0, #64	; 0x40
     7b6:	e7f1      	b.n	79c <_sercom_get_sync_baud_val+0x8>
		*baudvalue = baud_calculated;
     7b8:	8013      	strh	r3, [r2, #0]
		return STATUS_OK;
     7ba:	2000      	movs	r0, #0
     7bc:	e7ee      	b.n	79c <_sercom_get_sync_baud_val+0x8>
	...

000007c0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     7c0:	b570      	push	{r4, r5, r6, lr}
     7c2:	b082      	sub	sp, #8
     7c4:	000c      	movs	r4, r1
     7c6:	0015      	movs	r5, r2
     7c8:	aa06      	add	r2, sp, #24
     7ca:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     7cc:	0002      	movs	r2, r0
     7ce:	434a      	muls	r2, r1
     7d0:	42a2      	cmp	r2, r4
     7d2:	d902      	bls.n	7da <_sercom_get_async_baud_val+0x1a>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     7d4:	2040      	movs	r0, #64	; 0x40
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     7d6:	b002      	add	sp, #8
     7d8:	bd70      	pop	{r4, r5, r6, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     7da:	2b00      	cmp	r3, #0
     7dc:	d114      	bne.n	808 <_sercom_get_async_baud_val+0x48>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     7de:	0002      	movs	r2, r0
     7e0:	0008      	movs	r0, r1
     7e2:	2100      	movs	r1, #0
     7e4:	4e1b      	ldr	r6, [pc, #108]	; (854 <_sercom_get_async_baud_val+0x94>)
     7e6:	47b0      	blx	r6
     7e8:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     7ea:	0022      	movs	r2, r4
     7ec:	2300      	movs	r3, #0
     7ee:	2000      	movs	r0, #0
     7f0:	4c19      	ldr	r4, [pc, #100]	; (858 <_sercom_get_async_baud_val+0x98>)
     7f2:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     7f4:	2200      	movs	r2, #0
     7f6:	2301      	movs	r3, #1
     7f8:	1a12      	subs	r2, r2, r0
     7fa:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     7fc:	0c10      	lsrs	r0, r2, #16
     7fe:	041b      	lsls	r3, r3, #16
     800:	4318      	orrs	r0, r3
	*baudval = baud_calculated;
     802:	8028      	strh	r0, [r5, #0]
	return STATUS_OK;
     804:	2000      	movs	r0, #0
     806:	e7e6      	b.n	7d6 <_sercom_get_async_baud_val+0x16>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     808:	2b01      	cmp	r3, #1
     80a:	d001      	beq.n	810 <_sercom_get_async_baud_val+0x50>
	uint64_t baud_calculated = 0;
     80c:	2000      	movs	r0, #0
     80e:	e7f8      	b.n	802 <_sercom_get_async_baud_val+0x42>
		temp1 = ((uint64_t)baudrate * sample_num);
     810:	000a      	movs	r2, r1
     812:	2300      	movs	r3, #0
     814:	2100      	movs	r1, #0
     816:	4e0f      	ldr	r6, [pc, #60]	; (854 <_sercom_get_async_baud_val+0x94>)
     818:	47b0      	blx	r6
     81a:	0002      	movs	r2, r0
     81c:	000b      	movs	r3, r1
     81e:	9200      	str	r2, [sp, #0]
     820:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     822:	0020      	movs	r0, r4
     824:	2100      	movs	r1, #0
     826:	4e0c      	ldr	r6, [pc, #48]	; (858 <_sercom_get_async_baud_val+0x98>)
     828:	47b0      	blx	r6
     82a:	0006      	movs	r6, r0
		if(baud_int > BAUD_INT_MAX) {
     82c:	2380      	movs	r3, #128	; 0x80
     82e:	019b      	lsls	r3, r3, #6
     830:	4298      	cmp	r0, r3
     832:	d901      	bls.n	838 <_sercom_get_async_baud_val+0x78>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     834:	2040      	movs	r0, #64	; 0x40
     836:	e7ce      	b.n	7d6 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     838:	0f61      	lsrs	r1, r4, #29
     83a:	00e0      	lsls	r0, r4, #3
     83c:	9a00      	ldr	r2, [sp, #0]
     83e:	9b01      	ldr	r3, [sp, #4]
     840:	4c05      	ldr	r4, [pc, #20]	; (858 <_sercom_get_async_baud_val+0x98>)
     842:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     844:	b2c0      	uxtb	r0, r0
     846:	00f3      	lsls	r3, r6, #3
     848:	b2db      	uxtb	r3, r3
     84a:	1ac0      	subs	r0, r0, r3
     84c:	b2c0      	uxtb	r0, r0
		baud_calculated = baud_int | (baud_fp << 13);
     84e:	0340      	lsls	r0, r0, #13
     850:	4330      	orrs	r0, r6
     852:	e7d6      	b.n	802 <_sercom_get_async_baud_val+0x42>
     854:	00004f59 	.word	0x00004f59
     858:	000006e7 	.word	0x000006e7

0000085c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     85c:	b510      	push	{r4, lr}
     85e:	b082      	sub	sp, #8
     860:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     862:	4b0e      	ldr	r3, [pc, #56]	; (89c <sercom_set_gclk_generator+0x40>)
     864:	781b      	ldrb	r3, [r3, #0]
     866:	2b00      	cmp	r3, #0
     868:	d007      	beq.n	87a <sercom_set_gclk_generator+0x1e>
     86a:	2900      	cmp	r1, #0
     86c:	d105      	bne.n	87a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     86e:	4b0b      	ldr	r3, [pc, #44]	; (89c <sercom_set_gclk_generator+0x40>)
     870:	785b      	ldrb	r3, [r3, #1]
     872:	4283      	cmp	r3, r0
     874:	d010      	beq.n	898 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     876:	201d      	movs	r0, #29
     878:	e00c      	b.n	894 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     87a:	a901      	add	r1, sp, #4
     87c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     87e:	2013      	movs	r0, #19
     880:	4b07      	ldr	r3, [pc, #28]	; (8a0 <sercom_set_gclk_generator+0x44>)
     882:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     884:	2013      	movs	r0, #19
     886:	4b07      	ldr	r3, [pc, #28]	; (8a4 <sercom_set_gclk_generator+0x48>)
     888:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     88a:	4b04      	ldr	r3, [pc, #16]	; (89c <sercom_set_gclk_generator+0x40>)
     88c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     88e:	2201      	movs	r2, #1
     890:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     892:	2000      	movs	r0, #0
}
     894:	b002      	add	sp, #8
     896:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     898:	2000      	movs	r0, #0
     89a:	e7fb      	b.n	894 <sercom_set_gclk_generator+0x38>
     89c:	20000090 	.word	0x20000090
     8a0:	000047d1 	.word	0x000047d1
     8a4:	00004749 	.word	0x00004749

000008a8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     8a8:	4b40      	ldr	r3, [pc, #256]	; (9ac <_sercom_get_default_pad+0x104>)
     8aa:	4298      	cmp	r0, r3
     8ac:	d031      	beq.n	912 <_sercom_get_default_pad+0x6a>
     8ae:	d90a      	bls.n	8c6 <_sercom_get_default_pad+0x1e>
     8b0:	4b3f      	ldr	r3, [pc, #252]	; (9b0 <_sercom_get_default_pad+0x108>)
     8b2:	4298      	cmp	r0, r3
     8b4:	d04d      	beq.n	952 <_sercom_get_default_pad+0xaa>
     8b6:	4b3f      	ldr	r3, [pc, #252]	; (9b4 <_sercom_get_default_pad+0x10c>)
     8b8:	4298      	cmp	r0, r3
     8ba:	d05a      	beq.n	972 <_sercom_get_default_pad+0xca>
     8bc:	4b3e      	ldr	r3, [pc, #248]	; (9b8 <_sercom_get_default_pad+0x110>)
     8be:	4298      	cmp	r0, r3
     8c0:	d037      	beq.n	932 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     8c2:	2000      	movs	r0, #0
}
     8c4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     8c6:	4b3d      	ldr	r3, [pc, #244]	; (9bc <_sercom_get_default_pad+0x114>)
     8c8:	4298      	cmp	r0, r3
     8ca:	d00c      	beq.n	8e6 <_sercom_get_default_pad+0x3e>
     8cc:	4b3c      	ldr	r3, [pc, #240]	; (9c0 <_sercom_get_default_pad+0x118>)
     8ce:	4298      	cmp	r0, r3
     8d0:	d1f7      	bne.n	8c2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     8d2:	2901      	cmp	r1, #1
     8d4:	d05f      	beq.n	996 <_sercom_get_default_pad+0xee>
     8d6:	2900      	cmp	r1, #0
     8d8:	d015      	beq.n	906 <_sercom_get_default_pad+0x5e>
     8da:	2902      	cmp	r1, #2
     8dc:	d015      	beq.n	90a <_sercom_get_default_pad+0x62>
     8de:	2903      	cmp	r1, #3
     8e0:	d015      	beq.n	90e <_sercom_get_default_pad+0x66>
	return 0;
     8e2:	2000      	movs	r0, #0
     8e4:	e7ee      	b.n	8c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     8e6:	2901      	cmp	r1, #1
     8e8:	d053      	beq.n	992 <_sercom_get_default_pad+0xea>
     8ea:	2900      	cmp	r1, #0
     8ec:	d005      	beq.n	8fa <_sercom_get_default_pad+0x52>
     8ee:	2902      	cmp	r1, #2
     8f0:	d005      	beq.n	8fe <_sercom_get_default_pad+0x56>
     8f2:	2903      	cmp	r1, #3
     8f4:	d005      	beq.n	902 <_sercom_get_default_pad+0x5a>
	return 0;
     8f6:	2000      	movs	r0, #0
     8f8:	e7e4      	b.n	8c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     8fa:	4832      	ldr	r0, [pc, #200]	; (9c4 <_sercom_get_default_pad+0x11c>)
     8fc:	e7e2      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     8fe:	4832      	ldr	r0, [pc, #200]	; (9c8 <_sercom_get_default_pad+0x120>)
     900:	e7e0      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     902:	4832      	ldr	r0, [pc, #200]	; (9cc <_sercom_get_default_pad+0x124>)
     904:	e7de      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     906:	2003      	movs	r0, #3
     908:	e7dc      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     90a:	4831      	ldr	r0, [pc, #196]	; (9d0 <_sercom_get_default_pad+0x128>)
     90c:	e7da      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     90e:	4831      	ldr	r0, [pc, #196]	; (9d4 <_sercom_get_default_pad+0x12c>)
     910:	e7d8      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     912:	2901      	cmp	r1, #1
     914:	d041      	beq.n	99a <_sercom_get_default_pad+0xf2>
     916:	2900      	cmp	r1, #0
     918:	d005      	beq.n	926 <_sercom_get_default_pad+0x7e>
     91a:	2902      	cmp	r1, #2
     91c:	d005      	beq.n	92a <_sercom_get_default_pad+0x82>
     91e:	2903      	cmp	r1, #3
     920:	d005      	beq.n	92e <_sercom_get_default_pad+0x86>
	return 0;
     922:	2000      	movs	r0, #0
     924:	e7ce      	b.n	8c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     926:	482c      	ldr	r0, [pc, #176]	; (9d8 <_sercom_get_default_pad+0x130>)
     928:	e7cc      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     92a:	482c      	ldr	r0, [pc, #176]	; (9dc <_sercom_get_default_pad+0x134>)
     92c:	e7ca      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     92e:	482c      	ldr	r0, [pc, #176]	; (9e0 <_sercom_get_default_pad+0x138>)
     930:	e7c8      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     932:	2901      	cmp	r1, #1
     934:	d033      	beq.n	99e <_sercom_get_default_pad+0xf6>
     936:	2900      	cmp	r1, #0
     938:	d005      	beq.n	946 <_sercom_get_default_pad+0x9e>
     93a:	2902      	cmp	r1, #2
     93c:	d005      	beq.n	94a <_sercom_get_default_pad+0xa2>
     93e:	2903      	cmp	r1, #3
     940:	d005      	beq.n	94e <_sercom_get_default_pad+0xa6>
	return 0;
     942:	2000      	movs	r0, #0
     944:	e7be      	b.n	8c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     946:	4827      	ldr	r0, [pc, #156]	; (9e4 <_sercom_get_default_pad+0x13c>)
     948:	e7bc      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     94a:	4827      	ldr	r0, [pc, #156]	; (9e8 <_sercom_get_default_pad+0x140>)
     94c:	e7ba      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     94e:	4827      	ldr	r0, [pc, #156]	; (9ec <_sercom_get_default_pad+0x144>)
     950:	e7b8      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     952:	2901      	cmp	r1, #1
     954:	d025      	beq.n	9a2 <_sercom_get_default_pad+0xfa>
     956:	2900      	cmp	r1, #0
     958:	d005      	beq.n	966 <_sercom_get_default_pad+0xbe>
     95a:	2902      	cmp	r1, #2
     95c:	d005      	beq.n	96a <_sercom_get_default_pad+0xc2>
     95e:	2903      	cmp	r1, #3
     960:	d005      	beq.n	96e <_sercom_get_default_pad+0xc6>
	return 0;
     962:	2000      	movs	r0, #0
     964:	e7ae      	b.n	8c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     966:	4822      	ldr	r0, [pc, #136]	; (9f0 <_sercom_get_default_pad+0x148>)
     968:	e7ac      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     96a:	4822      	ldr	r0, [pc, #136]	; (9f4 <_sercom_get_default_pad+0x14c>)
     96c:	e7aa      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     96e:	4822      	ldr	r0, [pc, #136]	; (9f8 <_sercom_get_default_pad+0x150>)
     970:	e7a8      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     972:	2901      	cmp	r1, #1
     974:	d017      	beq.n	9a6 <_sercom_get_default_pad+0xfe>
     976:	2900      	cmp	r1, #0
     978:	d005      	beq.n	986 <_sercom_get_default_pad+0xde>
     97a:	2902      	cmp	r1, #2
     97c:	d005      	beq.n	98a <_sercom_get_default_pad+0xe2>
     97e:	2903      	cmp	r1, #3
     980:	d005      	beq.n	98e <_sercom_get_default_pad+0xe6>
	return 0;
     982:	2000      	movs	r0, #0
     984:	e79e      	b.n	8c4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     986:	481d      	ldr	r0, [pc, #116]	; (9fc <_sercom_get_default_pad+0x154>)
     988:	e79c      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     98a:	481d      	ldr	r0, [pc, #116]	; (a00 <_sercom_get_default_pad+0x158>)
     98c:	e79a      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     98e:	481d      	ldr	r0, [pc, #116]	; (a04 <_sercom_get_default_pad+0x15c>)
     990:	e798      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     992:	481d      	ldr	r0, [pc, #116]	; (a08 <_sercom_get_default_pad+0x160>)
     994:	e796      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     996:	481d      	ldr	r0, [pc, #116]	; (a0c <_sercom_get_default_pad+0x164>)
     998:	e794      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     99a:	481d      	ldr	r0, [pc, #116]	; (a10 <_sercom_get_default_pad+0x168>)
     99c:	e792      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     99e:	481d      	ldr	r0, [pc, #116]	; (a14 <_sercom_get_default_pad+0x16c>)
     9a0:	e790      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     9a2:	481d      	ldr	r0, [pc, #116]	; (a18 <_sercom_get_default_pad+0x170>)
     9a4:	e78e      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     9a6:	481d      	ldr	r0, [pc, #116]	; (a1c <_sercom_get_default_pad+0x174>)
     9a8:	e78c      	b.n	8c4 <_sercom_get_default_pad+0x1c>
     9aa:	46c0      	nop			; (mov r8, r8)
     9ac:	42001000 	.word	0x42001000
     9b0:	42001800 	.word	0x42001800
     9b4:	42001c00 	.word	0x42001c00
     9b8:	42001400 	.word	0x42001400
     9bc:	42000800 	.word	0x42000800
     9c0:	42000c00 	.word	0x42000c00
     9c4:	00040003 	.word	0x00040003
     9c8:	00060003 	.word	0x00060003
     9cc:	00070003 	.word	0x00070003
     9d0:	001e0003 	.word	0x001e0003
     9d4:	001f0003 	.word	0x001f0003
     9d8:	00080003 	.word	0x00080003
     9dc:	000a0003 	.word	0x000a0003
     9e0:	000b0003 	.word	0x000b0003
     9e4:	00100003 	.word	0x00100003
     9e8:	00120003 	.word	0x00120003
     9ec:	00130003 	.word	0x00130003
     9f0:	000c0003 	.word	0x000c0003
     9f4:	000e0003 	.word	0x000e0003
     9f8:	000f0003 	.word	0x000f0003
     9fc:	00160003 	.word	0x00160003
     a00:	00180003 	.word	0x00180003
     a04:	00190003 	.word	0x00190003
     a08:	00050003 	.word	0x00050003
     a0c:	00010003 	.word	0x00010003
     a10:	00090003 	.word	0x00090003
     a14:	00110003 	.word	0x00110003
     a18:	000d0003 	.word	0x000d0003
     a1c:	00170003 	.word	0x00170003

00000a20 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     a20:	b530      	push	{r4, r5, lr}
     a22:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     a24:	4c0a      	ldr	r4, [pc, #40]	; (a50 <_sercom_get_sercom_inst_index+0x30>)
     a26:	466b      	mov	r3, sp
     a28:	0022      	movs	r2, r4
     a2a:	ca32      	ldmia	r2!, {r1, r4, r5}
     a2c:	c332      	stmia	r3!, {r1, r4, r5}
     a2e:	ca32      	ldmia	r2!, {r1, r4, r5}
     a30:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     a32:	2300      	movs	r3, #0
     a34:	2b05      	cmp	r3, #5
     a36:	d808      	bhi.n	a4a <_sercom_get_sercom_inst_index+0x2a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     a38:	009a      	lsls	r2, r3, #2
     a3a:	4669      	mov	r1, sp
     a3c:	5852      	ldr	r2, [r2, r1]
     a3e:	4282      	cmp	r2, r0
     a40:	d001      	beq.n	a46 <_sercom_get_sercom_inst_index+0x26>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     a42:	3301      	adds	r3, #1
     a44:	e7f6      	b.n	a34 <_sercom_get_sercom_inst_index+0x14>
			return i;
     a46:	b2d8      	uxtb	r0, r3
     a48:	e000      	b.n	a4c <_sercom_get_sercom_inst_index+0x2c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     a4a:	2000      	movs	r0, #0
}
     a4c:	b007      	add	sp, #28
     a4e:	bd30      	pop	{r4, r5, pc}
     a50:	00005878 	.word	0x00005878

00000a54 <_spi_clear_tx_complete_flag>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     a54:	6803      	ldr	r3, [r0, #0]

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     a56:	2202      	movs	r2, #2
     a58:	761a      	strb	r2, [r3, #24]
}
     a5a:	4770      	bx	lr

00000a5c <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
     a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
     a5e:	b087      	sub	sp, #28
     a60:	0007      	movs	r7, r0
     a62:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     a64:	6806      	ldr	r6, [r0, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     a66:	ab05      	add	r3, sp, #20
     a68:	2280      	movs	r2, #128	; 0x80
     a6a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     a6c:	2200      	movs	r2, #0
     a6e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     a70:	2101      	movs	r1, #1
     a72:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     a74:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     a76:	782b      	ldrb	r3, [r5, #0]
     a78:	2b00      	cmp	r3, #0
     a7a:	d101      	bne.n	a80 <_spi_set_config+0x24>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     a7c:	ab05      	add	r3, sp, #20
     a7e:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     a80:	6aab      	ldr	r3, [r5, #40]	; 0x28
     a82:	9301      	str	r3, [sp, #4]
     a84:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
     a86:	9302      	str	r3, [sp, #8]
     a88:	6b2b      	ldr	r3, [r5, #48]	; 0x30
     a8a:	9303      	str	r3, [sp, #12]
     a8c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
     a8e:	9304      	str	r3, [sp, #16]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     a90:	2400      	movs	r4, #0
     a92:	e006      	b.n	aa2 <_spi_set_config+0x46>
		uint32_t current_pinmux = pad_pinmuxes[pad];

		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
     a94:	0021      	movs	r1, r4
     a96:	0030      	movs	r0, r6
     a98:	4b3d      	ldr	r3, [pc, #244]	; (b90 <_spi_set_config+0x134>)
     a9a:	4798      	blx	r3
     a9c:	e008      	b.n	ab0 <_spi_set_config+0x54>
	for (uint8_t pad = 0; pad < 4; pad++) {
     a9e:	3401      	adds	r4, #1
     aa0:	b2e4      	uxtb	r4, r4
     aa2:	2c03      	cmp	r4, #3
     aa4:	d80d      	bhi.n	ac2 <_spi_set_config+0x66>
		uint32_t current_pinmux = pad_pinmuxes[pad];
     aa6:	00a3      	lsls	r3, r4, #2
     aa8:	aa01      	add	r2, sp, #4
     aaa:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
     aac:	2800      	cmp	r0, #0
     aae:	d0f1      	beq.n	a94 <_spi_set_config+0x38>
		}

		if (current_pinmux != PINMUX_UNUSED) {
     ab0:	1c43      	adds	r3, r0, #1
     ab2:	d0f4      	beq.n	a9e <_spi_set_config+0x42>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     ab4:	a905      	add	r1, sp, #20
     ab6:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     ab8:	0c00      	lsrs	r0, r0, #16
     aba:	b2c0      	uxtb	r0, r0
     abc:	4b35      	ldr	r3, [pc, #212]	; (b94 <_spi_set_config+0x138>)
     abe:	4798      	blx	r3
     ac0:	e7ed      	b.n	a9e <_spi_set_config+0x42>
		}
	}

	module->mode             = config->mode;
     ac2:	782b      	ldrb	r3, [r5, #0]
     ac4:	717b      	strb	r3, [r7, #5]
	module->character_size   = config->character_size;
     ac6:	7c2b      	ldrb	r3, [r5, #16]
     ac8:	71bb      	strb	r3, [r7, #6]
	module->receiver_enabled = config->receiver_enable;
     aca:	7cab      	ldrb	r3, [r5, #18]
     acc:	71fb      	strb	r3, [r7, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     ace:	7d2b      	ldrb	r3, [r5, #20]
     ad0:	723b      	strb	r3, [r7, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     ad2:	2200      	movs	r2, #0
     ad4:	466b      	mov	r3, sp
     ad6:	805a      	strh	r2, [r3, #2]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     ad8:	782b      	ldrb	r3, [r5, #0]
     ada:	2b01      	cmp	r3, #1
     adc:	d014      	beq.n	b08 <_spi_set_config+0xac>

		spi_module->BAUD.reg = (uint8_t)baud;
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     ade:	782b      	ldrb	r3, [r5, #0]
     ae0:	2b00      	cmp	r3, #0
     ae2:	d127      	bne.n	b34 <_spi_set_config+0xd8>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
     ae4:	69ab      	ldr	r3, [r5, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
     ae6:	8baa      	ldrh	r2, [r5, #28]
     ae8:	0011      	movs	r1, r2

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     aea:	6a70      	ldr	r0, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     aec:	7fac      	ldrb	r4, [r5, #30]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     aee:	7fef      	ldrb	r7, [r5, #31]
     af0:	043f      	lsls	r7, r7, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     af2:	433c      	orrs	r4, r7
		spi_module->ADDR.reg |=
     af4:	4320      	orrs	r0, r4
     af6:	6270      	str	r0, [r6, #36]	; 0x24

		if (config->mode_specific.slave.preload_enable) {
     af8:	2020      	movs	r0, #32
     afa:	5c28      	ldrb	r0, [r5, r0]
     afc:	2800      	cmp	r0, #0
     afe:	d01b      	beq.n	b38 <_spi_set_config+0xdc>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     b00:	2140      	movs	r1, #64	; 0x40
     b02:	4311      	orrs	r1, r2
     b04:	b289      	uxth	r1, r1
     b06:	e017      	b.n	b38 <_spi_set_config+0xdc>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     b08:	6838      	ldr	r0, [r7, #0]
     b0a:	4b23      	ldr	r3, [pc, #140]	; (b98 <_spi_set_config+0x13c>)
     b0c:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     b0e:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     b10:	b2c0      	uxtb	r0, r0
     b12:	4b22      	ldr	r3, [pc, #136]	; (b9c <_spi_set_config+0x140>)
     b14:	4798      	blx	r3
     b16:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
     b18:	466b      	mov	r3, sp
     b1a:	1c9a      	adds	r2, r3, #2
     b1c:	69a8      	ldr	r0, [r5, #24]
     b1e:	4b20      	ldr	r3, [pc, #128]	; (ba0 <_spi_set_config+0x144>)
     b20:	4798      	blx	r3
		if (error_code != STATUS_OK) {
     b22:	2800      	cmp	r0, #0
     b24:	d001      	beq.n	b2a <_spi_set_config+0xce>
			return STATUS_ERR_INVALID_ARG;
     b26:	2017      	movs	r0, #23
     b28:	e030      	b.n	b8c <_spi_set_config+0x130>
		spi_module->BAUD.reg = (uint8_t)baud;
     b2a:	466b      	mov	r3, sp
     b2c:	3302      	adds	r3, #2
     b2e:	781b      	ldrb	r3, [r3, #0]
     b30:	7333      	strb	r3, [r6, #12]
     b32:	e7d4      	b.n	ade <_spi_set_config+0x82>
	uint32_t ctrlb = 0;
     b34:	2100      	movs	r1, #0
	uint32_t ctrla = 0;
     b36:	2300      	movs	r3, #0
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
     b38:	686a      	ldr	r2, [r5, #4]
     b3a:	4313      	orrs	r3, r2

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     b3c:	68aa      	ldr	r2, [r5, #8]
     b3e:	4313      	orrs	r3, r2

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     b40:	68ea      	ldr	r2, [r5, #12]
     b42:	4313      	orrs	r3, r2

	/* Set SPI character size */
	ctrlb |= config->character_size;
     b44:	7c2a      	ldrb	r2, [r5, #16]
     b46:	430a      	orrs	r2, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     b48:	7c69      	ldrb	r1, [r5, #17]
     b4a:	2900      	cmp	r1, #0
     b4c:	d103      	bne.n	b56 <_spi_set_config+0xfa>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     b4e:	4915      	ldr	r1, [pc, #84]	; (ba4 <_spi_set_config+0x148>)
     b50:	7889      	ldrb	r1, [r1, #2]
     b52:	0789      	lsls	r1, r1, #30
     b54:	d501      	bpl.n	b5a <_spi_set_config+0xfe>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     b56:	2180      	movs	r1, #128	; 0x80
     b58:	430b      	orrs	r3, r1
	}

	if (config->receiver_enable) {
     b5a:	7ca9      	ldrb	r1, [r5, #18]
     b5c:	2900      	cmp	r1, #0
     b5e:	d002      	beq.n	b66 <_spi_set_config+0x10a>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     b60:	2180      	movs	r1, #128	; 0x80
     b62:	0289      	lsls	r1, r1, #10
     b64:	430a      	orrs	r2, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     b66:	7ce9      	ldrb	r1, [r5, #19]
     b68:	2900      	cmp	r1, #0
     b6a:	d002      	beq.n	b72 <_spi_set_config+0x116>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     b6c:	2180      	movs	r1, #128	; 0x80
     b6e:	0089      	lsls	r1, r1, #2
     b70:	430a      	orrs	r2, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     b72:	7d29      	ldrb	r1, [r5, #20]
     b74:	2900      	cmp	r1, #0
     b76:	d002      	beq.n	b7e <_spi_set_config+0x122>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     b78:	2180      	movs	r1, #128	; 0x80
     b7a:	0189      	lsls	r1, r1, #6
     b7c:	430a      	orrs	r2, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     b7e:	6831      	ldr	r1, [r6, #0]
     b80:	430b      	orrs	r3, r1
     b82:	6033      	str	r3, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     b84:	6873      	ldr	r3, [r6, #4]
     b86:	431a      	orrs	r2, r3
     b88:	6072      	str	r2, [r6, #4]

	return STATUS_OK;
     b8a:	2000      	movs	r0, #0
}
     b8c:	b007      	add	sp, #28
     b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b90:	000008a9 	.word	0x000008a9
     b94:	00004909 	.word	0x00004909
     b98:	00000a21 	.word	0x00000a21
     b9c:	000047ed 	.word	0x000047ed
     ba0:	00000795 	.word	0x00000795
     ba4:	41002000 	.word	0x41002000

00000ba8 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
     baa:	b085      	sub	sp, #20
     bac:	0005      	movs	r5, r0
     bae:	000c      	movs	r4, r1
     bb0:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     bb2:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     bb4:	680b      	ldr	r3, [r1, #0]
     bb6:	079b      	lsls	r3, r3, #30
     bb8:	d502      	bpl.n	bc0 <spi_init+0x18>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     bba:	201c      	movs	r0, #28
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     bbc:	b005      	add	sp, #20
     bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     bc0:	680b      	ldr	r3, [r1, #0]
     bc2:	07db      	lsls	r3, r3, #31
     bc4:	d501      	bpl.n	bca <spi_init+0x22>
		return STATUS_BUSY;
     bc6:	2005      	movs	r0, #5
     bc8:	e7f8      	b.n	bbc <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bca:	0008      	movs	r0, r1
     bcc:	4b28      	ldr	r3, [pc, #160]	; (c70 <spi_init+0xc8>)
     bce:	4798      	blx	r3
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     bd0:	1c82      	adds	r2, r0, #2
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     bd2:	3014      	adds	r0, #20
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     bd4:	2301      	movs	r3, #1
     bd6:	4093      	lsls	r3, r2
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     bd8:	4a26      	ldr	r2, [pc, #152]	; (c74 <spi_init+0xcc>)
     bda:	6a11      	ldr	r1, [r2, #32]
     bdc:	430b      	orrs	r3, r1
     bde:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     be0:	2724      	movs	r7, #36	; 0x24
     be2:	5df3      	ldrb	r3, [r6, r7]
     be4:	a903      	add	r1, sp, #12
     be6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     be8:	b2c3      	uxtb	r3, r0
     bea:	9301      	str	r3, [sp, #4]
     bec:	0018      	movs	r0, r3
     bee:	4b22      	ldr	r3, [pc, #136]	; (c78 <spi_init+0xd0>)
     bf0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     bf2:	9801      	ldr	r0, [sp, #4]
     bf4:	4b21      	ldr	r3, [pc, #132]	; (c7c <spi_init+0xd4>)
     bf6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     bf8:	5df0      	ldrb	r0, [r6, r7]
     bfa:	2100      	movs	r1, #0
     bfc:	4b20      	ldr	r3, [pc, #128]	; (c80 <spi_init+0xd8>)
     bfe:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
     c00:	7833      	ldrb	r3, [r6, #0]
     c02:	2b01      	cmp	r3, #1
     c04:	d008      	beq.n	c18 <spi_init+0x70>
	if (config->mode == SPI_MODE_SLAVE) {
     c06:	7833      	ldrb	r3, [r6, #0]
     c08:	2b00      	cmp	r3, #0
     c0a:	d103      	bne.n	c14 <spi_init+0x6c>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     c0c:	6823      	ldr	r3, [r4, #0]
     c0e:	2208      	movs	r2, #8
     c10:	4313      	orrs	r3, r2
     c12:	6023      	str	r3, [r4, #0]
{
     c14:	2300      	movs	r3, #0
     c16:	e00b      	b.n	c30 <spi_init+0x88>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     c18:	6823      	ldr	r3, [r4, #0]
     c1a:	220c      	movs	r2, #12
     c1c:	4313      	orrs	r3, r2
     c1e:	6023      	str	r3, [r4, #0]
     c20:	e7f1      	b.n	c06 <spi_init+0x5e>
		module->callback[i]        = NULL;
     c22:	1c9a      	adds	r2, r3, #2
     c24:	0092      	lsls	r2, r2, #2
     c26:	18aa      	adds	r2, r5, r2
     c28:	2100      	movs	r1, #0
     c2a:	6051      	str	r1, [r2, #4]
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     c2c:	3301      	adds	r3, #1
     c2e:	b2db      	uxtb	r3, r3
     c30:	2b06      	cmp	r3, #6
     c32:	d9f6      	bls.n	c22 <spi_init+0x7a>
	module->tx_buffer_ptr              = NULL;
     c34:	2200      	movs	r2, #0
     c36:	62ea      	str	r2, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     c38:	62aa      	str	r2, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     c3a:	2300      	movs	r3, #0
     c3c:	86aa      	strh	r2, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     c3e:	862a      	strh	r2, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
     c40:	3236      	adds	r2, #54	; 0x36
     c42:	54ab      	strb	r3, [r5, r2]
	module->enabled_callback           = 0x00;
     c44:	3201      	adds	r2, #1
     c46:	54ab      	strb	r3, [r5, r2]
	module->status                     = STATUS_OK;
     c48:	3201      	adds	r2, #1
     c4a:	54ab      	strb	r3, [r5, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
     c4c:	3a35      	subs	r2, #53	; 0x35
     c4e:	726a      	strb	r2, [r5, #9]
	module->locked                     = false;
     c50:	712b      	strb	r3, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     c52:	6828      	ldr	r0, [r5, #0]
     c54:	4b06      	ldr	r3, [pc, #24]	; (c70 <spi_init+0xc8>)
     c56:	4798      	blx	r3
     c58:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     c5a:	490a      	ldr	r1, [pc, #40]	; (c84 <spi_init+0xdc>)
     c5c:	4b0a      	ldr	r3, [pc, #40]	; (c88 <spi_init+0xe0>)
     c5e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     c60:	00a4      	lsls	r4, r4, #2
     c62:	4b0a      	ldr	r3, [pc, #40]	; (c8c <spi_init+0xe4>)
     c64:	50e5      	str	r5, [r4, r3]
	return _spi_set_config(module, config);
     c66:	0031      	movs	r1, r6
     c68:	0028      	movs	r0, r5
     c6a:	4b09      	ldr	r3, [pc, #36]	; (c90 <spi_init+0xe8>)
     c6c:	4798      	blx	r3
     c6e:	e7a5      	b.n	bbc <spi_init+0x14>
     c70:	00000a21 	.word	0x00000a21
     c74:	40000400 	.word	0x40000400
     c78:	000047d1 	.word	0x000047d1
     c7c:	00004749 	.word	0x00004749
     c80:	0000085d 	.word	0x0000085d
     c84:	00001105 	.word	0x00001105
     c88:	00004115 	.word	0x00004115
     c8c:	20000a58 	.word	0x20000a58
     c90:	00000a5d 	.word	0x00000a5d

00000c94 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
     c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     c96:	0004      	movs	r4, r0
     c98:	000e      	movs	r6, r1
     c9a:	0017      	movs	r7, r2
     c9c:	001d      	movs	r5, r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     c9e:	2338      	movs	r3, #56	; 0x38
     ca0:	5cc3      	ldrb	r3, [r0, r3]
     ca2:	2b05      	cmp	r3, #5
     ca4:	d06d      	beq.n	d82 <spi_read_buffer_wait+0xee>
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
     ca6:	2a00      	cmp	r2, #0
     ca8:	d101      	bne.n	cae <spi_read_buffer_wait+0x1a>
		return STATUS_ERR_INVALID_ARG;
     caa:	2217      	movs	r2, #23
     cac:	e06a      	b.n	d84 <spi_read_buffer_wait+0xf0>
	}

	if (!(module->receiver_enabled)) {
     cae:	79c3      	ldrb	r3, [r0, #7]
     cb0:	2b00      	cmp	r3, #0
     cb2:	d101      	bne.n	cb8 <spi_read_buffer_wait+0x24>
		return STATUS_ERR_DENIED;
     cb4:	221c      	movs	r2, #28
     cb6:	e065      	b.n	d84 <spi_read_buffer_wait+0xf0>
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
     cb8:	7943      	ldrb	r3, [r0, #5]
     cba:	2b00      	cmp	r3, #0
     cbc:	d103      	bne.n	cc6 <spi_read_buffer_wait+0x32>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     cbe:	6803      	ldr	r3, [r0, #0]
     cc0:	7e1b      	ldrb	r3, [r3, #24]
     cc2:	079b      	lsls	r3, r3, #30
     cc4:	d401      	bmi.n	cca <spi_read_buffer_wait+0x36>
		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
     cc6:	2000      	movs	r0, #0
     cc8:	e037      	b.n	d3a <spi_read_buffer_wait+0xa6>
		_spi_clear_tx_complete_flag(module);
     cca:	4b2f      	ldr	r3, [pc, #188]	; (d88 <spi_read_buffer_wait+0xf4>)
     ccc:	4798      	blx	r3
     cce:	e7fa      	b.n	cc6 <spi_read_buffer_wait+0x32>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cd0:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     cd2:	7e1a      	ldrb	r2, [r3, #24]
			while (!spi_is_ready_to_write(module)) {
     cd4:	07d2      	lsls	r2, r2, #31
     cd6:	d5fb      	bpl.n	cd0 <spi_read_buffer_wait+0x3c>
     cd8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     cda:	07d2      	lsls	r2, r2, #31
     cdc:	d534      	bpl.n	d48 <spi_read_buffer_wait+0xb4>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     cde:	05ea      	lsls	r2, r5, #23
     ce0:	0dd2      	lsrs	r2, r2, #23
     ce2:	629a      	str	r2, [r3, #40]	; 0x28
     ce4:	e030      	b.n	d48 <spi_read_buffer_wait+0xb4>
     ce6:	2300      	movs	r3, #0
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     ce8:	4a28      	ldr	r2, [pc, #160]	; (d8c <spi_read_buffer_wait+0xf8>)
     cea:	4293      	cmp	r3, r2
     cec:	d805      	bhi.n	cfa <spi_read_buffer_wait+0x66>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     cee:	6822      	ldr	r2, [r4, #0]
     cf0:	7e12      	ldrb	r2, [r2, #24]
				if (spi_is_ready_to_read(module)) {
     cf2:	0752      	lsls	r2, r2, #29
     cf4:	d401      	bmi.n	cfa <spi_read_buffer_wait+0x66>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     cf6:	3301      	adds	r3, #1
     cf8:	e7f6      	b.n	ce8 <spi_read_buffer_wait+0x54>
	SercomSpi *const spi_module = &(module->hw->SPI);
     cfa:	6823      	ldr	r3, [r4, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     cfc:	7e1a      	ldrb	r2, [r3, #24]
			if (spi_is_write_complete(module)) {
     cfe:	0792      	lsls	r2, r2, #30
     d00:	d404      	bmi.n	d0c <spi_read_buffer_wait+0x78>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     d02:	7e1b      	ldrb	r3, [r3, #24]
			if (!spi_is_ready_to_read(module)) {
     d04:	075b      	lsls	r3, r3, #29
     d06:	d422      	bmi.n	d4e <spi_read_buffer_wait+0xba>
				return STATUS_ERR_TIMEOUT;
     d08:	2212      	movs	r2, #18
     d0a:	e03b      	b.n	d84 <spi_read_buffer_wait+0xf0>
				_spi_clear_tx_complete_flag(module);
     d0c:	0020      	movs	r0, r4
     d0e:	4b1e      	ldr	r3, [pc, #120]	; (d88 <spi_read_buffer_wait+0xf4>)
     d10:	4798      	blx	r3
				return STATUS_ABORTED;
     d12:	2204      	movs	r2, #4
     d14:	e036      	b.n	d84 <spi_read_buffer_wait+0xf0>
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
     d16:	2200      	movs	r2, #0
     d18:	e026      	b.n	d68 <spi_read_buffer_wait+0xd4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     d1a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
     d1c:	05ff      	lsls	r7, r7, #23
     d1e:	0dff      	lsrs	r7, r7, #23
     d20:	e001      	b.n	d26 <spi_read_buffer_wait+0x92>
		uint16_t received_data = 0;
     d22:	2700      	movs	r7, #0
		return STATUS_ERR_IO;
     d24:	2210      	movs	r2, #16
		if (retval != STATUS_OK) {
     d26:	2a00      	cmp	r2, #0
     d28:	d12c      	bne.n	d84 <spi_read_buffer_wait+0xf0>
		rx_data[rx_pos++] = received_data;
     d2a:	1c43      	adds	r3, r0, #1
     d2c:	b29b      	uxth	r3, r3
     d2e:	5437      	strb	r7, [r6, r0]
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     d30:	79a2      	ldrb	r2, [r4, #6]
     d32:	2a01      	cmp	r2, #1
     d34:	d01e      	beq.n	d74 <spi_read_buffer_wait+0xe0>
			rx_data[rx_pos++] = (received_data >> 8);
     d36:	0018      	movs	r0, r3
     d38:	000f      	movs	r7, r1
	while (length--) {
     d3a:	1e79      	subs	r1, r7, #1
     d3c:	b289      	uxth	r1, r1
     d3e:	2f00      	cmp	r7, #0
     d40:	d01d      	beq.n	d7e <spi_read_buffer_wait+0xea>
		if (module->mode == SPI_MODE_MASTER) {
     d42:	7963      	ldrb	r3, [r4, #5]
     d44:	2b01      	cmp	r3, #1
     d46:	d0c3      	beq.n	cd0 <spi_read_buffer_wait+0x3c>
		if (module->mode == SPI_MODE_SLAVE) {
     d48:	7963      	ldrb	r3, [r4, #5]
     d4a:	2b00      	cmp	r3, #0
     d4c:	d0cb      	beq.n	ce6 <spi_read_buffer_wait+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
     d4e:	6823      	ldr	r3, [r4, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     d50:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(module)) {
     d52:	0752      	lsls	r2, r2, #29
     d54:	d5fb      	bpl.n	d4e <spi_read_buffer_wait+0xba>
     d56:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     d58:	0752      	lsls	r2, r2, #29
     d5a:	d5e2      	bpl.n	d22 <spi_read_buffer_wait+0x8e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     d5c:	8b5a      	ldrh	r2, [r3, #26]
     d5e:	0752      	lsls	r2, r2, #29
     d60:	d5d9      	bpl.n	d16 <spi_read_buffer_wait+0x82>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     d62:	2204      	movs	r2, #4
     d64:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
     d66:	321a      	adds	r2, #26
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     d68:	79a7      	ldrb	r7, [r4, #6]
     d6a:	2f01      	cmp	r7, #1
     d6c:	d0d5      	beq.n	d1a <spi_read_buffer_wait+0x86>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     d6e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
     d70:	b2ff      	uxtb	r7, r7
     d72:	e7d8      	b.n	d26 <spi_read_buffer_wait+0x92>
			rx_data[rx_pos++] = (received_data >> 8);
     d74:	3002      	adds	r0, #2
     d76:	0a3f      	lsrs	r7, r7, #8
     d78:	54f7      	strb	r7, [r6, r3]
     d7a:	b283      	uxth	r3, r0
     d7c:	e7db      	b.n	d36 <spi_read_buffer_wait+0xa2>
		}
	}

	return STATUS_OK;
     d7e:	2200      	movs	r2, #0
     d80:	e000      	b.n	d84 <spi_read_buffer_wait+0xf0>
		return STATUS_BUSY;
     d82:	2205      	movs	r2, #5
}
     d84:	0010      	movs	r0, r2
     d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d88:	00000a55 	.word	0x00000a55
     d8c:	00002710 	.word	0x00002710

00000d90 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     d90:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     d92:	7943      	ldrb	r3, [r0, #5]
     d94:	2b01      	cmp	r3, #1
     d96:	d001      	beq.n	d9c <spi_select_slave+0xc>
		return STATUS_ERR_UNSUPPORTED_DEV;
     d98:	2015      	movs	r0, #21
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
     d9a:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
     d9c:	7a03      	ldrb	r3, [r0, #8]
     d9e:	2b00      	cmp	r3, #0
     da0:	d16c      	bne.n	e7c <spi_select_slave+0xec>
		if (select) {
     da2:	2a00      	cmp	r2, #0
     da4:	d058      	beq.n	e58 <spi_select_slave+0xc8>
			if (slave->address_enabled) {
     da6:	784b      	ldrb	r3, [r1, #1]
     da8:	2b00      	cmp	r3, #0
     daa:	d043      	beq.n	e34 <spi_select_slave+0xa4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     dac:	6803      	ldr	r3, [r0, #0]
     dae:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
     db0:	07db      	lsls	r3, r3, #31
     db2:	d411      	bmi.n	dd8 <spi_select_slave+0x48>
					port_pin_set_output_level(slave->ss_pin, true);
     db4:	780a      	ldrb	r2, [r1, #0]
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
	uint8_t port_index  = (gpio_pin / 128);
     db6:	09d1      	lsrs	r1, r2, #7
	uint8_t group_index = (gpio_pin / 32);
     db8:	0953      	lsrs	r3, r2, #5

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     dba:	2900      	cmp	r1, #0
     dbc:	d10a      	bne.n	dd4 <spi_select_slave+0x44>
		return &(ports[port_index]->Group[group_index]);
     dbe:	01db      	lsls	r3, r3, #7
     dc0:	4931      	ldr	r1, [pc, #196]	; (e88 <spi_select_slave+0xf8>)
     dc2:	468c      	mov	ip, r1
     dc4:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     dc6:	211f      	movs	r1, #31
     dc8:	4011      	ands	r1, r2
     dca:	2201      	movs	r2, #1
     dcc:	408a      	lsls	r2, r1

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     dce:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
     dd0:	2005      	movs	r0, #5
     dd2:	e7e2      	b.n	d9a <spi_select_slave+0xa>
	} else {
		Assert(false);
		return NULL;
     dd4:	2300      	movs	r3, #0
     dd6:	e7f6      	b.n	dc6 <spi_select_slave+0x36>
				port_pin_set_output_level(slave->ss_pin, false);
     dd8:	780a      	ldrb	r2, [r1, #0]
	uint8_t port_index  = (gpio_pin / 128);
     dda:	09d4      	lsrs	r4, r2, #7
	uint8_t group_index = (gpio_pin / 32);
     ddc:	0953      	lsrs	r3, r2, #5
	if (port_index < PORT_INST_NUM) {
     dde:	2c00      	cmp	r4, #0
     de0:	d104      	bne.n	dec <spi_select_slave+0x5c>
		return &(ports[port_index]->Group[group_index]);
     de2:	01db      	lsls	r3, r3, #7
     de4:	4c28      	ldr	r4, [pc, #160]	; (e88 <spi_select_slave+0xf8>)
     de6:	46a4      	mov	ip, r4
     de8:	4463      	add	r3, ip
     dea:	e000      	b.n	dee <spi_select_slave+0x5e>
		return NULL;
     dec:	2300      	movs	r3, #0
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     dee:	241f      	movs	r4, #31
     df0:	4014      	ands	r4, r2
     df2:	2201      	movs	r2, #1
     df4:	40a2      	lsls	r2, r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
     df6:	615a      	str	r2, [r3, #20]
				spi_write(module, slave->address);
     df8:	788a      	ldrb	r2, [r1, #2]
	SercomSpi *const spi_module = &(module->hw->SPI);
     dfa:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     dfc:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
     dfe:	07c9      	lsls	r1, r1, #31
     e00:	d500      	bpl.n	e04 <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     e02:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
     e04:	79c3      	ldrb	r3, [r0, #7]
     e06:	2b00      	cmp	r3, #0
     e08:	d13a      	bne.n	e80 <spi_select_slave+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
     e0a:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     e0c:	7e1a      	ldrb	r2, [r3, #24]
					while (!spi_is_ready_to_read(module)) {
     e0e:	0752      	lsls	r2, r2, #29
     e10:	d5fb      	bpl.n	e0a <spi_select_slave+0x7a>
     e12:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     e14:	0752      	lsls	r2, r2, #29
     e16:	d535      	bpl.n	e84 <spi_select_slave+0xf4>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     e18:	8b5a      	ldrh	r2, [r3, #26]
     e1a:	0752      	lsls	r2, r2, #29
     e1c:	d501      	bpl.n	e22 <spi_select_slave+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     e1e:	2204      	movs	r2, #4
     e20:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     e22:	7982      	ldrb	r2, [r0, #6]
     e24:	2a01      	cmp	r2, #1
     e26:	d002      	beq.n	e2e <spi_select_slave+0x9e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
     e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	return STATUS_OK;
     e2a:	2000      	movs	r0, #0
     e2c:	e7b5      	b.n	d9a <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     e30:	2000      	movs	r0, #0
     e32:	e7b2      	b.n	d9a <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
     e34:	780a      	ldrb	r2, [r1, #0]
	uint8_t port_index  = (gpio_pin / 128);
     e36:	09d1      	lsrs	r1, r2, #7
	uint8_t group_index = (gpio_pin / 32);
     e38:	0953      	lsrs	r3, r2, #5
	if (port_index < PORT_INST_NUM) {
     e3a:	2900      	cmp	r1, #0
     e3c:	d10a      	bne.n	e54 <spi_select_slave+0xc4>
		return &(ports[port_index]->Group[group_index]);
     e3e:	01db      	lsls	r3, r3, #7
     e40:	4911      	ldr	r1, [pc, #68]	; (e88 <spi_select_slave+0xf8>)
     e42:	468c      	mov	ip, r1
     e44:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     e46:	211f      	movs	r1, #31
     e48:	4011      	ands	r1, r2
     e4a:	2201      	movs	r2, #1
     e4c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     e4e:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
     e50:	2000      	movs	r0, #0
     e52:	e7a2      	b.n	d9a <spi_select_slave+0xa>
		return NULL;
     e54:	2300      	movs	r3, #0
     e56:	e7f6      	b.n	e46 <spi_select_slave+0xb6>
			port_pin_set_output_level(slave->ss_pin, true);
     e58:	780a      	ldrb	r2, [r1, #0]
	uint8_t port_index  = (gpio_pin / 128);
     e5a:	09d1      	lsrs	r1, r2, #7
	uint8_t group_index = (gpio_pin / 32);
     e5c:	0953      	lsrs	r3, r2, #5
	if (port_index < PORT_INST_NUM) {
     e5e:	2900      	cmp	r1, #0
     e60:	d10a      	bne.n	e78 <spi_select_slave+0xe8>
		return &(ports[port_index]->Group[group_index]);
     e62:	01db      	lsls	r3, r3, #7
     e64:	4908      	ldr	r1, [pc, #32]	; (e88 <spi_select_slave+0xf8>)
     e66:	468c      	mov	ip, r1
     e68:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     e6a:	211f      	movs	r1, #31
     e6c:	4011      	ands	r1, r2
     e6e:	2201      	movs	r2, #1
     e70:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     e72:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
     e74:	2000      	movs	r0, #0
     e76:	e790      	b.n	d9a <spi_select_slave+0xa>
		return NULL;
     e78:	2300      	movs	r3, #0
     e7a:	e7f6      	b.n	e6a <spi_select_slave+0xda>
     e7c:	2000      	movs	r0, #0
     e7e:	e78c      	b.n	d9a <spi_select_slave+0xa>
     e80:	2000      	movs	r0, #0
     e82:	e78a      	b.n	d9a <spi_select_slave+0xa>
     e84:	2000      	movs	r0, #0
     e86:	e788      	b.n	d9a <spi_select_slave+0xa>
     e88:	41004400 	.word	0x41004400

00000e8c <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
     e8e:	46d6      	mov	lr, sl
     e90:	464f      	mov	r7, r9
     e92:	4646      	mov	r6, r8
     e94:	b5c0      	push	{r6, r7, lr}
     e96:	b082      	sub	sp, #8
     e98:	0004      	movs	r4, r0
     e9a:	468a      	mov	sl, r1
     e9c:	0017      	movs	r7, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     e9e:	2338      	movs	r3, #56	; 0x38
     ea0:	5cc3      	ldrb	r3, [r0, r3]
     ea2:	2b05      	cmp	r3, #5
     ea4:	d100      	bne.n	ea8 <spi_write_buffer_wait+0x1c>
     ea6:	e0d8      	b.n	105a <spi_write_buffer_wait+0x1ce>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
     ea8:	2a00      	cmp	r2, #0
     eaa:	d101      	bne.n	eb0 <spi_write_buffer_wait+0x24>
		return STATUS_ERR_INVALID_ARG;
     eac:	2017      	movs	r0, #23
     eae:	e0d5      	b.n	105c <spi_write_buffer_wait+0x1d0>
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
     eb0:	7943      	ldrb	r3, [r0, #5]
     eb2:	2b00      	cmp	r3, #0
     eb4:	d103      	bne.n	ebe <spi_write_buffer_wait+0x32>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     eb6:	6803      	ldr	r3, [r0, #0]
     eb8:	7e1b      	ldrb	r3, [r3, #24]
     eba:	079b      	lsls	r3, r3, #30
     ebc:	d402      	bmi.n	ec4 <spi_write_buffer_wait+0x38>
     ebe:	46bc      	mov	ip, r7
     ec0:	2600      	movs	r6, #0
     ec2:	e025      	b.n	f10 <spi_write_buffer_wait+0x84>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
     ec4:	4b6a      	ldr	r3, [pc, #424]	; (1070 <spi_write_buffer_wait+0x1e4>)
     ec6:	4798      	blx	r3
     ec8:	e7f9      	b.n	ebe <spi_write_buffer_wait+0x32>
     eca:	2300      	movs	r3, #0
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     ecc:	4a69      	ldr	r2, [pc, #420]	; (1074 <spi_write_buffer_wait+0x1e8>)
     ece:	4293      	cmp	r3, r2
     ed0:	d805      	bhi.n	ede <spi_write_buffer_wait+0x52>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ed2:	6822      	ldr	r2, [r4, #0]
     ed4:	7e12      	ldrb	r2, [r2, #24]
				if (spi_is_ready_to_write(module)) {
     ed6:	07d2      	lsls	r2, r2, #31
     ed8:	d401      	bmi.n	ede <spi_write_buffer_wait+0x52>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     eda:	3301      	adds	r3, #1
     edc:	e7f6      	b.n	ecc <spi_write_buffer_wait+0x40>
	SercomSpi *const spi_module = &(module->hw->SPI);
     ede:	6823      	ldr	r3, [r4, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     ee0:	7e1a      	ldrb	r2, [r3, #24]
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
     ee2:	0792      	lsls	r2, r2, #30
     ee4:	d404      	bmi.n	ef0 <spi_write_buffer_wait+0x64>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ee6:	7e1b      	ldrb	r3, [r3, #24]
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
     ee8:	07db      	lsls	r3, r3, #31
     eea:	d418      	bmi.n	f1e <spi_write_buffer_wait+0x92>
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
     eec:	2012      	movs	r0, #18
     eee:	e0b5      	b.n	105c <spi_write_buffer_wait+0x1d0>
				_spi_clear_tx_complete_flag(module);
     ef0:	0020      	movs	r0, r4
     ef2:	4b5f      	ldr	r3, [pc, #380]	; (1070 <spi_write_buffer_wait+0x1e4>)
     ef4:	4798      	blx	r3
				return STATUS_ABORTED;
     ef6:	2004      	movs	r0, #4
     ef8:	e0b0      	b.n	105c <spi_write_buffer_wait+0x1d0>
		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
     efa:	3602      	adds	r6, #2
     efc:	b2b6      	uxth	r6, r6
     efe:	4652      	mov	r2, sl
     f00:	5dd2      	ldrb	r2, [r2, r7]
     f02:	0212      	lsls	r2, r2, #8
     f04:	4302      	orrs	r2, r0
     f06:	e017      	b.n	f38 <spi_write_buffer_wait+0xac>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
     f08:	79e3      	ldrb	r3, [r4, #7]
	while (length--) {
     f0a:	000f      	movs	r7, r1
		if (module->receiver_enabled) {
     f0c:	2b00      	cmp	r3, #0
     f0e:	d11a      	bne.n	f46 <spi_write_buffer_wait+0xba>
	while (length--) {
     f10:	1e79      	subs	r1, r7, #1
     f12:	b289      	uxth	r1, r1
     f14:	2f00      	cmp	r7, #0
     f16:	d06c      	beq.n	ff2 <spi_write_buffer_wait+0x166>
		if (module->mode == SPI_MODE_SLAVE) {
     f18:	7963      	ldrb	r3, [r4, #5]
     f1a:	2b00      	cmp	r3, #0
     f1c:	d0d5      	beq.n	eca <spi_write_buffer_wait+0x3e>
	SercomSpi *const spi_module = &(module->hw->SPI);
     f1e:	6823      	ldr	r3, [r4, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     f20:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(module)) {
     f22:	07d2      	lsls	r2, r2, #31
     f24:	d5fb      	bpl.n	f1e <spi_write_buffer_wait+0x92>
		uint16_t data_to_send = tx_data[tx_pos++];
     f26:	1c77      	adds	r7, r6, #1
     f28:	b2bf      	uxth	r7, r7
     f2a:	4652      	mov	r2, sl
     f2c:	5d90      	ldrb	r0, [r2, r6]
     f2e:	b282      	uxth	r2, r0
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     f30:	79a5      	ldrb	r5, [r4, #6]
     f32:	2d01      	cmp	r5, #1
     f34:	d0e1      	beq.n	efa <spi_write_buffer_wait+0x6e>
		uint16_t data_to_send = tx_data[tx_pos++];
     f36:	003e      	movs	r6, r7
     f38:	7e1f      	ldrb	r7, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
     f3a:	07f8      	lsls	r0, r7, #31
     f3c:	d5e4      	bpl.n	f08 <spi_write_buffer_wait+0x7c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     f3e:	05d2      	lsls	r2, r2, #23
     f40:	0dd2      	lsrs	r2, r2, #23
     f42:	629a      	str	r2, [r3, #40]	; 0x28
     f44:	e7e0      	b.n	f08 <spi_write_buffer_wait+0x7c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
     f46:	7963      	ldrb	r3, [r4, #5]
     f48:	2b00      	cmp	r3, #0
     f4a:	d040      	beq.n	fce <spi_write_buffer_wait+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
     f4c:	6823      	ldr	r3, [r4, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     f4e:	7e1a      	ldrb	r2, [r3, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
     f50:	0752      	lsls	r2, r2, #29
     f52:	d5fb      	bpl.n	f4c <spi_write_buffer_wait+0xc0>
     f54:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     f56:	0752      	lsls	r2, r2, #29
     f58:	d508      	bpl.n	f6c <spi_write_buffer_wait+0xe0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     f5a:	8b5a      	ldrh	r2, [r3, #26]
     f5c:	0752      	lsls	r2, r2, #29
     f5e:	d501      	bpl.n	f64 <spi_write_buffer_wait+0xd8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     f60:	2204      	movs	r2, #4
     f62:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     f64:	79a2      	ldrb	r2, [r4, #6]
     f66:	2a01      	cmp	r2, #1
     f68:	d041      	beq.n	fee <spi_write_buffer_wait+0x162>
		*rx_data = (uint8_t)spi_module->DATA.reg;
     f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
     f6c:	4660      	mov	r0, ip
     f6e:	3801      	subs	r0, #1
     f70:	b283      	uxth	r3, r0
     f72:	469c      	mov	ip, r3
     f74:	000f      	movs	r7, r1
     f76:	e7cb      	b.n	f10 <spi_write_buffer_wait+0x84>
							data_to_send |= (tx_data[tx_pos++] << 8);
     f78:	3602      	adds	r6, #2
     f7a:	4655      	mov	r5, sl
     f7c:	5c2f      	ldrb	r7, [r5, r0]
     f7e:	023f      	lsls	r7, r7, #8
     f80:	4640      	mov	r0, r8
     f82:	4307      	orrs	r7, r0
     f84:	b2b0      	uxth	r0, r6
     f86:	e01b      	b.n	fc0 <spi_write_buffer_wait+0x134>
						length--;
     f88:	3901      	subs	r1, #1
     f8a:	b289      	uxth	r1, r1
     f8c:	0006      	movs	r6, r0
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     f8e:	6822      	ldr	r2, [r4, #0]
     f90:	7e12      	ldrb	r2, [r2, #24]
					if (spi_is_ready_to_read(module)) {
     f92:	0752      	lsls	r2, r2, #29
     f94:	d41d      	bmi.n	fd2 <spi_write_buffer_wait+0x146>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     f96:	3301      	adds	r3, #1
     f98:	4a36      	ldr	r2, [pc, #216]	; (1074 <spi_write_buffer_wait+0x1e8>)
     f9a:	4293      	cmp	r3, r2
     f9c:	d819      	bhi.n	fd2 <spi_write_buffer_wait+0x146>
					if (length && spi_is_ready_to_write(module)) {
     f9e:	2900      	cmp	r1, #0
     fa0:	d0f5      	beq.n	f8e <spi_write_buffer_wait+0x102>
	SercomSpi *const spi_module = &(module->hw->SPI);
     fa2:	6822      	ldr	r2, [r4, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     fa4:	7e17      	ldrb	r7, [r2, #24]
     fa6:	07f8      	lsls	r0, r7, #31
     fa8:	d5f1      	bpl.n	f8e <spi_write_buffer_wait+0x102>
						data_to_send = tx_data[tx_pos++];
     faa:	1c70      	adds	r0, r6, #1
     fac:	b280      	uxth	r0, r0
     fae:	4655      	mov	r5, sl
     fb0:	5dad      	ldrb	r5, [r5, r6]
     fb2:	46a8      	mov	r8, r5
     fb4:	466f      	mov	r7, sp
     fb6:	80fd      	strh	r5, [r7, #6]
     fb8:	88ff      	ldrh	r7, [r7, #6]
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     fba:	79a5      	ldrb	r5, [r4, #6]
     fbc:	2d01      	cmp	r5, #1
     fbe:	d0db      	beq.n	f78 <spi_write_buffer_wait+0xec>
     fc0:	7e16      	ldrb	r6, [r2, #24]
	if (!spi_is_ready_to_write(module)) {
     fc2:	07f5      	lsls	r5, r6, #31
     fc4:	d5e0      	bpl.n	f88 <spi_write_buffer_wait+0xfc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     fc6:	05ff      	lsls	r7, r7, #23
     fc8:	0dff      	lsrs	r7, r7, #23
     fca:	6297      	str	r7, [r2, #40]	; 0x28
     fcc:	e7dc      	b.n	f88 <spi_write_buffer_wait+0xfc>
     fce:	2300      	movs	r3, #0
     fd0:	e7e2      	b.n	f98 <spi_write_buffer_wait+0x10c>
	SercomSpi *const spi_module = &(module->hw->SPI);
     fd2:	6823      	ldr	r3, [r4, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     fd4:	7e1a      	ldrb	r2, [r3, #24]
				if (spi_is_write_complete(module)) {
     fd6:	0792      	lsls	r2, r2, #30
     fd8:	d404      	bmi.n	fe4 <spi_write_buffer_wait+0x158>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     fda:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_read(module)) {
     fdc:	075b      	lsls	r3, r3, #29
     fde:	d4b5      	bmi.n	f4c <spi_write_buffer_wait+0xc0>
					return STATUS_ERR_TIMEOUT;
     fe0:	2012      	movs	r0, #18
     fe2:	e03b      	b.n	105c <spi_write_buffer_wait+0x1d0>
					_spi_clear_tx_complete_flag(module);
     fe4:	0020      	movs	r0, r4
     fe6:	4b22      	ldr	r3, [pc, #136]	; (1070 <spi_write_buffer_wait+0x1e4>)
     fe8:	4798      	blx	r3
					return STATUS_ABORTED;
     fea:	2004      	movs	r0, #4
     fec:	e036      	b.n	105c <spi_write_buffer_wait+0x1d0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     ff0:	e7bc      	b.n	f6c <spi_write_buffer_wait+0xe0>
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
     ff2:	7962      	ldrb	r2, [r4, #5]
     ff4:	2a01      	cmp	r2, #1
     ff6:	d006      	beq.n	1006 <spi_write_buffer_wait+0x17a>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
     ff8:	2a00      	cmp	r2, #0
     ffa:	d135      	bne.n	1068 <spi_write_buffer_wait+0x1dc>
		if (module->receiver_enabled) {
     ffc:	79e3      	ldrb	r3, [r4, #7]
     ffe:	2b00      	cmp	r3, #0
    1000:	d11a      	bne.n	1038 <spi_write_buffer_wait+0x1ac>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1002:	2000      	movs	r0, #0
    1004:	e02a      	b.n	105c <spi_write_buffer_wait+0x1d0>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1006:	6823      	ldr	r3, [r4, #0]
    1008:	7e1b      	ldrb	r3, [r3, #24]
		while (!spi_is_write_complete(module)) {
    100a:	079b      	lsls	r3, r3, #30
    100c:	d5fb      	bpl.n	1006 <spi_write_buffer_wait+0x17a>
    100e:	e7f3      	b.n	ff8 <spi_write_buffer_wait+0x16c>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1010:	6823      	ldr	r3, [r4, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1012:	7e1a      	ldrb	r2, [r3, #24]
				if (!spi_is_ready_to_read(module)) {
    1014:	0752      	lsls	r2, r2, #29
    1016:	d529      	bpl.n	106c <spi_write_buffer_wait+0x1e0>
    1018:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    101a:	0752      	lsls	r2, r2, #29
    101c:	d508      	bpl.n	1030 <spi_write_buffer_wait+0x1a4>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    101e:	8b5a      	ldrh	r2, [r3, #26]
    1020:	0752      	lsls	r2, r2, #29
    1022:	d501      	bpl.n	1028 <spi_write_buffer_wait+0x19c>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1024:	2204      	movs	r2, #4
    1026:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1028:	79a2      	ldrb	r2, [r4, #6]
    102a:	2a01      	cmp	r2, #1
    102c:	d011      	beq.n	1052 <spi_write_buffer_wait+0x1c6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    102e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
				flush_length--;
    1030:	4660      	mov	r0, ip
    1032:	3801      	subs	r0, #1
    1034:	b283      	uxth	r3, r0
    1036:	469c      	mov	ip, r3
			while (flush_length) {
    1038:	4663      	mov	r3, ip
    103a:	2b00      	cmp	r3, #0
    103c:	d00b      	beq.n	1056 <spi_write_buffer_wait+0x1ca>
    103e:	2300      	movs	r3, #0
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1040:	4a0c      	ldr	r2, [pc, #48]	; (1074 <spi_write_buffer_wait+0x1e8>)
    1042:	4293      	cmp	r3, r2
    1044:	d8e4      	bhi.n	1010 <spi_write_buffer_wait+0x184>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1046:	6822      	ldr	r2, [r4, #0]
    1048:	7e12      	ldrb	r2, [r2, #24]
					if (spi_is_ready_to_read(module)) {
    104a:	0752      	lsls	r2, r2, #29
    104c:	d4e0      	bmi.n	1010 <spi_write_buffer_wait+0x184>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    104e:	3301      	adds	r3, #1
    1050:	e7f6      	b.n	1040 <spi_write_buffer_wait+0x1b4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1054:	e7ec      	b.n	1030 <spi_write_buffer_wait+0x1a4>
	return STATUS_OK;
    1056:	2000      	movs	r0, #0
    1058:	e000      	b.n	105c <spi_write_buffer_wait+0x1d0>
		return STATUS_BUSY;
    105a:	2005      	movs	r0, #5
}
    105c:	b002      	add	sp, #8
    105e:	bc1c      	pop	{r2, r3, r4}
    1060:	4690      	mov	r8, r2
    1062:	4699      	mov	r9, r3
    1064:	46a2      	mov	sl, r4
    1066:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return STATUS_OK;
    1068:	2000      	movs	r0, #0
    106a:	e7f7      	b.n	105c <spi_write_buffer_wait+0x1d0>
					return STATUS_ERR_TIMEOUT;
    106c:	2012      	movs	r0, #18
    106e:	e7f5      	b.n	105c <spi_write_buffer_wait+0x1d0>
    1070:	00000a55 	.word	0x00000a55
    1074:	00002710 	.word	0x00002710

00001078 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
    1078:	b570      	push	{r4, r5, r6, lr}
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    107a:	6805      	ldr	r5, [r0, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    107c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    107e:	780a      	ldrb	r2, [r1, #0]
    1080:	b2d2      	uxtb	r2, r2
    1082:	b293      	uxth	r3, r2
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    1084:	1c4c      	adds	r4, r1, #1
    1086:	62c4      	str	r4, [r0, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1088:	7986      	ldrb	r6, [r0, #6]
    108a:	2e01      	cmp	r6, #1
    108c:	d007      	beq.n	109e <_spi_write+0x26>
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    108e:	05db      	lsls	r3, r3, #23
    1090:	0ddb      	lsrs	r3, r3, #23
    1092:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    1094:	8e83      	ldrh	r3, [r0, #52]	; 0x34
    1096:	3b01      	subs	r3, #1
    1098:	b29b      	uxth	r3, r3
    109a:	8683      	strh	r3, [r0, #52]	; 0x34
}
    109c:	bd70      	pop	{r4, r5, r6, pc}
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    109e:	784b      	ldrb	r3, [r1, #1]
    10a0:	021b      	lsls	r3, r3, #8
    10a2:	4313      	orrs	r3, r2
		(module->tx_buffer_ptr)++;
    10a4:	1c8c      	adds	r4, r1, #2
    10a6:	62c4      	str	r4, [r0, #44]	; 0x2c
    10a8:	e7f1      	b.n	108e <_spi_write+0x16>
	...

000010ac <_spi_write_dummy>:
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    10ac:	6803      	ldr	r3, [r0, #0]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    10ae:	4a04      	ldr	r2, [pc, #16]	; (10c0 <_spi_write_dummy+0x14>)
    10b0:	8812      	ldrh	r2, [r2, #0]
    10b2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    10b4:	8e43      	ldrh	r3, [r0, #50]	; 0x32
    10b6:	3b01      	subs	r3, #1
    10b8:	b29b      	uxth	r3, r3
    10ba:	8643      	strh	r3, [r0, #50]	; 0x32
}
    10bc:	4770      	bx	lr
    10be:	46c0      	nop			; (mov r8, r8)
    10c0:	20000490 	.word	0x20000490

000010c4 <_spi_read_dummy>:
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    10c4:	6803      	ldr	r3, [r0, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    10c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    10c8:	8e43      	ldrh	r3, [r0, #50]	; 0x32
    10ca:	3b01      	subs	r3, #1
    10cc:	b29b      	uxth	r3, r3
    10ce:	8643      	strh	r3, [r0, #50]	; 0x32
}
    10d0:	4770      	bx	lr

000010d2 <_spi_read>:
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    10d2:	6803      	ldr	r3, [r0, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    10d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    10d6:	05db      	lsls	r3, r3, #23
    10d8:	0ddb      	lsrs	r3, r3, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    10da:	b2da      	uxtb	r2, r3
    10dc:	6a81      	ldr	r1, [r0, #40]	; 0x28
    10de:	700a      	strb	r2, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    10e0:	6a82      	ldr	r2, [r0, #40]	; 0x28
    10e2:	1c51      	adds	r1, r2, #1
    10e4:	6281      	str	r1, [r0, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    10e6:	7981      	ldrb	r1, [r0, #6]
    10e8:	2901      	cmp	r1, #1
    10ea:	d004      	beq.n	10f6 <_spi_read+0x24>
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    10ec:	8e03      	ldrh	r3, [r0, #48]	; 0x30
    10ee:	3b01      	subs	r3, #1
    10f0:	b29b      	uxth	r3, r3
    10f2:	8603      	strh	r3, [r0, #48]	; 0x30
}
    10f4:	4770      	bx	lr
		*(module->rx_buffer_ptr) = (received_data >> 8);
    10f6:	0a1b      	lsrs	r3, r3, #8
    10f8:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    10fa:	6a83      	ldr	r3, [r0, #40]	; 0x28
    10fc:	3301      	adds	r3, #1
    10fe:	6283      	str	r3, [r0, #40]	; 0x28
    1100:	e7f4      	b.n	10ec <_spi_read+0x1a>
	...

00001104 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    1104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    1106:	0080      	lsls	r0, r0, #2
    1108:	4b6b      	ldr	r3, [pc, #428]	; (12b8 <_spi_interrupt_handler+0x1b4>)
    110a:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    110c:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    110e:	2337      	movs	r3, #55	; 0x37
    1110:	5ce3      	ldrb	r3, [r4, r3]
    1112:	2236      	movs	r2, #54	; 0x36
    1114:	5ca7      	ldrb	r7, [r4, r2]
	uint8_t callback_mask =
    1116:	401f      	ands	r7, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    1118:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    111a:	7db5      	ldrb	r5, [r6, #22]
    111c:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    111e:	07eb      	lsls	r3, r5, #31
    1120:	d516      	bpl.n	1150 <_spi_interrupt_handler+0x4c>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1122:	7963      	ldrb	r3, [r4, #5]
    1124:	2b01      	cmp	r3, #1
    1126:	d04d      	beq.n	11c4 <_spi_interrupt_handler+0xc0>
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1128:	7963      	ldrb	r3, [r4, #5]
		if (0
    112a:	2b01      	cmp	r3, #1
    112c:	d057      	beq.n	11de <_spi_interrupt_handler+0xda>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    112e:	2b00      	cmp	r3, #0
    1130:	d10e      	bne.n	1150 <_spi_interrupt_handler+0x4c>
			(module->dir != SPI_DIRECTION_READ))
    1132:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1134:	2b00      	cmp	r3, #0
    1136:	d00b      	beq.n	1150 <_spi_interrupt_handler+0x4c>
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
    1138:	0020      	movs	r0, r4
    113a:	4b60      	ldr	r3, [pc, #384]	; (12bc <_spi_interrupt_handler+0x1b8>)
    113c:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
    113e:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1140:	b29b      	uxth	r3, r3
    1142:	2b00      	cmp	r3, #0
    1144:	d104      	bne.n	1150 <_spi_interrupt_handler+0x4c>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1146:	3301      	adds	r3, #1
    1148:	7533      	strb	r3, [r6, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    114a:	7a63      	ldrb	r3, [r4, #9]
    114c:	2b01      	cmp	r3, #1
    114e:	d04a      	beq.n	11e6 <_spi_interrupt_handler+0xe2>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    1150:	076b      	lsls	r3, r5, #29
    1152:	d511      	bpl.n	1178 <_spi_interrupt_handler+0x74>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1154:	8b73      	ldrh	r3, [r6, #26]
    1156:	075b      	lsls	r3, r3, #29
    1158:	d54f      	bpl.n	11fa <_spi_interrupt_handler+0xf6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    115a:	7a63      	ldrb	r3, [r4, #9]
    115c:	2b01      	cmp	r3, #1
    115e:	d008      	beq.n	1172 <_spi_interrupt_handler+0x6e>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    1160:	221e      	movs	r2, #30
    1162:	2338      	movs	r3, #56	; 0x38
    1164:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    1166:	3b35      	subs	r3, #53	; 0x35
    1168:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    116a:	3302      	adds	r3, #2
    116c:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    116e:	073b      	lsls	r3, r7, #28
    1170:	d43f      	bmi.n	11f2 <_spi_interrupt_handler+0xee>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    1172:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1174:	2304      	movs	r3, #4
    1176:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    1178:	07ab      	lsls	r3, r5, #30
    117a:	d513      	bpl.n	11a4 <_spi_interrupt_handler+0xa0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    117c:	7963      	ldrb	r3, [r4, #5]
    117e:	2b00      	cmp	r3, #0
    1180:	d10d      	bne.n	119e <_spi_interrupt_handler+0x9a>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    1182:	3307      	adds	r3, #7
    1184:	7533      	strb	r3, [r6, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1186:	3b05      	subs	r3, #5
    1188:	7633      	strb	r3, [r6, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    118a:	3301      	adds	r3, #1
    118c:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    118e:	2300      	movs	r3, #0
    1190:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    1192:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    1194:	3338      	adds	r3, #56	; 0x38
    1196:	2200      	movs	r2, #0
    1198:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    119a:	06fb      	lsls	r3, r7, #27
    119c:	d464      	bmi.n	1268 <_spi_interrupt_handler+0x164>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    119e:	7963      	ldrb	r3, [r4, #5]
    11a0:	2b01      	cmp	r3, #1
    11a2:	d065      	beq.n	1270 <_spi_interrupt_handler+0x16c>
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    11a4:	072b      	lsls	r3, r5, #28
    11a6:	d508      	bpl.n	11ba <_spi_interrupt_handler+0xb6>
			if (module->mode == SPI_MODE_SLAVE) {
    11a8:	7963      	ldrb	r3, [r4, #5]
    11aa:	2b00      	cmp	r3, #0
    11ac:	d105      	bne.n	11ba <_spi_interrupt_handler+0xb6>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    11ae:	3308      	adds	r3, #8
    11b0:	7533      	strb	r3, [r6, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    11b2:	7633      	strb	r3, [r6, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    11b4:	06bb      	lsls	r3, r7, #26
    11b6:	d500      	bpl.n	11ba <_spi_interrupt_handler+0xb6>
    11b8:	e070      	b.n	129c <_spi_interrupt_handler+0x198>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    11ba:	b26d      	sxtb	r5, r5
    11bc:	2d00      	cmp	r5, #0
    11be:	da00      	bge.n	11c2 <_spi_interrupt_handler+0xbe>
    11c0:	e070      	b.n	12a4 <_spi_interrupt_handler+0x1a0>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    11c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(module->dir == SPI_DIRECTION_READ)) {
    11c4:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    11c6:	2b00      	cmp	r3, #0
    11c8:	d1ae      	bne.n	1128 <_spi_interrupt_handler+0x24>
			_spi_write_dummy(module);
    11ca:	0020      	movs	r0, r4
    11cc:	4b3c      	ldr	r3, [pc, #240]	; (12c0 <_spi_interrupt_handler+0x1bc>)
    11ce:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
    11d0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    11d2:	b29b      	uxth	r3, r3
    11d4:	2b00      	cmp	r3, #0
    11d6:	d1a7      	bne.n	1128 <_spi_interrupt_handler+0x24>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    11d8:	3301      	adds	r3, #1
    11da:	7533      	strb	r3, [r6, #20]
    11dc:	e7a4      	b.n	1128 <_spi_interrupt_handler+0x24>
			(module->dir != SPI_DIRECTION_READ))
    11de:	7a62      	ldrb	r2, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    11e0:	2a00      	cmp	r2, #0
    11e2:	d1a9      	bne.n	1138 <_spi_interrupt_handler+0x34>
    11e4:	e7a3      	b.n	112e <_spi_interrupt_handler+0x2a>
						!(module->receiver_enabled)) {
    11e6:	79e3      	ldrb	r3, [r4, #7]
				if (module->dir == SPI_DIRECTION_WRITE &&
    11e8:	2b00      	cmp	r3, #0
    11ea:	d1b1      	bne.n	1150 <_spi_interrupt_handler+0x4c>
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    11ec:	3302      	adds	r3, #2
    11ee:	75b3      	strb	r3, [r6, #22]
    11f0:	e7ae      	b.n	1150 <_spi_interrupt_handler+0x4c>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    11f2:	0020      	movs	r0, r4
    11f4:	69a3      	ldr	r3, [r4, #24]
    11f6:	4798      	blx	r3
    11f8:	e7bb      	b.n	1172 <_spi_interrupt_handler+0x6e>
			if (module->dir == SPI_DIRECTION_WRITE) {
    11fa:	7a63      	ldrb	r3, [r4, #9]
    11fc:	2b01      	cmp	r3, #1
    11fe:	d017      	beq.n	1230 <_spi_interrupt_handler+0x12c>
				_spi_read(module);
    1200:	0020      	movs	r0, r4
    1202:	4b30      	ldr	r3, [pc, #192]	; (12c4 <_spi_interrupt_handler+0x1c0>)
    1204:	4798      	blx	r3
				if (module->remaining_rx_buffer_length == 0) {
    1206:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    1208:	b29b      	uxth	r3, r3
    120a:	2b00      	cmp	r3, #0
    120c:	d1b4      	bne.n	1178 <_spi_interrupt_handler+0x74>
					module->status = STATUS_OK;
    120e:	2200      	movs	r2, #0
    1210:	3338      	adds	r3, #56	; 0x38
    1212:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1214:	3b34      	subs	r3, #52	; 0x34
    1216:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    1218:	7a63      	ldrb	r3, [r4, #9]
    121a:	2b02      	cmp	r3, #2
    121c:	d01d      	beq.n	125a <_spi_interrupt_handler+0x156>
					} else if (module->dir == SPI_DIRECTION_READ) {
    121e:	7a63      	ldrb	r3, [r4, #9]
    1220:	2b00      	cmp	r3, #0
    1222:	d1a9      	bne.n	1178 <_spi_interrupt_handler+0x74>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    1224:	07bb      	lsls	r3, r7, #30
    1226:	d5a7      	bpl.n	1178 <_spi_interrupt_handler+0x74>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    1228:	0020      	movs	r0, r4
    122a:	6923      	ldr	r3, [r4, #16]
    122c:	4798      	blx	r3
    122e:	e7a3      	b.n	1178 <_spi_interrupt_handler+0x74>
				_spi_read_dummy(module);
    1230:	0020      	movs	r0, r4
    1232:	4b25      	ldr	r3, [pc, #148]	; (12c8 <_spi_interrupt_handler+0x1c4>)
    1234:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
    1236:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1238:	b29b      	uxth	r3, r3
    123a:	2b00      	cmp	r3, #0
    123c:	d19c      	bne.n	1178 <_spi_interrupt_handler+0x74>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    123e:	3304      	adds	r3, #4
    1240:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    1242:	2200      	movs	r2, #0
    1244:	3334      	adds	r3, #52	; 0x34
    1246:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    1248:	3b35      	subs	r3, #53	; 0x35
    124a:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    124c:	07fb      	lsls	r3, r7, #31
    124e:	d400      	bmi.n	1252 <_spi_interrupt_handler+0x14e>
    1250:	e792      	b.n	1178 <_spi_interrupt_handler+0x74>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    1252:	0020      	movs	r0, r4
    1254:	68e3      	ldr	r3, [r4, #12]
    1256:	4798      	blx	r3
    1258:	e78e      	b.n	1178 <_spi_interrupt_handler+0x74>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    125a:	077b      	lsls	r3, r7, #29
    125c:	d400      	bmi.n	1260 <_spi_interrupt_handler+0x15c>
    125e:	e78b      	b.n	1178 <_spi_interrupt_handler+0x74>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    1260:	0020      	movs	r0, r4
    1262:	6963      	ldr	r3, [r4, #20]
    1264:	4798      	blx	r3
    1266:	e787      	b.n	1178 <_spi_interrupt_handler+0x74>
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    1268:	0020      	movs	r0, r4
    126a:	69e3      	ldr	r3, [r4, #28]
    126c:	4798      	blx	r3
    126e:	e796      	b.n	119e <_spi_interrupt_handler+0x9a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1270:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    1272:	2b01      	cmp	r3, #1
    1274:	d000      	beq.n	1278 <_spi_interrupt_handler+0x174>
    1276:	e795      	b.n	11a4 <_spi_interrupt_handler+0xa0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1278:	79e3      	ldrb	r3, [r4, #7]
    127a:	2b00      	cmp	r3, #0
    127c:	d000      	beq.n	1280 <_spi_interrupt_handler+0x17c>
    127e:	e791      	b.n	11a4 <_spi_interrupt_handler+0xa0>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1280:	3302      	adds	r3, #2
    1282:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    1284:	3301      	adds	r3, #1
    1286:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    1288:	2200      	movs	r2, #0
    128a:	3335      	adds	r3, #53	; 0x35
    128c:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    128e:	07fb      	lsls	r3, r7, #31
    1290:	d400      	bmi.n	1294 <_spi_interrupt_handler+0x190>
    1292:	e787      	b.n	11a4 <_spi_interrupt_handler+0xa0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    1294:	0020      	movs	r0, r4
    1296:	68e3      	ldr	r3, [r4, #12]
    1298:	4798      	blx	r3
    129a:	e783      	b.n	11a4 <_spi_interrupt_handler+0xa0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    129c:	0020      	movs	r0, r4
    129e:	6a23      	ldr	r3, [r4, #32]
    12a0:	4798      	blx	r3
    12a2:	e78a      	b.n	11ba <_spi_interrupt_handler+0xb6>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    12a4:	2380      	movs	r3, #128	; 0x80
    12a6:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    12a8:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    12aa:	067b      	lsls	r3, r7, #25
    12ac:	d400      	bmi.n	12b0 <_spi_interrupt_handler+0x1ac>
    12ae:	e788      	b.n	11c2 <_spi_interrupt_handler+0xbe>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    12b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    12b2:	0020      	movs	r0, r4
    12b4:	4798      	blx	r3
}
    12b6:	e784      	b.n	11c2 <_spi_interrupt_handler+0xbe>
    12b8:	20000a58 	.word	0x20000a58
    12bc:	00001079 	.word	0x00001079
    12c0:	000010ad 	.word	0x000010ad
    12c4:	000010d3 	.word	0x000010d3
    12c8:	000010c5 	.word	0x000010c5

000012cc <FIFO_Count>:
    12cc:	2800      	cmp	r0, #0
    12ce:	d003      	beq.n	12d8 <FIFO_Count+0xc>
    12d0:	6803      	ldr	r3, [r0, #0]
    12d2:	6840      	ldr	r0, [r0, #4]
    12d4:	1a18      	subs	r0, r3, r0
    12d6:	4770      	bx	lr
    12d8:	2000      	movs	r0, #0
    12da:	e7fc      	b.n	12d6 <FIFO_Count+0xa>

000012dc <FIFO_Full>:
    12dc:	b510      	push	{r4, lr}
    12de:	1e04      	subs	r4, r0, #0
    12e0:	d006      	beq.n	12f0 <FIFO_Full+0x14>
    12e2:	4b05      	ldr	r3, [pc, #20]	; (12f8 <FIFO_Full+0x1c>)
    12e4:	4798      	blx	r3
    12e6:	68e3      	ldr	r3, [r4, #12]
    12e8:	4298      	cmp	r0, r3
    12ea:	d003      	beq.n	12f4 <FIFO_Full+0x18>
    12ec:	2000      	movs	r0, #0
    12ee:	bd10      	pop	{r4, pc}
    12f0:	2001      	movs	r0, #1
    12f2:	e7fc      	b.n	12ee <FIFO_Full+0x12>
    12f4:	2001      	movs	r0, #1
    12f6:	e7fa      	b.n	12ee <FIFO_Full+0x12>
    12f8:	000012cd 	.word	0x000012cd

000012fc <FIFO_Put>:
    12fc:	b570      	push	{r4, r5, r6, lr}
    12fe:	0004      	movs	r4, r0
    1300:	000d      	movs	r5, r1
    1302:	2800      	cmp	r0, #0
    1304:	d010      	beq.n	1328 <FIFO_Put+0x2c>
    1306:	4b0a      	ldr	r3, [pc, #40]	; (1330 <FIFO_Put+0x34>)
    1308:	4798      	blx	r3
    130a:	2800      	cmp	r0, #0
    130c:	d10e      	bne.n	132c <FIFO_Put+0x30>
    130e:	6820      	ldr	r0, [r4, #0]
    1310:	68e1      	ldr	r1, [r4, #12]
    1312:	4b08      	ldr	r3, [pc, #32]	; (1334 <FIFO_Put+0x38>)
    1314:	4798      	blx	r3
    1316:	68a3      	ldr	r3, [r4, #8]
    1318:	469c      	mov	ip, r3
    131a:	4461      	add	r1, ip
    131c:	700d      	strb	r5, [r1, #0]
    131e:	6823      	ldr	r3, [r4, #0]
    1320:	3301      	adds	r3, #1
    1322:	6023      	str	r3, [r4, #0]
    1324:	2001      	movs	r0, #1
    1326:	bd70      	pop	{r4, r5, r6, pc}
    1328:	2000      	movs	r0, #0
    132a:	e7fc      	b.n	1326 <FIFO_Put+0x2a>
    132c:	2000      	movs	r0, #0
    132e:	e7fa      	b.n	1326 <FIFO_Put+0x2a>
    1330:	000012dd 	.word	0x000012dd
    1334:	00004f4d 	.word	0x00004f4d

00001338 <FIFO_Init>:
    1338:	2800      	cmp	r0, #0
    133a:	d008      	beq.n	134e <FIFO_Init+0x16>
    133c:	2900      	cmp	r1, #0
    133e:	d006      	beq.n	134e <FIFO_Init+0x16>
    1340:	2a00      	cmp	r2, #0
    1342:	d004      	beq.n	134e <FIFO_Init+0x16>
    1344:	2300      	movs	r3, #0
    1346:	6003      	str	r3, [r0, #0]
    1348:	6043      	str	r3, [r0, #4]
    134a:	6081      	str	r1, [r0, #8]
    134c:	60c2      	str	r2, [r0, #12]
    134e:	4770      	bx	lr

00001350 <mstimer_set>:
    1350:	b510      	push	{r4, lr}
    1352:	0004      	movs	r4, r0
    1354:	6041      	str	r1, [r0, #4]
    1356:	4b02      	ldr	r3, [pc, #8]	; (1360 <mstimer_set+0x10>)
    1358:	4798      	blx	r3
    135a:	6020      	str	r0, [r4, #0]
    135c:	bd10      	pop	{r4, pc}
    135e:	46c0      	nop			; (mov r8, r8)
    1360:	00003821 	.word	0x00003821

00001364 <spieeprom_init>:

// ASF instance of SPI SERCOM module
static struct spi_module spieeprom_inst;

void spieeprom_init()
{
    1364:	b5f0      	push	{r4, r5, r6, r7, lr}
    1366:	b091      	sub	sp, #68	; 0x44
	config->mode             = SPI_MODE_MASTER;
    1368:	ac02      	add	r4, sp, #8
    136a:	2601      	movs	r6, #1
    136c:	7026      	strb	r6, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    136e:	2500      	movs	r5, #0
    1370:	6065      	str	r5, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    1372:	60a5      	str	r5, [r4, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    1374:	23c0      	movs	r3, #192	; 0xc0
    1376:	039b      	lsls	r3, r3, #14
    1378:	60e3      	str	r3, [r4, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    137a:	7425      	strb	r5, [r4, #16]
	config->run_in_standby   = false;
    137c:	7465      	strb	r5, [r4, #17]
	config->receiver_enable  = true;
    137e:	74a6      	strb	r6, [r4, #18]
	config->select_slave_low_detect_enable= true;
    1380:	74e6      	strb	r6, [r4, #19]
	config->master_slave_select_enable= false;
    1382:	7525      	strb	r5, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    1384:	2724      	movs	r7, #36	; 0x24
    1386:	55e5      	strb	r5, [r4, r7]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    1388:	220c      	movs	r2, #12
    138a:	2100      	movs	r1, #0
    138c:	a808      	add	r0, sp, #32
    138e:	4b25      	ldr	r3, [pc, #148]	; (1424 <spieeprom_init+0xc0>)
    1390:	4798      	blx	r3
	struct spi_config config_spi;
	spi_get_config_defaults(&config_spi);
	config_spi.mux_setting = EEPROM_PINMUX;
    1392:	2380      	movs	r3, #128	; 0x80
    1394:	025b      	lsls	r3, r3, #9
    1396:	60e3      	str	r3, [r4, #12]
	config_spi.pinmux_pad0 = EEPROM_MISO;
    1398:	4b23      	ldr	r3, [pc, #140]	; (1428 <spieeprom_init+0xc4>)
    139a:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi.pinmux_pad1 = PINMUX_UNUSED;
    139c:	2301      	movs	r3, #1
    139e:	425b      	negs	r3, r3
    13a0:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi.pinmux_pad2 = EEPROM_MOSI;
    13a2:	4b22      	ldr	r3, [pc, #136]	; (142c <spieeprom_init+0xc8>)
    13a4:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi.pinmux_pad3 = EEPROM_SCK;
    13a6:	4b22      	ldr	r3, [pc, #136]	; (1430 <spieeprom_init+0xcc>)
    13a8:	6363      	str	r3, [r4, #52]	; 0x34
	config_spi.transfer_mode = SPI_TRANSFER_MODE_3;
    13aa:	23c0      	movs	r3, #192	; 0xc0
    13ac:	059b      	lsls	r3, r3, #22
    13ae:	60a3      	str	r3, [r4, #8]
	config_spi.generator_source = SPI_EEPROM_CLOCK_SOURCE;
    13b0:	55e5      	strb	r5, [r4, r7]
	config_spi.mode_specific.master.baudrate = SPI_EEPROM_MAX_CLOCK;
    13b2:	4b20      	ldr	r3, [pc, #128]	; (1434 <spieeprom_init+0xd0>)
    13b4:	61a3      	str	r3, [r4, #24]
	
	spi_init(&spieeprom_inst, SPI_EEPROM, &config_spi);
    13b6:	4d20      	ldr	r5, [pc, #128]	; (1438 <spieeprom_init+0xd4>)
    13b8:	0022      	movs	r2, r4
    13ba:	4920      	ldr	r1, [pc, #128]	; (143c <spieeprom_init+0xd8>)
    13bc:	0028      	movs	r0, r5
    13be:	4b20      	ldr	r3, [pc, #128]	; (1440 <spieeprom_init+0xdc>)
    13c0:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    13c2:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    13c4:	0020      	movs	r0, r4
    13c6:	4b1f      	ldr	r3, [pc, #124]	; (1444 <spieeprom_init+0xe0>)
    13c8:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    13ca:	231f      	movs	r3, #31
    13cc:	4018      	ands	r0, r3
    13ce:	4086      	lsls	r6, r0
    13d0:	4b1d      	ldr	r3, [pc, #116]	; (1448 <spieeprom_init+0xe4>)
    13d2:	601e      	str	r6, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    13d4:	4b18      	ldr	r3, [pc, #96]	; (1438 <spieeprom_init+0xd4>)
    13d6:	681b      	ldr	r3, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    13d8:	69db      	ldr	r3, [r3, #28]
	while (spi_is_syncing(module)) {
    13da:	2b00      	cmp	r3, #0
    13dc:	d1fa      	bne.n	13d4 <spieeprom_init+0x70>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    13de:	6823      	ldr	r3, [r4, #0]
    13e0:	2202      	movs	r2, #2
    13e2:	4313      	orrs	r3, r2
    13e4:	6023      	str	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    13e6:	ac01      	add	r4, sp, #4
    13e8:	2301      	movs	r3, #1
    13ea:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    13ec:	2200      	movs	r2, #0
    13ee:	70a2      	strb	r2, [r4, #2]
	spi_enable(&spieeprom_inst);
	
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    13f0:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(EEPROM_CS, &config_port_pin);
    13f2:	0021      	movs	r1, r4
    13f4:	200d      	movs	r0, #13
    13f6:	4d15      	ldr	r5, [pc, #84]	; (144c <spieeprom_init+0xe8>)
    13f8:	47a8      	blx	r5
	port_pin_set_config(EEPROM_WP, &config_port_pin);
    13fa:	0021      	movs	r1, r4
    13fc:	2010      	movs	r0, #16
    13fe:	47a8      	blx	r5
	port_pin_set_config(EEPROM_HOLD, &config_port_pin);
    1400:	0021      	movs	r1, r4
    1402:	2011      	movs	r0, #17
    1404:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    1406:	4b12      	ldr	r3, [pc, #72]	; (1450 <spieeprom_init+0xec>)
    1408:	2280      	movs	r2, #128	; 0x80
    140a:	0192      	lsls	r2, r2, #6
    140c:	619a      	str	r2, [r3, #24]
    140e:	2280      	movs	r2, #128	; 0x80
    1410:	0252      	lsls	r2, r2, #9
    1412:	619a      	str	r2, [r3, #24]
    1414:	2280      	movs	r2, #128	; 0x80
    1416:	0292      	lsls	r2, r2, #10
    1418:	619a      	str	r2, [r3, #24]
	
	port_pin_set_output_level(EEPROM_CS, 1);
	port_pin_set_output_level(EEPROM_WP, 1);
	port_pin_set_output_level(EEPROM_HOLD, 1);
	
	eeprom_data_pointer = 0x20EC23F5;
    141a:	4a0e      	ldr	r2, [pc, #56]	; (1454 <spieeprom_init+0xf0>)
    141c:	4b0e      	ldr	r3, [pc, #56]	; (1458 <spieeprom_init+0xf4>)
    141e:	601a      	str	r2, [r3, #0]
	
	
	//update pointer with most recent write address
	//eeprom_data_pointer = eeprom_find_latest_data();
}
    1420:	b011      	add	sp, #68	; 0x44
    1422:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1424:	00005007 	.word	0x00005007
    1428:	000c0002 	.word	0x000c0002
    142c:	000e0002 	.word	0x000e0002
    1430:	000f0002 	.word	0x000f0002
    1434:	000f4240 	.word	0x000f4240
    1438:	20000094 	.word	0x20000094
    143c:	42001000 	.word	0x42001000
    1440:	00000ba9 	.word	0x00000ba9
    1444:	00004155 	.word	0x00004155
    1448:	e000e100 	.word	0xe000e100
    144c:	000041d9 	.word	0x000041d9
    1450:	41004400 	.word	0x41004400
    1454:	20ec23f5 	.word	0x20ec23f5
    1458:	20000494 	.word	0x20000494

0000145c <fiber1_callback>:
    usart_disable(&uartfiber_inst1);
	usart_disable(&uartfiber_inst2);
}

void fiber1_callback()
{
    145c:	b510      	push	{r4, lr}
	uint8_t tempdata = fiber1_buffer;
    145e:	4b14      	ldr	r3, [pc, #80]	; (14b0 <fiber1_callback+0x54>)
    1460:	781b      	ldrb	r3, [r3, #0]
    1462:	b2db      	uxtb	r3, r3
	
	if(fiber1_data_status != data_ready)
    1464:	4a13      	ldr	r2, [pc, #76]	; (14b4 <fiber1_callback+0x58>)
    1466:	7812      	ldrb	r2, [r2, #0]
    1468:	2a01      	cmp	r2, #1
    146a:	d00b      	beq.n	1484 <fiber1_callback+0x28>
	{
		if (tempdata == '$')
    146c:	2b24      	cmp	r3, #36	; 0x24
    146e:	d00f      	beq.n	1490 <fiber1_callback+0x34>
		{
			fiber1_pointer = 0;
			fiber1_data_status = data_being_processed;
		}
		else if(tempdata == '%' && fiber1_data_status == data_being_processed)
    1470:	2b25      	cmp	r3, #37	; 0x25
    1472:	d014      	beq.n	149e <fiber1_callback+0x42>
		{
			fiber1_data_status = data_ready;
		}
		else
		{
			fiber1_data.bytes[fiber1_pointer++] = tempdata;
    1474:	4810      	ldr	r0, [pc, #64]	; (14b8 <fiber1_callback+0x5c>)
    1476:	7802      	ldrb	r2, [r0, #0]
    1478:	b2d2      	uxtb	r2, r2
    147a:	1c51      	adds	r1, r2, #1
    147c:	b2c9      	uxtb	r1, r1
    147e:	7001      	strb	r1, [r0, #0]
    1480:	490e      	ldr	r1, [pc, #56]	; (14bc <fiber1_callback+0x60>)
    1482:	548b      	strb	r3, [r1, r2]
		}
	}
	usart_read_buffer_job(&uartfiber_inst1, &fiber1_buffer, 1);
    1484:	2201      	movs	r2, #1
    1486:	490a      	ldr	r1, [pc, #40]	; (14b0 <fiber1_callback+0x54>)
    1488:	480d      	ldr	r0, [pc, #52]	; (14c0 <fiber1_callback+0x64>)
    148a:	4b0e      	ldr	r3, [pc, #56]	; (14c4 <fiber1_callback+0x68>)
    148c:	4798      	blx	r3
}
    148e:	bd10      	pop	{r4, pc}
			fiber1_pointer = 0;
    1490:	2200      	movs	r2, #0
    1492:	4b09      	ldr	r3, [pc, #36]	; (14b8 <fiber1_callback+0x5c>)
    1494:	701a      	strb	r2, [r3, #0]
			fiber1_data_status = data_being_processed;
    1496:	3202      	adds	r2, #2
    1498:	4b06      	ldr	r3, [pc, #24]	; (14b4 <fiber1_callback+0x58>)
    149a:	701a      	strb	r2, [r3, #0]
    149c:	e7f2      	b.n	1484 <fiber1_callback+0x28>
		else if(tempdata == '%' && fiber1_data_status == data_being_processed)
    149e:	4a05      	ldr	r2, [pc, #20]	; (14b4 <fiber1_callback+0x58>)
    14a0:	7812      	ldrb	r2, [r2, #0]
    14a2:	2a02      	cmp	r2, #2
    14a4:	d1e6      	bne.n	1474 <fiber1_callback+0x18>
			fiber1_data_status = data_ready;
    14a6:	3a01      	subs	r2, #1
    14a8:	4b02      	ldr	r3, [pc, #8]	; (14b4 <fiber1_callback+0x58>)
    14aa:	701a      	strb	r2, [r3, #0]
    14ac:	e7ea      	b.n	1484 <fiber1_callback+0x28>
    14ae:	46c0      	nop			; (mov r8, r8)
    14b0:	200004a4 	.word	0x200004a4
    14b4:	2000049c 	.word	0x2000049c
    14b8:	200004a5 	.word	0x200004a5
    14bc:	200004a0 	.word	0x200004a0
    14c0:	200000d0 	.word	0x200000d0
    14c4:	00003f51 	.word	0x00003f51

000014c8 <fiber2_callback>:
void fiber2_callback()
{
    14c8:	b510      	push	{r4, lr}
	uint8_t tempdata = fiber2_buffer;
    14ca:	4b14      	ldr	r3, [pc, #80]	; (151c <fiber2_callback+0x54>)
    14cc:	781b      	ldrb	r3, [r3, #0]
    14ce:	b2db      	uxtb	r3, r3
	
	if(fiber2_data_status != data_ready)
    14d0:	4a13      	ldr	r2, [pc, #76]	; (1520 <fiber2_callback+0x58>)
    14d2:	7812      	ldrb	r2, [r2, #0]
    14d4:	2a01      	cmp	r2, #1
    14d6:	d00b      	beq.n	14f0 <fiber2_callback+0x28>
	{
		if (tempdata == '$')
    14d8:	2b24      	cmp	r3, #36	; 0x24
    14da:	d00f      	beq.n	14fc <fiber2_callback+0x34>
		{
			fiber2_pointer = 0;
			fiber2_data_status = data_being_processed;
		}
		else if(tempdata == '%' && fiber2_data_status == data_being_processed)
    14dc:	2b25      	cmp	r3, #37	; 0x25
    14de:	d014      	beq.n	150a <fiber2_callback+0x42>
		{
			fiber2_data_status = data_ready;
		}
		else
		{
			fiber2_data.bytes[fiber2_pointer++] = tempdata;
    14e0:	4810      	ldr	r0, [pc, #64]	; (1524 <fiber2_callback+0x5c>)
    14e2:	7802      	ldrb	r2, [r0, #0]
    14e4:	b2d2      	uxtb	r2, r2
    14e6:	1c51      	adds	r1, r2, #1
    14e8:	b2c9      	uxtb	r1, r1
    14ea:	7001      	strb	r1, [r0, #0]
    14ec:	490e      	ldr	r1, [pc, #56]	; (1528 <fiber2_callback+0x60>)
    14ee:	548b      	strb	r3, [r1, r2]
		}
	}
	usart_read_buffer_job(&uartfiber_inst2, &fiber2_buffer, 1);
    14f0:	2201      	movs	r2, #1
    14f2:	490a      	ldr	r1, [pc, #40]	; (151c <fiber2_callback+0x54>)
    14f4:	480d      	ldr	r0, [pc, #52]	; (152c <fiber2_callback+0x64>)
    14f6:	4b0e      	ldr	r3, [pc, #56]	; (1530 <fiber2_callback+0x68>)
    14f8:	4798      	blx	r3
}
    14fa:	bd10      	pop	{r4, pc}
			fiber2_pointer = 0;
    14fc:	2200      	movs	r2, #0
    14fe:	4b09      	ldr	r3, [pc, #36]	; (1524 <fiber2_callback+0x5c>)
    1500:	701a      	strb	r2, [r3, #0]
			fiber2_data_status = data_being_processed;
    1502:	3202      	adds	r2, #2
    1504:	4b06      	ldr	r3, [pc, #24]	; (1520 <fiber2_callback+0x58>)
    1506:	701a      	strb	r2, [r3, #0]
    1508:	e7f2      	b.n	14f0 <fiber2_callback+0x28>
		else if(tempdata == '%' && fiber2_data_status == data_being_processed)
    150a:	4a05      	ldr	r2, [pc, #20]	; (1520 <fiber2_callback+0x58>)
    150c:	7812      	ldrb	r2, [r2, #0]
    150e:	2a02      	cmp	r2, #2
    1510:	d1e6      	bne.n	14e0 <fiber2_callback+0x18>
			fiber2_data_status = data_ready;
    1512:	3a01      	subs	r2, #1
    1514:	4b02      	ldr	r3, [pc, #8]	; (1520 <fiber2_callback+0x58>)
    1516:	701a      	strb	r2, [r3, #0]
    1518:	e7ea      	b.n	14f0 <fiber2_callback+0x28>
    151a:	46c0      	nop			; (mov r8, r8)
    151c:	2000049f 	.word	0x2000049f
    1520:	2000049d 	.word	0x2000049d
    1524:	2000049e 	.word	0x2000049e
    1528:	200004a8 	.word	0x200004a8
    152c:	20000104 	.word	0x20000104
    1530:	00003f51 	.word	0x00003f51

00001534 <uartfiber_init>:
{
    1534:	b570      	push	{r4, r5, r6, lr}
    1536:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1538:	2380      	movs	r3, #128	; 0x80
    153a:	05db      	lsls	r3, r3, #23
    153c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    153e:	2300      	movs	r3, #0
    1540:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1542:	22ff      	movs	r2, #255	; 0xff
    1544:	4669      	mov	r1, sp
    1546:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1548:	2200      	movs	r2, #0
    154a:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    154c:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    154e:	2101      	movs	r1, #1
    1550:	2024      	movs	r0, #36	; 0x24
    1552:	466c      	mov	r4, sp
    1554:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1556:	3001      	adds	r0, #1
    1558:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    155a:	3125      	adds	r1, #37	; 0x25
    155c:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    155e:	3101      	adds	r1, #1
    1560:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1562:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1564:	3105      	adds	r1, #5
    1566:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1568:	3101      	adds	r1, #1
    156a:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    156c:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    156e:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1570:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1572:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1574:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1576:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1578:	2313      	movs	r3, #19
    157a:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    157c:	7762      	strb	r2, [r4, #29]
    config_usart.baudrate    = UART_FIBER_BAUD;
    157e:	23e1      	movs	r3, #225	; 0xe1
    1580:	019b      	lsls	r3, r3, #6
    1582:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = UART_FIBER_PINMUX1;
    1584:	23c0      	movs	r3, #192	; 0xc0
    1586:	039b      	lsls	r3, r3, #14
    1588:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = PINMUX_UNUSED;
    158a:	2301      	movs	r3, #1
    158c:	425b      	negs	r3, r3
    158e:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = PINMUX_UNUSED;
    1590:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = PINMUX_UNUSED;
    1592:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = URX_FIBER1;
    1594:	4b42      	ldr	r3, [pc, #264]	; (16a0 <uartfiber_init+0x16c>)
    1596:	930f      	str	r3, [sp, #60]	; 0x3c
    while (usart_init(&uartfiber_inst1, UART_FIBER1, &config_usart) != STATUS_OK);
    1598:	466a      	mov	r2, sp
    159a:	4942      	ldr	r1, [pc, #264]	; (16a4 <uartfiber_init+0x170>)
    159c:	4842      	ldr	r0, [pc, #264]	; (16a8 <uartfiber_init+0x174>)
    159e:	4b43      	ldr	r3, [pc, #268]	; (16ac <uartfiber_init+0x178>)
    15a0:	4798      	blx	r3
    15a2:	2800      	cmp	r0, #0
    15a4:	d1f8      	bne.n	1598 <uartfiber_init+0x64>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    15a6:	4b40      	ldr	r3, [pc, #256]	; (16a8 <uartfiber_init+0x174>)
    15a8:	681c      	ldr	r4, [r3, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    15aa:	0020      	movs	r0, r4
    15ac:	4b40      	ldr	r3, [pc, #256]	; (16b0 <uartfiber_init+0x17c>)
    15ae:	4798      	blx	r3
    15b0:	231f      	movs	r3, #31
    15b2:	4018      	ands	r0, r3
    15b4:	3b1e      	subs	r3, #30
    15b6:	4083      	lsls	r3, r0
    15b8:	4a3e      	ldr	r2, [pc, #248]	; (16b4 <uartfiber_init+0x180>)
    15ba:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    15bc:	4b3a      	ldr	r3, [pc, #232]	; (16a8 <uartfiber_init+0x174>)
    15be:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    15c0:	69db      	ldr	r3, [r3, #28]
	while (usart_is_syncing(module)) {
    15c2:	2b00      	cmp	r3, #0
    15c4:	d1fa      	bne.n	15bc <uartfiber_init+0x88>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    15c6:	6823      	ldr	r3, [r4, #0]
    15c8:	2202      	movs	r2, #2
    15ca:	4313      	orrs	r3, r2
    15cc:	6023      	str	r3, [r4, #0]
	config->data_order       = USART_DATAORDER_LSB;
    15ce:	2380      	movs	r3, #128	; 0x80
    15d0:	05db      	lsls	r3, r3, #23
    15d2:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    15d4:	2300      	movs	r3, #0
    15d6:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    15d8:	32fd      	adds	r2, #253	; 0xfd
    15da:	4669      	mov	r1, sp
    15dc:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    15de:	2200      	movs	r2, #0
    15e0:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    15e2:	72cb      	strb	r3, [r1, #11]
	config->receiver_enable  = true;
    15e4:	2101      	movs	r1, #1
    15e6:	2024      	movs	r0, #36	; 0x24
    15e8:	466c      	mov	r4, sp
    15ea:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    15ec:	3001      	adds	r0, #1
    15ee:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    15f0:	3125      	adds	r1, #37	; 0x25
    15f2:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    15f4:	3101      	adds	r1, #1
    15f6:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    15f8:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    15fa:	3105      	adds	r1, #5
    15fc:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    15fe:	3101      	adds	r1, #1
    1600:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1602:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1604:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    1606:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    1608:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    160a:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    160c:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    160e:	2313      	movs	r3, #19
    1610:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    1612:	7762      	strb	r2, [r4, #29]
    config_usart.baudrate    = UART_FIBER_BAUD;
    1614:	23e1      	movs	r3, #225	; 0xe1
    1616:	019b      	lsls	r3, r3, #6
    1618:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = UART_FIBER_PINMUX2;
    161a:	2380      	movs	r3, #128	; 0x80
    161c:	025b      	lsls	r3, r3, #9
    161e:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = URX_FIBER2;
    1620:	4b25      	ldr	r3, [pc, #148]	; (16b8 <uartfiber_init+0x184>)
    1622:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = PINMUX_UNUSED;
    1624:	2301      	movs	r3, #1
    1626:	425b      	negs	r3, r3
    1628:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = PINMUX_UNUSED;
    162a:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = PINMUX_UNUSED;
    162c:	930f      	str	r3, [sp, #60]	; 0x3c
    while (usart_init(&uartfiber_inst2, UART_FIBER2, &config_usart) != STATUS_OK);
    162e:	466a      	mov	r2, sp
    1630:	4922      	ldr	r1, [pc, #136]	; (16bc <uartfiber_init+0x188>)
    1632:	4823      	ldr	r0, [pc, #140]	; (16c0 <uartfiber_init+0x18c>)
    1634:	4b1d      	ldr	r3, [pc, #116]	; (16ac <uartfiber_init+0x178>)
    1636:	4798      	blx	r3
    1638:	2800      	cmp	r0, #0
    163a:	d1f8      	bne.n	162e <uartfiber_init+0xfa>
	SercomUsart *const usart_hw = &(module->hw->USART);
    163c:	4b20      	ldr	r3, [pc, #128]	; (16c0 <uartfiber_init+0x18c>)
    163e:	681c      	ldr	r4, [r3, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1640:	0020      	movs	r0, r4
    1642:	4b1b      	ldr	r3, [pc, #108]	; (16b0 <uartfiber_init+0x17c>)
    1644:	4798      	blx	r3
    1646:	231f      	movs	r3, #31
    1648:	4018      	ands	r0, r3
    164a:	3b1e      	subs	r3, #30
    164c:	4083      	lsls	r3, r0
    164e:	4a19      	ldr	r2, [pc, #100]	; (16b4 <uartfiber_init+0x180>)
    1650:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1652:	4b1b      	ldr	r3, [pc, #108]	; (16c0 <uartfiber_init+0x18c>)
    1654:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    1656:	69db      	ldr	r3, [r3, #28]
	while (usart_is_syncing(module)) {
    1658:	2b00      	cmp	r3, #0
    165a:	d1fa      	bne.n	1652 <uartfiber_init+0x11e>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    165c:	6823      	ldr	r3, [r4, #0]
    165e:	2202      	movs	r2, #2
    1660:	4313      	orrs	r3, r2
    1662:	6023      	str	r3, [r4, #0]
	usart_register_callback(&uartfiber_inst1, fiber1_callback, USART_CALLBACK_BUFFER_RECEIVED);
    1664:	4d10      	ldr	r5, [pc, #64]	; (16a8 <uartfiber_init+0x174>)
    1666:	3a01      	subs	r2, #1
    1668:	4916      	ldr	r1, [pc, #88]	; (16c4 <uartfiber_init+0x190>)
    166a:	0028      	movs	r0, r5
    166c:	4e16      	ldr	r6, [pc, #88]	; (16c8 <uartfiber_init+0x194>)
    166e:	47b0      	blx	r6
	usart_register_callback(&uartfiber_inst2, fiber2_callback, USART_CALLBACK_BUFFER_RECEIVED);
    1670:	4c13      	ldr	r4, [pc, #76]	; (16c0 <uartfiber_init+0x18c>)
    1672:	2201      	movs	r2, #1
    1674:	4915      	ldr	r1, [pc, #84]	; (16cc <uartfiber_init+0x198>)
    1676:	0020      	movs	r0, r4
    1678:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    167a:	2331      	movs	r3, #49	; 0x31
    167c:	2002      	movs	r0, #2
    167e:	5ce9      	ldrb	r1, [r5, r3]
    1680:	4301      	orrs	r1, r0
    1682:	54e9      	strb	r1, [r5, r3]
    1684:	5ce2      	ldrb	r2, [r4, r3]
    1686:	4302      	orrs	r2, r0
    1688:	54e2      	strb	r2, [r4, r3]
	usart_read_buffer_job(&uartfiber_inst1, &fiber1_buffer, 1);
    168a:	2201      	movs	r2, #1
    168c:	4910      	ldr	r1, [pc, #64]	; (16d0 <uartfiber_init+0x19c>)
    168e:	0028      	movs	r0, r5
    1690:	4d10      	ldr	r5, [pc, #64]	; (16d4 <uartfiber_init+0x1a0>)
    1692:	47a8      	blx	r5
	usart_read_buffer_job(&uartfiber_inst2, &fiber2_buffer, 1);
    1694:	2201      	movs	r2, #1
    1696:	4910      	ldr	r1, [pc, #64]	; (16d8 <uartfiber_init+0x1a4>)
    1698:	0020      	movs	r0, r4
    169a:	47a8      	blx	r5
}
    169c:	b010      	add	sp, #64	; 0x40
    169e:	bd70      	pop	{r4, r5, r6, pc}
    16a0:	00130002 	.word	0x00130002
    16a4:	42000c00 	.word	0x42000c00
    16a8:	200000d0 	.word	0x200000d0
    16ac:	00003d91 	.word	0x00003d91
    16b0:	00004155 	.word	0x00004155
    16b4:	e000e100 	.word	0xe000e100
    16b8:	00300002 	.word	0x00300002
    16bc:	42001c00 	.word	0x42001c00
    16c0:	20000104 	.word	0x20000104
    16c4:	0000145d 	.word	0x0000145d
    16c8:	00003f29 	.word	0x00003f29
    16cc:	000014c9 	.word	0x000014c9
    16d0:	200004a4 	.word	0x200004a4
    16d4:	00003f51 	.word	0x00003f51
    16d8:	2000049f 	.word	0x2000049f

000016dc <Ft_Gpu_Copro_SendCmd>:
    16dc:	b510      	push	{r4, lr}
    16de:	4b01      	ldr	r3, [pc, #4]	; (16e4 <Ft_Gpu_Copro_SendCmd+0x8>)
    16e0:	4798      	blx	r3
    16e2:	bd10      	pop	{r4, pc}
    16e4:	00001bbd 	.word	0x00001bbd

000016e8 <Ft_Gpu_CoCmd_SendStr>:
    16e8:	b510      	push	{r4, lr}
    16ea:	4b01      	ldr	r3, [pc, #4]	; (16f0 <Ft_Gpu_CoCmd_SendStr+0x8>)
    16ec:	4798      	blx	r3
    16ee:	bd10      	pop	{r4, pc}
    16f0:	00001b4d 	.word	0x00001b4d

000016f4 <Ft_Gpu_CoCmd_StartFunc>:
    16f4:	b570      	push	{r4, r5, r6, lr}
    16f6:	0004      	movs	r4, r0
    16f8:	000d      	movs	r5, r1
    16fa:	4b04      	ldr	r3, [pc, #16]	; (170c <Ft_Gpu_CoCmd_StartFunc+0x18>)
    16fc:	4798      	blx	r3
    16fe:	002a      	movs	r2, r5
    1700:	2101      	movs	r1, #1
    1702:	0020      	movs	r0, r4
    1704:	4b02      	ldr	r3, [pc, #8]	; (1710 <Ft_Gpu_CoCmd_StartFunc+0x1c>)
    1706:	4798      	blx	r3
    1708:	bd70      	pop	{r4, r5, r6, pc}
    170a:	46c0      	nop			; (mov r8, r8)
    170c:	00001d2d 	.word	0x00001d2d
    1710:	00001af5 	.word	0x00001af5

00001714 <Ft_Gpu_CoCmd_EndFunc>:
    1714:	b570      	push	{r4, r5, r6, lr}
    1716:	0004      	movs	r4, r0
    1718:	000d      	movs	r5, r1
    171a:	4b03      	ldr	r3, [pc, #12]	; (1728 <Ft_Gpu_CoCmd_EndFunc+0x14>)
    171c:	4798      	blx	r3
    171e:	0029      	movs	r1, r5
    1720:	0020      	movs	r0, r4
    1722:	4b02      	ldr	r3, [pc, #8]	; (172c <Ft_Gpu_CoCmd_EndFunc+0x18>)
    1724:	4798      	blx	r3
    1726:	bd70      	pop	{r4, r5, r6, pc}
    1728:	00001bf1 	.word	0x00001bf1
    172c:	00001ce1 	.word	0x00001ce1

00001730 <Ft_Gpu_CoCmd_Text>:
    1730:	b5f0      	push	{r4, r5, r6, r7, lr}
    1732:	46d6      	mov	lr, sl
    1734:	464f      	mov	r7, r9
    1736:	b580      	push	{r7, lr}
    1738:	b083      	sub	sp, #12
    173a:	0005      	movs	r5, r0
    173c:	468a      	mov	sl, r1
    173e:	4691      	mov	r9, r2
    1740:	001f      	movs	r7, r3
    1742:	ab0a      	add	r3, sp, #40	; 0x28
    1744:	881e      	ldrh	r6, [r3, #0]
    1746:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1748:	4b15      	ldr	r3, [pc, #84]	; (17a0 <Ft_Gpu_CoCmd_Text+0x70>)
    174a:	4798      	blx	r3
    174c:	b280      	uxth	r0, r0
    174e:	300d      	adds	r0, #13
    1750:	b284      	uxth	r4, r0
    1752:	0021      	movs	r1, r4
    1754:	0028      	movs	r0, r5
    1756:	4b13      	ldr	r3, [pc, #76]	; (17a4 <Ft_Gpu_CoCmd_Text+0x74>)
    1758:	4798      	blx	r3
    175a:	21f4      	movs	r1, #244	; 0xf4
    175c:	4249      	negs	r1, r1
    175e:	9501      	str	r5, [sp, #4]
    1760:	0028      	movs	r0, r5
    1762:	4d11      	ldr	r5, [pc, #68]	; (17a8 <Ft_Gpu_CoCmd_Text+0x78>)
    1764:	47a8      	blx	r5
    1766:	464b      	mov	r3, r9
    1768:	0419      	lsls	r1, r3, #16
    176a:	4653      	mov	r3, sl
    176c:	041b      	lsls	r3, r3, #16
    176e:	0c1b      	lsrs	r3, r3, #16
    1770:	4319      	orrs	r1, r3
    1772:	9801      	ldr	r0, [sp, #4]
    1774:	47a8      	blx	r5
    1776:	0436      	lsls	r6, r6, #16
    1778:	0439      	lsls	r1, r7, #16
    177a:	0c09      	lsrs	r1, r1, #16
    177c:	4331      	orrs	r1, r6
    177e:	9e01      	ldr	r6, [sp, #4]
    1780:	0030      	movs	r0, r6
    1782:	47a8      	blx	r5
    1784:	990b      	ldr	r1, [sp, #44]	; 0x2c
    1786:	0030      	movs	r0, r6
    1788:	4b08      	ldr	r3, [pc, #32]	; (17ac <Ft_Gpu_CoCmd_Text+0x7c>)
    178a:	4798      	blx	r3
    178c:	0021      	movs	r1, r4
    178e:	0030      	movs	r0, r6
    1790:	4b07      	ldr	r3, [pc, #28]	; (17b0 <Ft_Gpu_CoCmd_Text+0x80>)
    1792:	4798      	blx	r3
    1794:	b003      	add	sp, #12
    1796:	bc0c      	pop	{r2, r3}
    1798:	4691      	mov	r9, r2
    179a:	469a      	mov	sl, r3
    179c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    179e:	46c0      	nop			; (mov r8, r8)
    17a0:	0000507d 	.word	0x0000507d
    17a4:	000016f5 	.word	0x000016f5
    17a8:	000016dd 	.word	0x000016dd
    17ac:	000016e9 	.word	0x000016e9
    17b0:	00001715 	.word	0x00001715

000017b4 <Ft_Gpu_CoCmd_Number>:
    17b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    17b6:	46c6      	mov	lr, r8
    17b8:	b500      	push	{lr}
    17ba:	b082      	sub	sp, #8
    17bc:	0007      	movs	r7, r0
    17be:	000c      	movs	r4, r1
    17c0:	4690      	mov	r8, r2
    17c2:	001e      	movs	r6, r3
    17c4:	ab08      	add	r3, sp, #32
    17c6:	881d      	ldrh	r5, [r3, #0]
    17c8:	2110      	movs	r1, #16
    17ca:	4b10      	ldr	r3, [pc, #64]	; (180c <Ft_Gpu_CoCmd_Number+0x58>)
    17cc:	4798      	blx	r3
    17ce:	21d2      	movs	r1, #210	; 0xd2
    17d0:	4249      	negs	r1, r1
    17d2:	9701      	str	r7, [sp, #4]
    17d4:	0038      	movs	r0, r7
    17d6:	4f0e      	ldr	r7, [pc, #56]	; (1810 <Ft_Gpu_CoCmd_Number+0x5c>)
    17d8:	47b8      	blx	r7
    17da:	4643      	mov	r3, r8
    17dc:	0419      	lsls	r1, r3, #16
    17de:	0423      	lsls	r3, r4, #16
    17e0:	0c1b      	lsrs	r3, r3, #16
    17e2:	4319      	orrs	r1, r3
    17e4:	9c01      	ldr	r4, [sp, #4]
    17e6:	0020      	movs	r0, r4
    17e8:	47b8      	blx	r7
    17ea:	042d      	lsls	r5, r5, #16
    17ec:	0431      	lsls	r1, r6, #16
    17ee:	0c09      	lsrs	r1, r1, #16
    17f0:	4329      	orrs	r1, r5
    17f2:	0020      	movs	r0, r4
    17f4:	47b8      	blx	r7
    17f6:	9909      	ldr	r1, [sp, #36]	; 0x24
    17f8:	0020      	movs	r0, r4
    17fa:	47b8      	blx	r7
    17fc:	2110      	movs	r1, #16
    17fe:	0020      	movs	r0, r4
    1800:	4b04      	ldr	r3, [pc, #16]	; (1814 <Ft_Gpu_CoCmd_Number+0x60>)
    1802:	4798      	blx	r3
    1804:	b002      	add	sp, #8
    1806:	bc04      	pop	{r2}
    1808:	4690      	mov	r8, r2
    180a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    180c:	000016f5 	.word	0x000016f5
    1810:	000016dd 	.word	0x000016dd
    1814:	00001715 	.word	0x00001715

00001818 <Ft_Gpu_CoCmd_Swap>:
    1818:	b510      	push	{r4, lr}
    181a:	0004      	movs	r4, r0
    181c:	2104      	movs	r1, #4
    181e:	4b06      	ldr	r3, [pc, #24]	; (1838 <Ft_Gpu_CoCmd_Swap+0x20>)
    1820:	4798      	blx	r3
    1822:	21ff      	movs	r1, #255	; 0xff
    1824:	4249      	negs	r1, r1
    1826:	0020      	movs	r0, r4
    1828:	4b04      	ldr	r3, [pc, #16]	; (183c <Ft_Gpu_CoCmd_Swap+0x24>)
    182a:	4798      	blx	r3
    182c:	2104      	movs	r1, #4
    182e:	0020      	movs	r0, r4
    1830:	4b03      	ldr	r3, [pc, #12]	; (1840 <Ft_Gpu_CoCmd_Swap+0x28>)
    1832:	4798      	blx	r3
    1834:	bd10      	pop	{r4, pc}
    1836:	46c0      	nop			; (mov r8, r8)
    1838:	000016f5 	.word	0x000016f5
    183c:	000016dd 	.word	0x000016dd
    1840:	00001715 	.word	0x00001715

00001844 <Ft_Gpu_CoCmd_Button>:
    1844:	b5f0      	push	{r4, r5, r6, r7, lr}
    1846:	46de      	mov	lr, fp
    1848:	4657      	mov	r7, sl
    184a:	464e      	mov	r6, r9
    184c:	4645      	mov	r5, r8
    184e:	b5e0      	push	{r5, r6, r7, lr}
    1850:	b083      	sub	sp, #12
    1852:	0005      	movs	r5, r0
    1854:	468a      	mov	sl, r1
    1856:	4691      	mov	r9, r2
    1858:	469b      	mov	fp, r3
    185a:	ab0c      	add	r3, sp, #48	; 0x30
    185c:	2200      	movs	r2, #0
    185e:	5e9b      	ldrsh	r3, [r3, r2]
    1860:	4698      	mov	r8, r3
    1862:	ab0d      	add	r3, sp, #52	; 0x34
    1864:	2700      	movs	r7, #0
    1866:	5fdf      	ldrsh	r7, [r3, r7]
    1868:	ab0e      	add	r3, sp, #56	; 0x38
    186a:	881e      	ldrh	r6, [r3, #0]
    186c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    186e:	4b1a      	ldr	r3, [pc, #104]	; (18d8 <Ft_Gpu_CoCmd_Button+0x94>)
    1870:	4798      	blx	r3
    1872:	b280      	uxth	r0, r0
    1874:	3011      	adds	r0, #17
    1876:	b284      	uxth	r4, r0
    1878:	0021      	movs	r1, r4
    187a:	0028      	movs	r0, r5
    187c:	4b17      	ldr	r3, [pc, #92]	; (18dc <Ft_Gpu_CoCmd_Button+0x98>)
    187e:	4798      	blx	r3
    1880:	21f3      	movs	r1, #243	; 0xf3
    1882:	4249      	negs	r1, r1
    1884:	9501      	str	r5, [sp, #4]
    1886:	0028      	movs	r0, r5
    1888:	4d15      	ldr	r5, [pc, #84]	; (18e0 <Ft_Gpu_CoCmd_Button+0x9c>)
    188a:	47a8      	blx	r5
    188c:	464b      	mov	r3, r9
    188e:	0419      	lsls	r1, r3, #16
    1890:	4653      	mov	r3, sl
    1892:	041b      	lsls	r3, r3, #16
    1894:	0c1b      	lsrs	r3, r3, #16
    1896:	4319      	orrs	r1, r3
    1898:	9801      	ldr	r0, [sp, #4]
    189a:	47a8      	blx	r5
    189c:	4643      	mov	r3, r8
    189e:	0419      	lsls	r1, r3, #16
    18a0:	465b      	mov	r3, fp
    18a2:	041b      	lsls	r3, r3, #16
    18a4:	0c1b      	lsrs	r3, r3, #16
    18a6:	4319      	orrs	r1, r3
    18a8:	9801      	ldr	r0, [sp, #4]
    18aa:	47a8      	blx	r5
    18ac:	0436      	lsls	r6, r6, #16
    18ae:	0439      	lsls	r1, r7, #16
    18b0:	0c09      	lsrs	r1, r1, #16
    18b2:	4331      	orrs	r1, r6
    18b4:	9e01      	ldr	r6, [sp, #4]
    18b6:	0030      	movs	r0, r6
    18b8:	47a8      	blx	r5
    18ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
    18bc:	0030      	movs	r0, r6
    18be:	4b09      	ldr	r3, [pc, #36]	; (18e4 <Ft_Gpu_CoCmd_Button+0xa0>)
    18c0:	4798      	blx	r3
    18c2:	0021      	movs	r1, r4
    18c4:	0030      	movs	r0, r6
    18c6:	4b08      	ldr	r3, [pc, #32]	; (18e8 <Ft_Gpu_CoCmd_Button+0xa4>)
    18c8:	4798      	blx	r3
    18ca:	b003      	add	sp, #12
    18cc:	bc3c      	pop	{r2, r3, r4, r5}
    18ce:	4690      	mov	r8, r2
    18d0:	4699      	mov	r9, r3
    18d2:	46a2      	mov	sl, r4
    18d4:	46ab      	mov	fp, r5
    18d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18d8:	0000507d 	.word	0x0000507d
    18dc:	000016f5 	.word	0x000016f5
    18e0:	000016dd 	.word	0x000016dd
    18e4:	000016e9 	.word	0x000016e9
    18e8:	00001715 	.word	0x00001715

000018ec <Ft_Gpu_CoCmd_Calibrate>:
    18ec:	b570      	push	{r4, r5, r6, lr}
    18ee:	0004      	movs	r4, r0
    18f0:	000e      	movs	r6, r1
    18f2:	2108      	movs	r1, #8
    18f4:	4b08      	ldr	r3, [pc, #32]	; (1918 <Ft_Gpu_CoCmd_Calibrate+0x2c>)
    18f6:	4798      	blx	r3
    18f8:	21eb      	movs	r1, #235	; 0xeb
    18fa:	4249      	negs	r1, r1
    18fc:	0020      	movs	r0, r4
    18fe:	4d07      	ldr	r5, [pc, #28]	; (191c <Ft_Gpu_CoCmd_Calibrate+0x30>)
    1900:	47a8      	blx	r5
    1902:	0031      	movs	r1, r6
    1904:	0020      	movs	r0, r4
    1906:	47a8      	blx	r5
    1908:	2108      	movs	r1, #8
    190a:	0020      	movs	r0, r4
    190c:	4b04      	ldr	r3, [pc, #16]	; (1920 <Ft_Gpu_CoCmd_Calibrate+0x34>)
    190e:	4798      	blx	r3
    1910:	0020      	movs	r0, r4
    1912:	4b04      	ldr	r3, [pc, #16]	; (1924 <Ft_Gpu_CoCmd_Calibrate+0x38>)
    1914:	4798      	blx	r3
    1916:	bd70      	pop	{r4, r5, r6, pc}
    1918:	000016f5 	.word	0x000016f5
    191c:	000016dd 	.word	0x000016dd
    1920:	00001715 	.word	0x00001715
    1924:	00001d45 	.word	0x00001d45

00001928 <Ft_Gpu_CoCmd_Append>:
    1928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    192a:	0004      	movs	r4, r0
    192c:	000f      	movs	r7, r1
    192e:	0016      	movs	r6, r2
    1930:	210c      	movs	r1, #12
    1932:	4b09      	ldr	r3, [pc, #36]	; (1958 <Ft_Gpu_CoCmd_Append+0x30>)
    1934:	4798      	blx	r3
    1936:	21e2      	movs	r1, #226	; 0xe2
    1938:	4249      	negs	r1, r1
    193a:	0020      	movs	r0, r4
    193c:	4d07      	ldr	r5, [pc, #28]	; (195c <Ft_Gpu_CoCmd_Append+0x34>)
    193e:	47a8      	blx	r5
    1940:	0039      	movs	r1, r7
    1942:	0020      	movs	r0, r4
    1944:	47a8      	blx	r5
    1946:	0031      	movs	r1, r6
    1948:	0020      	movs	r0, r4
    194a:	47a8      	blx	r5
    194c:	210c      	movs	r1, #12
    194e:	0020      	movs	r0, r4
    1950:	4b03      	ldr	r3, [pc, #12]	; (1960 <Ft_Gpu_CoCmd_Append+0x38>)
    1952:	4798      	blx	r3
    1954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1956:	46c0      	nop			; (mov r8, r8)
    1958:	000016f5 	.word	0x000016f5
    195c:	000016dd 	.word	0x000016dd
    1960:	00001715 	.word	0x00001715

00001964 <Ft_Gpu_CoCmd_Gradient>:
    1964:	b5f0      	push	{r4, r5, r6, r7, lr}
    1966:	46d6      	mov	lr, sl
    1968:	464f      	mov	r7, r9
    196a:	b580      	push	{r7, lr}
    196c:	b083      	sub	sp, #12
    196e:	0004      	movs	r4, r0
    1970:	468a      	mov	sl, r1
    1972:	4691      	mov	r9, r2
    1974:	9301      	str	r3, [sp, #4]
    1976:	ab0a      	add	r3, sp, #40	; 0x28
    1978:	2200      	movs	r2, #0
    197a:	5e9f      	ldrsh	r7, [r3, r2]
    197c:	ab0b      	add	r3, sp, #44	; 0x2c
    197e:	2200      	movs	r2, #0
    1980:	5e9e      	ldrsh	r6, [r3, r2]
    1982:	2114      	movs	r1, #20
    1984:	4b11      	ldr	r3, [pc, #68]	; (19cc <Ft_Gpu_CoCmd_Gradient+0x68>)
    1986:	4798      	blx	r3
    1988:	21f5      	movs	r1, #245	; 0xf5
    198a:	4249      	negs	r1, r1
    198c:	0020      	movs	r0, r4
    198e:	4d10      	ldr	r5, [pc, #64]	; (19d0 <Ft_Gpu_CoCmd_Gradient+0x6c>)
    1990:	47a8      	blx	r5
    1992:	464a      	mov	r2, r9
    1994:	0411      	lsls	r1, r2, #16
    1996:	4652      	mov	r2, sl
    1998:	0413      	lsls	r3, r2, #16
    199a:	0c1b      	lsrs	r3, r3, #16
    199c:	4319      	orrs	r1, r3
    199e:	0020      	movs	r0, r4
    19a0:	47a8      	blx	r5
    19a2:	9901      	ldr	r1, [sp, #4]
    19a4:	0020      	movs	r0, r4
    19a6:	47a8      	blx	r5
    19a8:	0436      	lsls	r6, r6, #16
    19aa:	0439      	lsls	r1, r7, #16
    19ac:	0c09      	lsrs	r1, r1, #16
    19ae:	4331      	orrs	r1, r6
    19b0:	0020      	movs	r0, r4
    19b2:	47a8      	blx	r5
    19b4:	990c      	ldr	r1, [sp, #48]	; 0x30
    19b6:	0020      	movs	r0, r4
    19b8:	47a8      	blx	r5
    19ba:	2114      	movs	r1, #20
    19bc:	0020      	movs	r0, r4
    19be:	4b05      	ldr	r3, [pc, #20]	; (19d4 <Ft_Gpu_CoCmd_Gradient+0x70>)
    19c0:	4798      	blx	r3
    19c2:	b003      	add	sp, #12
    19c4:	bc0c      	pop	{r2, r3}
    19c6:	4691      	mov	r9, r2
    19c8:	469a      	mov	sl, r3
    19ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19cc:	000016f5 	.word	0x000016f5
    19d0:	000016dd 	.word	0x000016dd
    19d4:	00001715 	.word	0x00001715

000019d8 <Ft_Gpu_CoCmd_Keys>:
    19d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    19da:	46de      	mov	lr, fp
    19dc:	4657      	mov	r7, sl
    19de:	464e      	mov	r6, r9
    19e0:	4645      	mov	r5, r8
    19e2:	b5e0      	push	{r5, r6, r7, lr}
    19e4:	b083      	sub	sp, #12
    19e6:	0005      	movs	r5, r0
    19e8:	468a      	mov	sl, r1
    19ea:	4691      	mov	r9, r2
    19ec:	469b      	mov	fp, r3
    19ee:	ab0c      	add	r3, sp, #48	; 0x30
    19f0:	2200      	movs	r2, #0
    19f2:	5e9b      	ldrsh	r3, [r3, r2]
    19f4:	4698      	mov	r8, r3
    19f6:	ab0d      	add	r3, sp, #52	; 0x34
    19f8:	2700      	movs	r7, #0
    19fa:	5fdf      	ldrsh	r7, [r3, r7]
    19fc:	ab0e      	add	r3, sp, #56	; 0x38
    19fe:	881e      	ldrh	r6, [r3, #0]
    1a00:	980f      	ldr	r0, [sp, #60]	; 0x3c
    1a02:	4b1a      	ldr	r3, [pc, #104]	; (1a6c <Ft_Gpu_CoCmd_Keys+0x94>)
    1a04:	4798      	blx	r3
    1a06:	b280      	uxth	r0, r0
    1a08:	3011      	adds	r0, #17
    1a0a:	b284      	uxth	r4, r0
    1a0c:	0021      	movs	r1, r4
    1a0e:	0028      	movs	r0, r5
    1a10:	4b17      	ldr	r3, [pc, #92]	; (1a70 <Ft_Gpu_CoCmd_Keys+0x98>)
    1a12:	4798      	blx	r3
    1a14:	21f2      	movs	r1, #242	; 0xf2
    1a16:	4249      	negs	r1, r1
    1a18:	9501      	str	r5, [sp, #4]
    1a1a:	0028      	movs	r0, r5
    1a1c:	4d15      	ldr	r5, [pc, #84]	; (1a74 <Ft_Gpu_CoCmd_Keys+0x9c>)
    1a1e:	47a8      	blx	r5
    1a20:	464b      	mov	r3, r9
    1a22:	0419      	lsls	r1, r3, #16
    1a24:	4653      	mov	r3, sl
    1a26:	041b      	lsls	r3, r3, #16
    1a28:	0c1b      	lsrs	r3, r3, #16
    1a2a:	4319      	orrs	r1, r3
    1a2c:	9801      	ldr	r0, [sp, #4]
    1a2e:	47a8      	blx	r5
    1a30:	4643      	mov	r3, r8
    1a32:	0419      	lsls	r1, r3, #16
    1a34:	465b      	mov	r3, fp
    1a36:	041b      	lsls	r3, r3, #16
    1a38:	0c1b      	lsrs	r3, r3, #16
    1a3a:	4319      	orrs	r1, r3
    1a3c:	9801      	ldr	r0, [sp, #4]
    1a3e:	47a8      	blx	r5
    1a40:	0436      	lsls	r6, r6, #16
    1a42:	0439      	lsls	r1, r7, #16
    1a44:	0c09      	lsrs	r1, r1, #16
    1a46:	4331      	orrs	r1, r6
    1a48:	9e01      	ldr	r6, [sp, #4]
    1a4a:	0030      	movs	r0, r6
    1a4c:	47a8      	blx	r5
    1a4e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    1a50:	0030      	movs	r0, r6
    1a52:	4b09      	ldr	r3, [pc, #36]	; (1a78 <Ft_Gpu_CoCmd_Keys+0xa0>)
    1a54:	4798      	blx	r3
    1a56:	0021      	movs	r1, r4
    1a58:	0030      	movs	r0, r6
    1a5a:	4b08      	ldr	r3, [pc, #32]	; (1a7c <Ft_Gpu_CoCmd_Keys+0xa4>)
    1a5c:	4798      	blx	r3
    1a5e:	b003      	add	sp, #12
    1a60:	bc3c      	pop	{r2, r3, r4, r5}
    1a62:	4690      	mov	r8, r2
    1a64:	4699      	mov	r9, r3
    1a66:	46a2      	mov	sl, r4
    1a68:	46ab      	mov	fp, r5
    1a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a6c:	0000507d 	.word	0x0000507d
    1a70:	000016f5 	.word	0x000016f5
    1a74:	000016dd 	.word	0x000016dd
    1a78:	000016e9 	.word	0x000016e9
    1a7c:	00001715 	.word	0x00001715

00001a80 <Ft_Gpu_CoCmd_Dlstart>:
    1a80:	b510      	push	{r4, lr}
    1a82:	0004      	movs	r4, r0
    1a84:	2104      	movs	r1, #4
    1a86:	4b05      	ldr	r3, [pc, #20]	; (1a9c <Ft_Gpu_CoCmd_Dlstart+0x1c>)
    1a88:	4798      	blx	r3
    1a8a:	4905      	ldr	r1, [pc, #20]	; (1aa0 <Ft_Gpu_CoCmd_Dlstart+0x20>)
    1a8c:	0020      	movs	r0, r4
    1a8e:	4b05      	ldr	r3, [pc, #20]	; (1aa4 <Ft_Gpu_CoCmd_Dlstart+0x24>)
    1a90:	4798      	blx	r3
    1a92:	2104      	movs	r1, #4
    1a94:	0020      	movs	r0, r4
    1a96:	4b04      	ldr	r3, [pc, #16]	; (1aa8 <Ft_Gpu_CoCmd_Dlstart+0x28>)
    1a98:	4798      	blx	r3
    1a9a:	bd10      	pop	{r4, pc}
    1a9c:	000016f5 	.word	0x000016f5
    1aa0:	ffffff00 	.word	0xffffff00
    1aa4:	000016dd 	.word	0x000016dd
    1aa8:	00001715 	.word	0x00001715

00001aac <Ft_Gpu_Hal_Open>:
	return true;
}


ft_bool_t Ft_Gpu_Hal_Open(Ft_Gpu_Hal_Context_t *host)
{
    1aac:	b510      	push	{r4, lr}
     * the pinmux settings and the SPI init, so it's all done
     * in Ft_Gpu_Hal_Init().
     */
    
    // init current write buffer to zero, since we're just starting up
	host->ft_cmd_fifo_wp = host->ft_dl_buff_wp = 0;
    1aae:	2200      	movs	r2, #0
    1ab0:	2300      	movs	r3, #0
    1ab2:	8142      	strh	r2, [r0, #10]
    1ab4:	8102      	strh	r2, [r0, #8]
    // by default ft800/801/810/811 goes with single dummy byte for read
	host->spinumdummy = 1;
    1ab6:	3201      	adds	r2, #1
    1ab8:	7542      	strb	r2, [r0, #21]
    // technically one channel, but zero for how the FT library does things
	host->spichannel = 0;
    1aba:	7503      	strb	r3, [r0, #20]
    // indicate it's ready to go
	host->status = FT_GPU_HAL_OPENED;
    1abc:	7303      	strb	r3, [r0, #12]

    lcd_set_ft_host_ptr(host);
    1abe:	4b02      	ldr	r3, [pc, #8]	; (1ac8 <Ft_Gpu_Hal_Open+0x1c>)
    1ac0:	4798      	blx	r3

	return true;
}
    1ac2:	2001      	movs	r0, #1
    1ac4:	bd10      	pop	{r4, pc}
    1ac6:	46c0      	nop			; (mov r8, r8)
    1ac8:	000037c9 	.word	0x000037c9

00001acc <Ft_Gpu_Hal_StartTransfer>:
}


/*The APIs for reading/writing transfer continuously only with small buffer system*/
ft_void_t  Ft_Gpu_Hal_StartTransfer(Ft_Gpu_Hal_Context_t *host, FT_GPU_TRANSFERDIR_T rw, ft_uint32_t addr)
{
    1acc:	b510      	push	{r4, lr}
    1ace:	0004      	movs	r4, r0
    /* determine if it's a read or write. This affects the preamble send to the
     * LCD (preamble = direction bits and address). */
	if (FT_GPU_READ == rw)
    1ad0:	2900      	cmp	r1, #0
    1ad2:	d006      	beq.n	1ae2 <Ft_Gpu_Hal_StartTransfer+0x16>
		host->status = FT_GPU_HAL_READING;
	}
    else
    {
        // begin a write transfer
	    lcd_start_xfer(addr, WRT);
    1ad4:	2101      	movs	r1, #1
    1ad6:	0010      	movs	r0, r2
    1ad8:	4b05      	ldr	r3, [pc, #20]	; (1af0 <Ft_Gpu_Hal_StartTransfer+0x24>)
    1ada:	4798      	blx	r3
    
		host->status = FT_GPU_HAL_WRITING;
    1adc:	2302      	movs	r3, #2
    1ade:	7323      	strb	r3, [r4, #12]
	}
}
    1ae0:	bd10      	pop	{r4, pc}
        lcd_start_xfer(addr, READ);
    1ae2:	0010      	movs	r0, r2
    1ae4:	4b02      	ldr	r3, [pc, #8]	; (1af0 <Ft_Gpu_Hal_StartTransfer+0x24>)
    1ae6:	4798      	blx	r3
		host->status = FT_GPU_HAL_READING;
    1ae8:	2301      	movs	r3, #1
    1aea:	7323      	strb	r3, [r4, #12]
    1aec:	e7f8      	b.n	1ae0 <Ft_Gpu_Hal_StartTransfer+0x14>
    1aee:	46c0      	nop			; (mov r8, r8)
    1af0:	00003445 	.word	0x00003445

00001af4 <Ft_Gpu_Hal_StartCmdTransfer>:


/*The APIs for writing transfer continuously only*/
ft_void_t  Ft_Gpu_Hal_StartCmdTransfer(Ft_Gpu_Hal_Context_t *host, FT_GPU_TRANSFERDIR_T rw, ft_uint16_t count)
{
    1af4:	b510      	push	{r4, lr}
    // RAM_CMD = 0x308000
    // starting a transfer = sending preamble (read/write bits and address)
	Ft_Gpu_Hal_StartTransfer(host,rw,host->ft_cmd_fifo_wp + RAM_CMD);
    1af6:	8902      	ldrh	r2, [r0, #8]
    1af8:	23c2      	movs	r3, #194	; 0xc2
    1afa:	039b      	lsls	r3, r3, #14
    1afc:	469c      	mov	ip, r3
    1afe:	4462      	add	r2, ip
    1b00:	4b01      	ldr	r3, [pc, #4]	; (1b08 <Ft_Gpu_Hal_StartCmdTransfer+0x14>)
    1b02:	4798      	blx	r3
}
    1b04:	bd10      	pop	{r4, pc}
    1b06:	46c0      	nop			; (mov r8, r8)
    1b08:	00001acd 	.word	0x00001acd

00001b0c <Ft_Gpu_Hal_Transfer8>:
    Ft_Gpu_Hal_Transfer8(host,0);
}


ft_uint8_t Ft_Gpu_Hal_Transfer8(Ft_Gpu_Hal_Context_t *host, ft_uint8_t value)
{
    1b0c:	b500      	push	{lr}
    1b0e:	b085      	sub	sp, #20
    1b10:	466b      	mov	r3, sp
    1b12:	71d9      	strb	r1, [r3, #7]
    ft_uint8_t read_byte = 0;
    1b14:	2200      	movs	r2, #0
    1b16:	230f      	movs	r3, #15
    1b18:	446b      	add	r3, sp
    1b1a:	701a      	strb	r2, [r3, #0]
    
    // transmit or receive a byte
    if(host->status == FT_GPU_HAL_WRITING)
    1b1c:	7b03      	ldrb	r3, [r0, #12]
    1b1e:	2b02      	cmp	r3, #2
    1b20:	d009      	beq.n	1b36 <Ft_Gpu_Hal_Transfer8+0x2a>
        lcd_host_write(&value, 1);
    else
        lcd_host_read(&read_byte, 1);
    1b22:	2101      	movs	r1, #1
    1b24:	200f      	movs	r0, #15
    1b26:	4468      	add	r0, sp
    1b28:	4b06      	ldr	r3, [pc, #24]	; (1b44 <Ft_Gpu_Hal_Transfer8+0x38>)
    1b2a:	4798      	blx	r3
    
    return read_byte;
    1b2c:	230f      	movs	r3, #15
    1b2e:	446b      	add	r3, sp
    1b30:	7818      	ldrb	r0, [r3, #0]
}
    1b32:	b005      	add	sp, #20
    1b34:	bd00      	pop	{pc}
        lcd_host_write(&value, 1);
    1b36:	2101      	movs	r1, #1
    1b38:	466b      	mov	r3, sp
    1b3a:	1dd8      	adds	r0, r3, #7
    1b3c:	4b02      	ldr	r3, [pc, #8]	; (1b48 <Ft_Gpu_Hal_Transfer8+0x3c>)
    1b3e:	4798      	blx	r3
    1b40:	e7f4      	b.n	1b2c <Ft_Gpu_Hal_Transfer8+0x20>
    1b42:	46c0      	nop			; (mov r8, r8)
    1b44:	000034e9 	.word	0x000034e9
    1b48:	00003561 	.word	0x00003561

00001b4c <Ft_Gpu_Hal_TransferString>:
{
    1b4c:	b570      	push	{r4, r5, r6, lr}
    1b4e:	0005      	movs	r5, r0
    1b50:	000e      	movs	r6, r1
    ft_uint16_t length = strlen((const char*) string);
    1b52:	0008      	movs	r0, r1
    1b54:	4b09      	ldr	r3, [pc, #36]	; (1b7c <Ft_Gpu_Hal_TransferString+0x30>)
    1b56:	4798      	blx	r3
    1b58:	b280      	uxth	r0, r0
    while(length--)
    1b5a:	e005      	b.n	1b68 <Ft_Gpu_Hal_TransferString+0x1c>
       Ft_Gpu_Hal_Transfer8(host, *string);
    1b5c:	7831      	ldrb	r1, [r6, #0]
    1b5e:	0028      	movs	r0, r5
    1b60:	4b07      	ldr	r3, [pc, #28]	; (1b80 <Ft_Gpu_Hal_TransferString+0x34>)
    1b62:	4798      	blx	r3
       string ++;
    1b64:	3601      	adds	r6, #1
    while(length--)
    1b66:	0020      	movs	r0, r4
    1b68:	1e44      	subs	r4, r0, #1
    1b6a:	b2a4      	uxth	r4, r4
    1b6c:	2800      	cmp	r0, #0
    1b6e:	d1f5      	bne.n	1b5c <Ft_Gpu_Hal_TransferString+0x10>
    Ft_Gpu_Hal_Transfer8(host,0);
    1b70:	2100      	movs	r1, #0
    1b72:	0028      	movs	r0, r5
    1b74:	4b02      	ldr	r3, [pc, #8]	; (1b80 <Ft_Gpu_Hal_TransferString+0x34>)
    1b76:	4798      	blx	r3
}
    1b78:	bd70      	pop	{r4, r5, r6, pc}
    1b7a:	46c0      	nop			; (mov r8, r8)
    1b7c:	0000507d 	.word	0x0000507d
    1b80:	00001b0d 	.word	0x00001b0d

00001b84 <Ft_Gpu_Hal_Transfer16>:


ft_uint16_t Ft_Gpu_Hal_Transfer16(Ft_Gpu_Hal_Context_t *host, ft_uint16_t value)
{
    1b84:	b570      	push	{r4, r5, r6, lr}
    1b86:	0004      	movs	r4, r0
    1b88:	000d      	movs	r5, r1
	ft_uint16_t retVal = 0;

    // transmit or receive two bytes
    if (host->status == FT_GPU_HAL_WRITING)
    1b8a:	7b03      	ldrb	r3, [r0, #12]
    1b8c:	2b02      	cmp	r3, #2
    1b8e:	d00a      	beq.n	1ba6 <Ft_Gpu_Hal_Transfer16+0x22>
	    Ft_Gpu_Hal_Transfer8(host,value & 0xFF);//LSB first
	    Ft_Gpu_Hal_Transfer8(host,(value >> 8) & 0xFF);
	}
    else
    {
		retVal = Ft_Gpu_Hal_Transfer8(host,0);
    1b90:	2100      	movs	r1, #0
    1b92:	4d09      	ldr	r5, [pc, #36]	; (1bb8 <Ft_Gpu_Hal_Transfer16+0x34>)
    1b94:	47a8      	blx	r5
    1b96:	0006      	movs	r6, r0
		retVal |= (ft_uint16_t)Ft_Gpu_Hal_Transfer8(host,0) << 8;
    1b98:	2100      	movs	r1, #0
    1b9a:	0020      	movs	r0, r4
    1b9c:	47a8      	blx	r5
    1b9e:	0200      	lsls	r0, r0, #8
    1ba0:	4330      	orrs	r0, r6
    1ba2:	b280      	uxth	r0, r0
	}

	return retVal;
}
    1ba4:	bd70      	pop	{r4, r5, r6, pc}
	    Ft_Gpu_Hal_Transfer8(host,value & 0xFF);//LSB first
    1ba6:	b2c9      	uxtb	r1, r1
    1ba8:	4e03      	ldr	r6, [pc, #12]	; (1bb8 <Ft_Gpu_Hal_Transfer16+0x34>)
    1baa:	47b0      	blx	r6
	    Ft_Gpu_Hal_Transfer8(host,(value >> 8) & 0xFF);
    1bac:	0a29      	lsrs	r1, r5, #8
    1bae:	0020      	movs	r0, r4
    1bb0:	47b0      	blx	r6
	ft_uint16_t retVal = 0;
    1bb2:	2000      	movs	r0, #0
    1bb4:	e7f6      	b.n	1ba4 <Ft_Gpu_Hal_Transfer16+0x20>
    1bb6:	46c0      	nop			; (mov r8, r8)
    1bb8:	00001b0d 	.word	0x00001b0d

00001bbc <Ft_Gpu_Hal_Transfer32>:


ft_uint32_t Ft_Gpu_Hal_Transfer32(Ft_Gpu_Hal_Context_t *host, ft_uint32_t value)
{
    1bbc:	b570      	push	{r4, r5, r6, lr}
    1bbe:	0004      	movs	r4, r0
    1bc0:	000d      	movs	r5, r1
	ft_uint32_t retVal = 0;
    
    // transmit or receive four bytes
	if (host->status == FT_GPU_HAL_WRITING)
    1bc2:	7b03      	ldrb	r3, [r0, #12]
    1bc4:	2b02      	cmp	r3, #2
    1bc6:	d009      	beq.n	1bdc <Ft_Gpu_Hal_Transfer32+0x20>
		Ft_Gpu_Hal_Transfer16(host,value & 0xFFFF);//LSB first
		Ft_Gpu_Hal_Transfer16(host,(value >> 16) & 0xFFFF);
	}
    else
    {
		retVal = Ft_Gpu_Hal_Transfer16(host,0);
    1bc8:	2100      	movs	r1, #0
    1bca:	4e08      	ldr	r6, [pc, #32]	; (1bec <Ft_Gpu_Hal_Transfer32+0x30>)
    1bcc:	47b0      	blx	r6
    1bce:	0005      	movs	r5, r0
		retVal |= (ft_uint32_t)Ft_Gpu_Hal_Transfer16(host,0) << 16;
    1bd0:	2100      	movs	r1, #0
    1bd2:	0020      	movs	r0, r4
    1bd4:	47b0      	blx	r6
    1bd6:	0400      	lsls	r0, r0, #16
    1bd8:	4328      	orrs	r0, r5
	}
    
	return retVal;
}
    1bda:	bd70      	pop	{r4, r5, r6, pc}
		Ft_Gpu_Hal_Transfer16(host,value & 0xFFFF);//LSB first
    1bdc:	b289      	uxth	r1, r1
    1bde:	4e03      	ldr	r6, [pc, #12]	; (1bec <Ft_Gpu_Hal_Transfer32+0x30>)
    1be0:	47b0      	blx	r6
		Ft_Gpu_Hal_Transfer16(host,(value >> 16) & 0xFFFF);
    1be2:	0c29      	lsrs	r1, r5, #16
    1be4:	0020      	movs	r0, r4
    1be6:	47b0      	blx	r6
	ft_uint32_t retVal = 0;
    1be8:	2000      	movs	r0, #0
    1bea:	e7f6      	b.n	1bda <Ft_Gpu_Hal_Transfer32+0x1e>
    1bec:	00001b85 	.word	0x00001b85

00001bf0 <Ft_Gpu_Hal_EndTransfer>:


ft_void_t Ft_Gpu_Hal_EndTransfer(Ft_Gpu_Hal_Context_t *host)
{
    1bf0:	b510      	push	{r4, lr}
    1bf2:	0004      	movs	r4, r0
    // deselect the slave (let slave CS float high for SIM System)
    lcd_stop_xfer();
    1bf4:	4b02      	ldr	r3, [pc, #8]	; (1c00 <Ft_Gpu_Hal_EndTransfer+0x10>)
    1bf6:	4798      	blx	r3
    
	host->status = FT_GPU_HAL_OPENED;
    1bf8:	2300      	movs	r3, #0
    1bfa:	7323      	strb	r3, [r4, #12]
}
    1bfc:	bd10      	pop	{r4, pc}
    1bfe:	46c0      	nop			; (mov r8, r8)
    1c00:	000034cd 	.word	0x000034cd

00001c04 <Ft_Gpu_Hal_Rd8>:


ft_uint8_t Ft_Gpu_Hal_Rd8(Ft_Gpu_Hal_Context_t *host, ft_uint32_t addr)
{
    1c04:	b570      	push	{r4, r5, r6, lr}
    1c06:	0004      	movs	r4, r0
    1c08:	000a      	movs	r2, r1
	ft_uint8_t value;

    // start a read transfer
	Ft_Gpu_Hal_StartTransfer(host,FT_GPU_READ,addr);
    1c0a:	2100      	movs	r1, #0
    1c0c:	4b05      	ldr	r3, [pc, #20]	; (1c24 <Ft_Gpu_Hal_Rd8+0x20>)
    1c0e:	4798      	blx	r3
    
    // read a byte
	value = Ft_Gpu_Hal_Transfer8(host,0);
    1c10:	2100      	movs	r1, #0
    1c12:	0020      	movs	r0, r4
    1c14:	4b04      	ldr	r3, [pc, #16]	; (1c28 <Ft_Gpu_Hal_Rd8+0x24>)
    1c16:	4798      	blx	r3
    1c18:	0005      	movs	r5, r0

    // end the transfer
	Ft_Gpu_Hal_EndTransfer(host);
    1c1a:	0020      	movs	r0, r4
    1c1c:	4b03      	ldr	r3, [pc, #12]	; (1c2c <Ft_Gpu_Hal_Rd8+0x28>)
    1c1e:	4798      	blx	r3
    
	return value;
}
    1c20:	0028      	movs	r0, r5
    1c22:	bd70      	pop	{r4, r5, r6, pc}
    1c24:	00001acd 	.word	0x00001acd
    1c28:	00001b0d 	.word	0x00001b0d
    1c2c:	00001bf1 	.word	0x00001bf1

00001c30 <Ft_Gpu_Hal_Rd16>:


ft_uint16_t Ft_Gpu_Hal_Rd16(Ft_Gpu_Hal_Context_t *host, ft_uint32_t addr)
{
    1c30:	b570      	push	{r4, r5, r6, lr}
    1c32:	0004      	movs	r4, r0
    1c34:	000a      	movs	r2, r1
	ft_uint16_t value;

    // start a read transfer
	Ft_Gpu_Hal_StartTransfer(host,FT_GPU_READ,addr);
    1c36:	2100      	movs	r1, #0
    1c38:	4b05      	ldr	r3, [pc, #20]	; (1c50 <Ft_Gpu_Hal_Rd16+0x20>)
    1c3a:	4798      	blx	r3
    
    // read 2 bytes
	value = Ft_Gpu_Hal_Transfer16(host,0);
    1c3c:	2100      	movs	r1, #0
    1c3e:	0020      	movs	r0, r4
    1c40:	4b04      	ldr	r3, [pc, #16]	; (1c54 <Ft_Gpu_Hal_Rd16+0x24>)
    1c42:	4798      	blx	r3
    1c44:	0005      	movs	r5, r0
    
    // end the transfer
	Ft_Gpu_Hal_EndTransfer(host);
    1c46:	0020      	movs	r0, r4
    1c48:	4b03      	ldr	r3, [pc, #12]	; (1c58 <Ft_Gpu_Hal_Rd16+0x28>)
    1c4a:	4798      	blx	r3
    
	return value;
}
    1c4c:	0028      	movs	r0, r5
    1c4e:	bd70      	pop	{r4, r5, r6, pc}
    1c50:	00001acd 	.word	0x00001acd
    1c54:	00001b85 	.word	0x00001b85
    1c58:	00001bf1 	.word	0x00001bf1

00001c5c <Ft_Gpu_Hal_Wr8>:
	return value;
}


ft_void_t Ft_Gpu_Hal_Wr8(Ft_Gpu_Hal_Context_t *host, ft_uint32_t addr, ft_uint8_t v)
{	
    1c5c:	b570      	push	{r4, r5, r6, lr}
    1c5e:	0004      	movs	r4, r0
    1c60:	0015      	movs	r5, r2
    
    // start a write transfer
	Ft_Gpu_Hal_StartTransfer(host,FT_GPU_WRITE,addr);
    1c62:	000a      	movs	r2, r1
    1c64:	2101      	movs	r1, #1
    1c66:	4b05      	ldr	r3, [pc, #20]	; (1c7c <Ft_Gpu_Hal_Wr8+0x20>)
    1c68:	4798      	blx	r3
    
    // read a byte
	Ft_Gpu_Hal_Transfer8(host,v);
    1c6a:	0029      	movs	r1, r5
    1c6c:	0020      	movs	r0, r4
    1c6e:	4b04      	ldr	r3, [pc, #16]	; (1c80 <Ft_Gpu_Hal_Wr8+0x24>)
    1c70:	4798      	blx	r3
    
    // end the transfer
	Ft_Gpu_Hal_EndTransfer(host);
    1c72:	0020      	movs	r0, r4
    1c74:	4b03      	ldr	r3, [pc, #12]	; (1c84 <Ft_Gpu_Hal_Wr8+0x28>)
    1c76:	4798      	blx	r3
}
    1c78:	bd70      	pop	{r4, r5, r6, pc}
    1c7a:	46c0      	nop			; (mov r8, r8)
    1c7c:	00001acd 	.word	0x00001acd
    1c80:	00001b0d 	.word	0x00001b0d
    1c84:	00001bf1 	.word	0x00001bf1

00001c88 <Ft_Gpu_Hal_Wr16>:


ft_void_t Ft_Gpu_Hal_Wr16(Ft_Gpu_Hal_Context_t *host, ft_uint32_t addr, ft_uint16_t v)
{
    1c88:	b570      	push	{r4, r5, r6, lr}
    1c8a:	0004      	movs	r4, r0
    1c8c:	0015      	movs	r5, r2
    // start a write transfer
	Ft_Gpu_Hal_StartTransfer(host,FT_GPU_WRITE,addr);
    1c8e:	000a      	movs	r2, r1
    1c90:	2101      	movs	r1, #1
    1c92:	4b05      	ldr	r3, [pc, #20]	; (1ca8 <Ft_Gpu_Hal_Wr16+0x20>)
    1c94:	4798      	blx	r3
    
    // read 2 bytes
	Ft_Gpu_Hal_Transfer16(host,v);
    1c96:	0029      	movs	r1, r5
    1c98:	0020      	movs	r0, r4
    1c9a:	4b04      	ldr	r3, [pc, #16]	; (1cac <Ft_Gpu_Hal_Wr16+0x24>)
    1c9c:	4798      	blx	r3
    
    // end the transfer
	Ft_Gpu_Hal_EndTransfer(host);
    1c9e:	0020      	movs	r0, r4
    1ca0:	4b03      	ldr	r3, [pc, #12]	; (1cb0 <Ft_Gpu_Hal_Wr16+0x28>)
    1ca2:	4798      	blx	r3
}
    1ca4:	bd70      	pop	{r4, r5, r6, pc}
    1ca6:	46c0      	nop			; (mov r8, r8)
    1ca8:	00001acd 	.word	0x00001acd
    1cac:	00001b85 	.word	0x00001b85
    1cb0:	00001bf1 	.word	0x00001bf1

00001cb4 <Ft_Gpu_Hal_Wr32>:


ft_void_t Ft_Gpu_Hal_Wr32(Ft_Gpu_Hal_Context_t *host, ft_uint32_t addr, ft_uint32_t v)
{
    1cb4:	b570      	push	{r4, r5, r6, lr}
    1cb6:	0004      	movs	r4, r0
    1cb8:	0015      	movs	r5, r2
    // start a write transfer
	Ft_Gpu_Hal_StartTransfer(host,FT_GPU_WRITE,addr);
    1cba:	000a      	movs	r2, r1
    1cbc:	2101      	movs	r1, #1
    1cbe:	4b05      	ldr	r3, [pc, #20]	; (1cd4 <Ft_Gpu_Hal_Wr32+0x20>)
    1cc0:	4798      	blx	r3
    
    // read 2 bytes
	Ft_Gpu_Hal_Transfer32(host,v);
    1cc2:	0029      	movs	r1, r5
    1cc4:	0020      	movs	r0, r4
    1cc6:	4b04      	ldr	r3, [pc, #16]	; (1cd8 <Ft_Gpu_Hal_Wr32+0x24>)
    1cc8:	4798      	blx	r3
    
    // end the transfer
	Ft_Gpu_Hal_EndTransfer(host);
    1cca:	0020      	movs	r0, r4
    1ccc:	4b03      	ldr	r3, [pc, #12]	; (1cdc <Ft_Gpu_Hal_Wr32+0x28>)
    1cce:	4798      	blx	r3
}
    1cd0:	bd70      	pop	{r4, r5, r6, pc}
    1cd2:	46c0      	nop			; (mov r8, r8)
    1cd4:	00001acd 	.word	0x00001acd
    1cd8:	00001bbd 	.word	0x00001bbd
    1cdc:	00001bf1 	.word	0x00001bf1

00001ce0 <Ft_Gpu_Hal_Updatecmdfifo>:
	lcd_host_cmd((cmd & 0xFF), ((cmd >> 8) & 0xFF));
}


ft_void_t Ft_Gpu_Hal_Updatecmdfifo(Ft_Gpu_Hal_Context_t *host, ft_uint32_t count)
{
    1ce0:	b510      	push	{r4, lr}
	host->ft_cmd_fifo_wp  = (host->ft_cmd_fifo_wp + count) & 4095;
    1ce2:	8902      	ldrh	r2, [r0, #8]
    1ce4:	1852      	adds	r2, r2, r1
    1ce6:	0512      	lsls	r2, r2, #20
    1ce8:	0d12      	lsrs	r2, r2, #20

	//4 byte alignment
	host->ft_cmd_fifo_wp = (host->ft_cmd_fifo_wp + 3) & 0xffc;
    1cea:	3203      	adds	r2, #3
    1cec:	4903      	ldr	r1, [pc, #12]	; (1cfc <Ft_Gpu_Hal_Updatecmdfifo+0x1c>)
    1cee:	400a      	ands	r2, r1
    1cf0:	8102      	strh	r2, [r0, #8]
    
	Ft_Gpu_Hal_Wr16(host,REG_CMD_WRITE,host->ft_cmd_fifo_wp);
    1cf2:	4903      	ldr	r1, [pc, #12]	; (1d00 <Ft_Gpu_Hal_Updatecmdfifo+0x20>)
    1cf4:	4b03      	ldr	r3, [pc, #12]	; (1d04 <Ft_Gpu_Hal_Updatecmdfifo+0x24>)
    1cf6:	4798      	blx	r3
}
    1cf8:	bd10      	pop	{r4, pc}
    1cfa:	46c0      	nop			; (mov r8, r8)
    1cfc:	00000ffc 	.word	0x00000ffc
    1d00:	003020fc 	.word	0x003020fc
    1d04:	00001c89 	.word	0x00001c89

00001d08 <Ft_Gpu_Cmdfifo_Freespace>:


ft_uint16_t Ft_Gpu_Cmdfifo_Freespace(Ft_Gpu_Hal_Context_t *host)
{
    1d08:	b510      	push	{r4, lr}
    /* calculate the free space for the coprocessor FIFO. Refer to pg 150 in
     * the FT81X_Series_Programmers_Guide datasheet */
	ft_uint16_t fullness,retval;

    // REG_CMD_READ = 0x3020F8
	fullness = (host->ft_cmd_fifo_wp - Ft_Gpu_Hal_Rd16(host,REG_CMD_READ)) & 4095;
    1d0a:	8904      	ldrh	r4, [r0, #8]
    1d0c:	4904      	ldr	r1, [pc, #16]	; (1d20 <Ft_Gpu_Cmdfifo_Freespace+0x18>)
    1d0e:	4b05      	ldr	r3, [pc, #20]	; (1d24 <Ft_Gpu_Cmdfifo_Freespace+0x1c>)
    1d10:	4798      	blx	r3
    1d12:	1a24      	subs	r4, r4, r0
    1d14:	0524      	lsls	r4, r4, #20
    1d16:	0d24      	lsrs	r4, r4, #20
    
	retval = (FT_CMD_FIFO_SIZE - 4) - fullness;
    1d18:	4803      	ldr	r0, [pc, #12]	; (1d28 <Ft_Gpu_Cmdfifo_Freespace+0x20>)
    1d1a:	1b00      	subs	r0, r0, r4
    1d1c:	b280      	uxth	r0, r0
    
	return (retval);
}
    1d1e:	bd10      	pop	{r4, pc}
    1d20:	003020f8 	.word	0x003020f8
    1d24:	00001c31 	.word	0x00001c31
    1d28:	00000ffc 	.word	0x00000ffc

00001d2c <Ft_Gpu_Hal_CheckCmdBuffer>:
}
#endif


ft_void_t Ft_Gpu_Hal_CheckCmdBuffer(Ft_Gpu_Hal_Context_t *host, ft_uint32_t count)
{
    1d2c:	b570      	push	{r4, r5, r6, lr}
    1d2e:	0005      	movs	r5, r0
    1d30:	000c      	movs	r4, r1
   ft_uint16_t getfreespace;
   do{
       // This "fixme" was here in the original code.
	   // FIXME: This can get stuck, non-even is returned in case of coprocessor issue
        getfreespace = Ft_Gpu_Cmdfifo_Freespace(host);
    1d32:	0028      	movs	r0, r5
    1d34:	4b02      	ldr	r3, [pc, #8]	; (1d40 <Ft_Gpu_Hal_CheckCmdBuffer+0x14>)
    1d36:	4798      	blx	r3
        
   // loop until there is free space, else break if there is enough free space
   }while(getfreespace < count);
    1d38:	42a0      	cmp	r0, r4
    1d3a:	d3fa      	bcc.n	1d32 <Ft_Gpu_Hal_CheckCmdBuffer+0x6>
}
    1d3c:	bd70      	pop	{r4, r5, r6, pc}
    1d3e:	46c0      	nop			; (mov r8, r8)
    1d40:	00001d09 	.word	0x00001d09

00001d44 <Ft_Gpu_Hal_WaitCmdfifo_empty>:


ft_void_t Ft_Gpu_Hal_WaitCmdfifo_empty(Ft_Gpu_Hal_Context_t *host)
{
    1d44:	b570      	push	{r4, r5, r6, lr}
    1d46:	0005      	movs	r5, r0
   /* wait for the FIFO read and write pointers to equal each other.
    * This is the naive way to do it, refer to pg 154 in 
    * the FT81X_Series_Programmers_Guide datasheet */
   while(Ft_Gpu_Hal_Rd16(host,REG_CMD_READ) != Ft_Gpu_Hal_Rd16(host,REG_CMD_WRITE));
    1d48:	4907      	ldr	r1, [pc, #28]	; (1d68 <Ft_Gpu_Hal_WaitCmdfifo_empty+0x24>)
    1d4a:	0028      	movs	r0, r5
    1d4c:	4c07      	ldr	r4, [pc, #28]	; (1d6c <Ft_Gpu_Hal_WaitCmdfifo_empty+0x28>)
    1d4e:	47a0      	blx	r4
    1d50:	0006      	movs	r6, r0
    1d52:	4907      	ldr	r1, [pc, #28]	; (1d70 <Ft_Gpu_Hal_WaitCmdfifo_empty+0x2c>)
    1d54:	0028      	movs	r0, r5
    1d56:	47a0      	blx	r4
    1d58:	4286      	cmp	r6, r0
    1d5a:	d1f5      	bne.n	1d48 <Ft_Gpu_Hal_WaitCmdfifo_empty+0x4>
   
   host->ft_cmd_fifo_wp = Ft_Gpu_Hal_Rd16(host,REG_CMD_WRITE);
    1d5c:	4904      	ldr	r1, [pc, #16]	; (1d70 <Ft_Gpu_Hal_WaitCmdfifo_empty+0x2c>)
    1d5e:	0028      	movs	r0, r5
    1d60:	4b02      	ldr	r3, [pc, #8]	; (1d6c <Ft_Gpu_Hal_WaitCmdfifo_empty+0x28>)
    1d62:	4798      	blx	r3
    1d64:	8128      	strh	r0, [r5, #8]
}
    1d66:	bd70      	pop	{r4, r5, r6, pc}
    1d68:	003020f8 	.word	0x003020f8
    1d6c:	00001c31 	.word	0x00001c31
    1d70:	003020fc 	.word	0x003020fc

00001d74 <Ft_Gpu_Hal_WrCmd32>:
    host->ft_cmd_fifo_wp = 0;
}


ft_void_t Ft_Gpu_Hal_WrCmd32(Ft_Gpu_Hal_Context_t *host, ft_uint32_t cmd)
{
    1d74:	b570      	push	{r4, r5, r6, lr}
    1d76:	0004      	movs	r4, r0
    1d78:	000d      	movs	r5, r1
    Ft_Gpu_Hal_CheckCmdBuffer(host, sizeof(cmd));
    1d7a:	2104      	movs	r1, #4
    1d7c:	4b07      	ldr	r3, [pc, #28]	; (1d9c <Ft_Gpu_Hal_WrCmd32+0x28>)
    1d7e:	4798      	blx	r3
    
    Ft_Gpu_Hal_Wr32(host, RAM_CMD + host->ft_cmd_fifo_wp, cmd);
    1d80:	8921      	ldrh	r1, [r4, #8]
    1d82:	23c2      	movs	r3, #194	; 0xc2
    1d84:	039b      	lsls	r3, r3, #14
    1d86:	469c      	mov	ip, r3
    1d88:	4461      	add	r1, ip
    1d8a:	002a      	movs	r2, r5
    1d8c:	0020      	movs	r0, r4
    1d8e:	4b04      	ldr	r3, [pc, #16]	; (1da0 <Ft_Gpu_Hal_WrCmd32+0x2c>)
    1d90:	4798      	blx	r3
    
    Ft_Gpu_Hal_Updatecmdfifo(host, sizeof(cmd));
    1d92:	2104      	movs	r1, #4
    1d94:	0020      	movs	r0, r4
    1d96:	4b03      	ldr	r3, [pc, #12]	; (1da4 <Ft_Gpu_Hal_WrCmd32+0x30>)
    1d98:	4798      	blx	r3
}
    1d9a:	bd70      	pop	{r4, r5, r6, pc}
    1d9c:	00001d2d 	.word	0x00001d2d
    1da0:	00001cb5 	.word	0x00001cb5
    1da4:	00001ce1 	.word	0x00001ce1

00001da8 <month31>:
 * Return Values(s) : int
 * Description      : Check if the month has 31 days. Return 1 if yes, else
 *  0 if no
 */
int month31(char month){
	if(month==1 || month==3 || month==5 || month==7 || month==8 || \
    1da8:	2801      	cmp	r0, #1
    1daa:	d00f      	beq.n	1dcc <month31+0x24>
    1dac:	2803      	cmp	r0, #3
    1dae:	d00f      	beq.n	1dd0 <month31+0x28>
    1db0:	2805      	cmp	r0, #5
    1db2:	d00f      	beq.n	1dd4 <month31+0x2c>
    1db4:	2807      	cmp	r0, #7
    1db6:	d00f      	beq.n	1dd8 <month31+0x30>
    1db8:	2808      	cmp	r0, #8
    1dba:	d00f      	beq.n	1ddc <month31+0x34>
    1dbc:	280a      	cmp	r0, #10
    1dbe:	d00f      	beq.n	1de0 <month31+0x38>
        month==10 || month==12)
    1dc0:	280c      	cmp	r0, #12
    1dc2:	d001      	beq.n	1dc8 <month31+0x20>
		return 1;
	else
		return 0;
    1dc4:	2000      	movs	r0, #0
}//end month31
    1dc6:	4770      	bx	lr
		return 1;
    1dc8:	380b      	subs	r0, #11
    1dca:	e7fc      	b.n	1dc6 <month31+0x1e>
    1dcc:	2001      	movs	r0, #1
    1dce:	e7fa      	b.n	1dc6 <month31+0x1e>
    1dd0:	2001      	movs	r0, #1
    1dd2:	e7f8      	b.n	1dc6 <month31+0x1e>
    1dd4:	2001      	movs	r0, #1
    1dd6:	e7f6      	b.n	1dc6 <month31+0x1e>
    1dd8:	2001      	movs	r0, #1
    1dda:	e7f4      	b.n	1dc6 <month31+0x1e>
    1ddc:	2001      	movs	r0, #1
    1dde:	e7f2      	b.n	1dc6 <month31+0x1e>
    1de0:	2001      	movs	r0, #1
    1de2:	e7f0      	b.n	1dc6 <month31+0x1e>

00001de4 <printTime>:
/* Function Name    : printTime
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Get the current time and date, display it on the screen
 */
void printTime(){
    1de4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1de6:	46d6      	mov	lr, sl
    1de8:	464f      	mov	r7, r9
    1dea:	4646      	mov	r6, r8
    1dec:	b5c0      	push	{r6, r7, lr}
    1dee:	b08a      	sub	sp, #40	; 0x28
	int fstYloc = disHei - 60, sndYloc = disHei - 30;
	char buff[32];
	//get current time and date
	rtc_calendar_get_time(&rtc_instance, &time);
    1df0:	4c1b      	ldr	r4, [pc, #108]	; (1e60 <printTime+0x7c>)
    1df2:	0021      	movs	r1, r4
    1df4:	481b      	ldr	r0, [pc, #108]	; (1e64 <printTime+0x80>)
    1df6:	4b1c      	ldr	r3, [pc, #112]	; (1e68 <printTime+0x84>)
    1df8:	4798      	blx	r3
	//put together a string for time and send to display
	snprintf(buff, 32, "%02d:%02d:%02d", time.hour, time.minute, time.second);
    1dfa:	78a3      	ldrb	r3, [r4, #2]
    1dfc:	7862      	ldrb	r2, [r4, #1]
    1dfe:	7821      	ldrb	r1, [r4, #0]
    1e00:	ad02      	add	r5, sp, #8
    1e02:	9101      	str	r1, [sp, #4]
    1e04:	9200      	str	r2, [sp, #0]
    1e06:	4a19      	ldr	r2, [pc, #100]	; (1e6c <printTime+0x88>)
    1e08:	2120      	movs	r1, #32
    1e0a:	0028      	movs	r0, r5
    1e0c:	4e18      	ldr	r6, [pc, #96]	; (1e70 <printTime+0x8c>)
    1e0e:	46b2      	mov	sl, r6
    1e10:	47b0      	blx	r6
	Ft_Gpu_CoCmd_Text(phost, 10, fstYloc, font, 0, buff);
    1e12:	4b18      	ldr	r3, [pc, #96]	; (1e74 <printTime+0x90>)
    1e14:	4699      	mov	r9, r3
    1e16:	781b      	ldrb	r3, [r3, #0]
    1e18:	4a17      	ldr	r2, [pc, #92]	; (1e78 <printTime+0x94>)
    1e1a:	4690      	mov	r8, r2
    1e1c:	6810      	ldr	r0, [r2, #0]
    1e1e:	9501      	str	r5, [sp, #4]
    1e20:	2700      	movs	r7, #0
    1e22:	9700      	str	r7, [sp, #0]
    1e24:	22d2      	movs	r2, #210	; 0xd2
    1e26:	0052      	lsls	r2, r2, #1
    1e28:	210a      	movs	r1, #10
    1e2a:	4e14      	ldr	r6, [pc, #80]	; (1e7c <printTime+0x98>)
    1e2c:	47b0      	blx	r6
	
	//put together a string for date and send to display
	snprintf(buff, 32, "%02d/%02d/%04d", time.month, time.day, time.year);
    1e2e:	7963      	ldrb	r3, [r4, #5]
    1e30:	7922      	ldrb	r2, [r4, #4]
    1e32:	88e1      	ldrh	r1, [r4, #6]
    1e34:	9101      	str	r1, [sp, #4]
    1e36:	9200      	str	r2, [sp, #0]
    1e38:	4a11      	ldr	r2, [pc, #68]	; (1e80 <printTime+0x9c>)
    1e3a:	2120      	movs	r1, #32
    1e3c:	0028      	movs	r0, r5
    1e3e:	47d0      	blx	sl
	Ft_Gpu_CoCmd_Text(phost, 10, sndYloc, font, 0, buff);
    1e40:	464b      	mov	r3, r9
    1e42:	781b      	ldrb	r3, [r3, #0]
    1e44:	4642      	mov	r2, r8
    1e46:	6810      	ldr	r0, [r2, #0]
    1e48:	9501      	str	r5, [sp, #4]
    1e4a:	9700      	str	r7, [sp, #0]
    1e4c:	22e1      	movs	r2, #225	; 0xe1
    1e4e:	0052      	lsls	r2, r2, #1
    1e50:	210a      	movs	r1, #10
    1e52:	47b0      	blx	r6
}//end printTime
    1e54:	b00a      	add	sp, #40	; 0x28
    1e56:	bc1c      	pop	{r2, r3, r4}
    1e58:	4690      	mov	r8, r2
    1e5a:	4699      	mov	r9, r3
    1e5c:	46a2      	mov	sl, r4
    1e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e60:	200007c4 	.word	0x200007c4
    1e64:	200004ac 	.word	0x200004ac
    1e68:	00000555 	.word	0x00000555
    1e6c:	00005978 	.word	0x00005978
    1e70:	00005019 	.word	0x00005019
    1e74:	20000009 	.word	0x20000009
    1e78:	200007cc 	.word	0x200007cc
    1e7c:	00001731 	.word	0x00001731
    1e80:	00005988 	.word	0x00005988

00001e84 <play>:
/* Function Name    : play
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Play 3 consecutive beep at 660Hz when called
 */
void play(){
    1e84:	b510      	push	{r4, lr}
	//set full volume
	Ft_Gpu_Hal_Wr8(phost,REG_VOL_SOUND,0x255);
    1e86:	4c0d      	ldr	r4, [pc, #52]	; (1ebc <play+0x38>)
    1e88:	2255      	movs	r2, #85	; 0x55
    1e8a:	490d      	ldr	r1, [pc, #52]	; (1ec0 <play+0x3c>)
    1e8c:	6820      	ldr	r0, [r4, #0]
    1e8e:	4b0d      	ldr	r3, [pc, #52]	; (1ec4 <play+0x40>)
    1e90:	4798      	blx	r3
	//set one single beet at 660Hz
	Ft_Gpu_Hal_Wr16(phost, REG_SOUND,  (73<< 8) | 0x10);
    1e92:	6820      	ldr	r0, [r4, #0]
    1e94:	4a0c      	ldr	r2, [pc, #48]	; (1ec8 <play+0x44>)
    1e96:	490d      	ldr	r1, [pc, #52]	; (1ecc <play+0x48>)
    1e98:	4b0d      	ldr	r3, [pc, #52]	; (1ed0 <play+0x4c>)
    1e9a:	4798      	blx	r3

	//play it 3 times delay 100ms inbetween
	int i;
	for (i=0; i < 3; i++){
    1e9c:	2400      	movs	r4, #0
    1e9e:	e009      	b.n	1eb4 <play+0x30>
		Ft_Gpu_Hal_Wr8(phost, REG_PLAY, 1);
    1ea0:	4b06      	ldr	r3, [pc, #24]	; (1ebc <play+0x38>)
    1ea2:	6818      	ldr	r0, [r3, #0]
    1ea4:	2201      	movs	r2, #1
    1ea6:	490b      	ldr	r1, [pc, #44]	; (1ed4 <play+0x50>)
    1ea8:	4b06      	ldr	r3, [pc, #24]	; (1ec4 <play+0x40>)
    1eaa:	4798      	blx	r3
		delay_ms(100);
    1eac:	2064      	movs	r0, #100	; 0x64
    1eae:	4b0a      	ldr	r3, [pc, #40]	; (1ed8 <play+0x54>)
    1eb0:	4798      	blx	r3
	for (i=0; i < 3; i++){
    1eb2:	3401      	adds	r4, #1
    1eb4:	2c02      	cmp	r4, #2
    1eb6:	ddf3      	ble.n	1ea0 <play+0x1c>
	}
}//end play
    1eb8:	bd10      	pop	{r4, pc}
    1eba:	46c0      	nop			; (mov r8, r8)
    1ebc:	200007cc 	.word	0x200007cc
    1ec0:	00302084 	.word	0x00302084
    1ec4:	00001c5d 	.word	0x00001c5d
    1ec8:	00004910 	.word	0x00004910
    1ecc:	00302088 	.word	0x00302088
    1ed0:	00001c89 	.word	0x00001c89
    1ed4:	0030208c 	.word	0x0030208c
    1ed8:	00000151 	.word	0x00000151

00001edc <drawTitle>:
/* Function Name    : drawTitle
 * Parameters       : char *title 
 * Return Values(s) : void
 * Description      : Draw the title to each screen based on title received
 */
void drawTitle(char *title){
    1edc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ede:	46ce      	mov	lr, r9
    1ee0:	4647      	mov	r7, r8
    1ee2:	b580      	push	{r7, lr}
    1ee4:	b085      	sub	sp, #20
    1ee6:	4681      	mov	r9, r0
	Ft_Gpu_Hal_WrCmd32(phost, SCISSOR_XY(disWid/3,0));
    1ee8:	4c13      	ldr	r4, [pc, #76]	; (1f38 <drawTitle+0x5c>)
    1eea:	4914      	ldr	r1, [pc, #80]	; (1f3c <drawTitle+0x60>)
    1eec:	6820      	ldr	r0, [r4, #0]
    1eee:	4d14      	ldr	r5, [pc, #80]	; (1f40 <drawTitle+0x64>)
    1ef0:	47a8      	blx	r5
	Ft_Gpu_Hal_WrCmd32(phost, SCISSOR_SIZE((disWid*3/2), 50));
    1ef2:	4914      	ldr	r1, [pc, #80]	; (1f44 <drawTitle+0x68>)
    1ef4:	6820      	ldr	r0, [r4, #0]
    1ef6:	47a8      	blx	r5
	Ft_Gpu_CoCmd_Gradient(phost, disWid/3*2,0, 0x8B90FF, disWid/3*2, 50,0x2933FF);
    1ef8:	2685      	movs	r6, #133	; 0x85
    1efa:	00b6      	lsls	r6, r6, #2
    1efc:	6820      	ldr	r0, [r4, #0]
    1efe:	4b12      	ldr	r3, [pc, #72]	; (1f48 <drawTitle+0x6c>)
    1f00:	9302      	str	r3, [sp, #8]
    1f02:	2332      	movs	r3, #50	; 0x32
    1f04:	9301      	str	r3, [sp, #4]
    1f06:	9600      	str	r6, [sp, #0]
    1f08:	4b10      	ldr	r3, [pc, #64]	; (1f4c <drawTitle+0x70>)
    1f0a:	2200      	movs	r2, #0
    1f0c:	0031      	movs	r1, r6
    1f0e:	4f10      	ldr	r7, [pc, #64]	; (1f50 <drawTitle+0x74>)
    1f10:	47b8      	blx	r7
//	Ft_Gpu_CoCmd_Gradient(phost, disWid/3,0, 0x2933FF, disWid, 50,0x8B90FF);
	Ft_Gpu_CoCmd_Text(phost, (disWid/3*2), 30, 30, OPT_CENTER, title);
    1f12:	6820      	ldr	r0, [r4, #0]
    1f14:	464b      	mov	r3, r9
    1f16:	9301      	str	r3, [sp, #4]
    1f18:	23c0      	movs	r3, #192	; 0xc0
    1f1a:	00db      	lsls	r3, r3, #3
    1f1c:	9300      	str	r3, [sp, #0]
    1f1e:	231e      	movs	r3, #30
    1f20:	221e      	movs	r2, #30
    1f22:	0031      	movs	r1, r6
    1f24:	4e0b      	ldr	r6, [pc, #44]	; (1f54 <drawTitle+0x78>)
    1f26:	47b0      	blx	r6
	Ft_Gpu_Hal_WrCmd32(phost, CLEAR(0,1,1));
    1f28:	6820      	ldr	r0, [r4, #0]
    1f2a:	490b      	ldr	r1, [pc, #44]	; (1f58 <drawTitle+0x7c>)
    1f2c:	47a8      	blx	r5
}//end drawTitle
    1f2e:	b005      	add	sp, #20
    1f30:	bc0c      	pop	{r2, r3}
    1f32:	4690      	mov	r8, r2
    1f34:	4699      	mov	r9, r3
    1f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f38:	200007cc 	.word	0x200007cc
    1f3c:	1b085000 	.word	0x1b085000
    1f40:	00001d75 	.word	0x00001d75
    1f44:	1c4b0032 	.word	0x1c4b0032
    1f48:	002933ff 	.word	0x002933ff
    1f4c:	008b90ff 	.word	0x008b90ff
    1f50:	00001965 	.word	0x00001965
    1f54:	00001731 	.word	0x00001731
    1f58:	26000003 	.word	0x26000003

00001f5c <drawBack>:
/* Function Name    : drawBack
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Draw back button when called
 */
void drawBack(){
    1f5c:	b510      	push	{r4, lr}
    1f5e:	b084      	sub	sp, #16
	//assign tag value and draw button
	Ft_Gpu_Hal_WrCmd32(phost,TAG(back));
    1f60:	4c0e      	ldr	r4, [pc, #56]	; (1f9c <drawBack+0x40>)
    1f62:	490f      	ldr	r1, [pc, #60]	; (1fa0 <drawBack+0x44>)
    1f64:	6820      	ldr	r0, [r4, #0]
    1f66:	4b0f      	ldr	r3, [pc, #60]	; (1fa4 <drawBack+0x48>)
    1f68:	4798      	blx	r3
	Ft_Gpu_CoCmd_Button(phost,0, 0,(disWid*0.125),(disHei*0.112),font, (tag==back)? OPT_FLAT:0,"  Back  ");
    1f6a:	6820      	ldr	r0, [r4, #0]
    1f6c:	4b0e      	ldr	r3, [pc, #56]	; (1fa8 <drawBack+0x4c>)
    1f6e:	781b      	ldrb	r3, [r3, #0]
    1f70:	4a0e      	ldr	r2, [pc, #56]	; (1fac <drawBack+0x50>)
    1f72:	7812      	ldrb	r2, [r2, #0]
    1f74:	2a06      	cmp	r2, #6
    1f76:	d00d      	beq.n	1f94 <drawBack+0x38>
    1f78:	2100      	movs	r1, #0
    1f7a:	4a0d      	ldr	r2, [pc, #52]	; (1fb0 <drawBack+0x54>)
    1f7c:	9203      	str	r2, [sp, #12]
    1f7e:	9102      	str	r1, [sp, #8]
    1f80:	9301      	str	r3, [sp, #4]
    1f82:	2335      	movs	r3, #53	; 0x35
    1f84:	9300      	str	r3, [sp, #0]
    1f86:	332f      	adds	r3, #47	; 0x2f
    1f88:	2200      	movs	r2, #0
    1f8a:	2100      	movs	r1, #0
    1f8c:	4c09      	ldr	r4, [pc, #36]	; (1fb4 <drawBack+0x58>)
    1f8e:	47a0      	blx	r4
}//end drawBack
    1f90:	b004      	add	sp, #16
    1f92:	bd10      	pop	{r4, pc}
	Ft_Gpu_CoCmd_Button(phost,0, 0,(disWid*0.125),(disHei*0.112),font, (tag==back)? OPT_FLAT:0,"  Back  ");
    1f94:	2180      	movs	r1, #128	; 0x80
    1f96:	0049      	lsls	r1, r1, #1
    1f98:	e7ef      	b.n	1f7a <drawBack+0x1e>
    1f9a:	46c0      	nop			; (mov r8, r8)
    1f9c:	200007cc 	.word	0x200007cc
    1fa0:	03000006 	.word	0x03000006
    1fa4:	00001d75 	.word	0x00001d75
    1fa8:	20000009 	.word	0x20000009
    1fac:	20000159 	.word	0x20000159
    1fb0:	000058d8 	.word	0x000058d8
    1fb4:	00001845 	.word	0x00001845

00001fb8 <drawKeypad>:
/* Function Name    : drawKeypad
 * Parameters       : char pressed
 * Return Values(s) : void
 * Description      : Draw keypad and put effect on a key (if pressed)
 */
void drawKeypad(char pressed){
    1fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fba:	46c6      	mov	lr, r8
    1fbc:	b500      	push	{lr}
    1fbe:	b084      	sub	sp, #16
	//draw number from 1 to 9 
	Ft_Gpu_CoCmd_Keys(phost, disWid/2 - disWid*.2, disHei*.4, disWid*.3, 60, 29, pressed+48, "123");
    1fc0:	3030      	adds	r0, #48	; 0x30
    1fc2:	0005      	movs	r5, r0
    1fc4:	4c4a      	ldr	r4, [pc, #296]	; (20f0 <STACK_SIZE+0xf0>)
    1fc6:	6820      	ldr	r0, [r4, #0]
    1fc8:	4b4a      	ldr	r3, [pc, #296]	; (20f4 <STACK_SIZE+0xf4>)
    1fca:	9303      	str	r3, [sp, #12]
    1fcc:	9502      	str	r5, [sp, #8]
    1fce:	231d      	movs	r3, #29
    1fd0:	4698      	mov	r8, r3
    1fd2:	9301      	str	r3, [sp, #4]
    1fd4:	273c      	movs	r7, #60	; 0x3c
    1fd6:	9700      	str	r7, [sp, #0]
    1fd8:	33d3      	adds	r3, #211	; 0xd3
    1fda:	22c0      	movs	r2, #192	; 0xc0
    1fdc:	21f0      	movs	r1, #240	; 0xf0
    1fde:	4e46      	ldr	r6, [pc, #280]	; (20f8 <STACK_SIZE+0xf8>)
    1fe0:	47b0      	blx	r6
	Ft_Gpu_CoCmd_Keys(phost, disWid/2 - disWid*.2, disHei*.54, disWid*.3, 60, 29, pressed+48, "456");
    1fe2:	6820      	ldr	r0, [r4, #0]
    1fe4:	4b45      	ldr	r3, [pc, #276]	; (20fc <STACK_SIZE+0xfc>)
    1fe6:	9303      	str	r3, [sp, #12]
    1fe8:	9502      	str	r5, [sp, #8]
    1fea:	4643      	mov	r3, r8
    1fec:	9301      	str	r3, [sp, #4]
    1fee:	9700      	str	r7, [sp, #0]
    1ff0:	33d3      	adds	r3, #211	; 0xd3
    1ff2:	2204      	movs	r2, #4
    1ff4:	32ff      	adds	r2, #255	; 0xff
    1ff6:	21f0      	movs	r1, #240	; 0xf0
    1ff8:	47b0      	blx	r6
	Ft_Gpu_CoCmd_Keys(phost, disWid/2 - disWid*.2, disHei*.68, disWid*.3, 60, 29, pressed+48, "789");
    1ffa:	6820      	ldr	r0, [r4, #0]
    1ffc:	4b40      	ldr	r3, [pc, #256]	; (2100 <STACK_SIZE+0x100>)
    1ffe:	9303      	str	r3, [sp, #12]
    2000:	9502      	str	r5, [sp, #8]
    2002:	4643      	mov	r3, r8
    2004:	9301      	str	r3, [sp, #4]
    2006:	9700      	str	r7, [sp, #0]
    2008:	33d3      	adds	r3, #211	; 0xd3
    200a:	22a3      	movs	r2, #163	; 0xa3
    200c:	0052      	lsls	r2, r2, #1
    200e:	21f0      	movs	r1, #240	; 0xf0
    2010:	47b0      	blx	r6
	
	//draw '0' button
	Ft_Gpu_Hal_WrCmd32(phost,TAG(zero));
    2012:	493c      	ldr	r1, [pc, #240]	; (2104 <STACK_SIZE+0x104>)
    2014:	6820      	ldr	r0, [r4, #0]
    2016:	4b3c      	ldr	r3, [pc, #240]	; (2108 <STACK_SIZE+0x108>)
    2018:	4798      	blx	r3
	Ft_Gpu_CoCmd_Button(phost, disWid/2 - disWid*.2, disHei*.82, disWid*.1455, 60, 29, (tag == zero)?  OPT_FLAT:0, "0");
    201a:	6820      	ldr	r0, [r4, #0]
    201c:	4b3b      	ldr	r3, [pc, #236]	; (210c <STACK_SIZE+0x10c>)
    201e:	781b      	ldrb	r3, [r3, #0]
    2020:	2b30      	cmp	r3, #48	; 0x30
    2022:	d05b      	beq.n	20dc <STACK_SIZE+0xdc>
    2024:	2300      	movs	r3, #0
    2026:	4a3a      	ldr	r2, [pc, #232]	; (2110 <STACK_SIZE+0x110>)
    2028:	9203      	str	r2, [sp, #12]
    202a:	9302      	str	r3, [sp, #8]
    202c:	231d      	movs	r3, #29
    202e:	9301      	str	r3, [sp, #4]
    2030:	331f      	adds	r3, #31
    2032:	9300      	str	r3, [sp, #0]
    2034:	3338      	adds	r3, #56	; 0x38
    2036:	228a      	movs	r2, #138	; 0x8a
    2038:	32ff      	adds	r2, #255	; 0xff
    203a:	21f0      	movs	r1, #240	; 0xf0
    203c:	4c35      	ldr	r4, [pc, #212]	; (2114 <STACK_SIZE+0x114>)
    203e:	47a0      	blx	r4
	//draw delete button
	Ft_Gpu_Hal_WrCmd32(phost,TAG(del));
    2040:	4c2b      	ldr	r4, [pc, #172]	; (20f0 <STACK_SIZE+0xf0>)
    2042:	4935      	ldr	r1, [pc, #212]	; (2118 <STACK_SIZE+0x118>)
    2044:	6820      	ldr	r0, [r4, #0]
    2046:	4b30      	ldr	r3, [pc, #192]	; (2108 <STACK_SIZE+0x108>)
    2048:	4798      	blx	r3
	Ft_Gpu_CoCmd_Button(phost, disWid/2 - disWid*.045, disHei*.82, disWid*.1455, 60, 29, (tag == del)?  OPT_FLAT:0, "<-");
    204a:	6820      	ldr	r0, [r4, #0]
    204c:	4b2f      	ldr	r3, [pc, #188]	; (210c <STACK_SIZE+0x10c>)
    204e:	781b      	ldrb	r3, [r3, #0]
    2050:	2b09      	cmp	r3, #9
    2052:	d045      	beq.n	20e0 <STACK_SIZE+0xe0>
    2054:	2300      	movs	r3, #0
    2056:	4a31      	ldr	r2, [pc, #196]	; (211c <STACK_SIZE+0x11c>)
    2058:	9203      	str	r2, [sp, #12]
    205a:	9302      	str	r3, [sp, #8]
    205c:	231d      	movs	r3, #29
    205e:	9301      	str	r3, [sp, #4]
    2060:	331f      	adds	r3, #31
    2062:	9300      	str	r3, [sp, #0]
    2064:	3338      	adds	r3, #56	; 0x38
    2066:	228a      	movs	r2, #138	; 0x8a
    2068:	32ff      	adds	r2, #255	; 0xff
    206a:	21b6      	movs	r1, #182	; 0xb6
    206c:	0049      	lsls	r1, r1, #1
    206e:	4c29      	ldr	r4, [pc, #164]	; (2114 <STACK_SIZE+0x114>)
    2070:	47a0      	blx	r4
	//draw clear button
	Ft_Gpu_Hal_WrCmd32(phost,TAG(clr));
    2072:	4c1f      	ldr	r4, [pc, #124]	; (20f0 <STACK_SIZE+0xf0>)
    2074:	492a      	ldr	r1, [pc, #168]	; (2120 <STACK_SIZE+0x120>)
    2076:	6820      	ldr	r0, [r4, #0]
    2078:	4b23      	ldr	r3, [pc, #140]	; (2108 <STACK_SIZE+0x108>)
    207a:	4798      	blx	r3
	Ft_Gpu_CoCmd_Button(phost, disWid/2 + disWid*.105, disHei*.4, disWid*.1, disHei*.265, 29, (tag == clr)?  OPT_FLAT:0, "CLR");
    207c:	6820      	ldr	r0, [r4, #0]
    207e:	4b23      	ldr	r3, [pc, #140]	; (210c <STACK_SIZE+0x10c>)
    2080:	781b      	ldrb	r3, [r3, #0]
    2082:	2b0a      	cmp	r3, #10
    2084:	d02e      	beq.n	20e4 <STACK_SIZE+0xe4>
    2086:	2300      	movs	r3, #0
    2088:	4a26      	ldr	r2, [pc, #152]	; (2124 <STACK_SIZE+0x124>)
    208a:	9203      	str	r2, [sp, #12]
    208c:	9302      	str	r3, [sp, #8]
    208e:	231d      	movs	r3, #29
    2090:	9301      	str	r3, [sp, #4]
    2092:	3362      	adds	r3, #98	; 0x62
    2094:	9300      	str	r3, [sp, #0]
    2096:	3b2f      	subs	r3, #47	; 0x2f
    2098:	22c0      	movs	r2, #192	; 0xc0
    209a:	21f2      	movs	r1, #242	; 0xf2
    209c:	0049      	lsls	r1, r1, #1
    209e:	4c1d      	ldr	r4, [pc, #116]	; (2114 <STACK_SIZE+0x114>)
    20a0:	47a0      	blx	r4
	//draw ok button
	Ft_Gpu_Hal_WrCmd32(phost,TAG(ok));
    20a2:	4c13      	ldr	r4, [pc, #76]	; (20f0 <STACK_SIZE+0xf0>)
    20a4:	4920      	ldr	r1, [pc, #128]	; (2128 <STACK_SIZE+0x128>)
    20a6:	6820      	ldr	r0, [r4, #0]
    20a8:	4b17      	ldr	r3, [pc, #92]	; (2108 <STACK_SIZE+0x108>)
    20aa:	4798      	blx	r3
	Ft_Gpu_CoCmd_Button(phost, disWid/2 + disWid*.105, disHei*.68, disWid*.1, disHei*.265, 29, (tag == ok)?  OPT_FLAT:0, "OK");
    20ac:	6820      	ldr	r0, [r4, #0]
    20ae:	4b17      	ldr	r3, [pc, #92]	; (210c <STACK_SIZE+0x10c>)
    20b0:	781b      	ldrb	r3, [r3, #0]
    20b2:	2b0b      	cmp	r3, #11
    20b4:	d018      	beq.n	20e8 <STACK_SIZE+0xe8>
    20b6:	2200      	movs	r2, #0
    20b8:	4b1c      	ldr	r3, [pc, #112]	; (212c <STACK_SIZE+0x12c>)
    20ba:	9303      	str	r3, [sp, #12]
    20bc:	9202      	str	r2, [sp, #8]
    20be:	231d      	movs	r3, #29
    20c0:	9301      	str	r3, [sp, #4]
    20c2:	3362      	adds	r3, #98	; 0x62
    20c4:	9300      	str	r3, [sp, #0]
    20c6:	3b2f      	subs	r3, #47	; 0x2f
    20c8:	22a3      	movs	r2, #163	; 0xa3
    20ca:	0052      	lsls	r2, r2, #1
    20cc:	21f2      	movs	r1, #242	; 0xf2
    20ce:	0049      	lsls	r1, r1, #1
    20d0:	4c10      	ldr	r4, [pc, #64]	; (2114 <STACK_SIZE+0x114>)
    20d2:	47a0      	blx	r4
}//end drawKeypad
    20d4:	b004      	add	sp, #16
    20d6:	bc04      	pop	{r2}
    20d8:	4690      	mov	r8, r2
    20da:	bdf0      	pop	{r4, r5, r6, r7, pc}
	Ft_Gpu_CoCmd_Button(phost, disWid/2 - disWid*.2, disHei*.82, disWid*.1455, 60, 29, (tag == zero)?  OPT_FLAT:0, "0");
    20dc:	33d0      	adds	r3, #208	; 0xd0
    20de:	e7a2      	b.n	2026 <STACK_SIZE+0x26>
	Ft_Gpu_CoCmd_Button(phost, disWid/2 - disWid*.045, disHei*.82, disWid*.1455, 60, 29, (tag == del)?  OPT_FLAT:0, "<-");
    20e0:	33f7      	adds	r3, #247	; 0xf7
    20e2:	e7b8      	b.n	2056 <STACK_SIZE+0x56>
	Ft_Gpu_CoCmd_Button(phost, disWid/2 + disWid*.105, disHei*.4, disWid*.1, disHei*.265, 29, (tag == clr)?  OPT_FLAT:0, "CLR");
    20e4:	33f6      	adds	r3, #246	; 0xf6
    20e6:	e7cf      	b.n	2088 <STACK_SIZE+0x88>
	Ft_Gpu_CoCmd_Button(phost, disWid/2 + disWid*.105, disHei*.68, disWid*.1, disHei*.265, 29, (tag == ok)?  OPT_FLAT:0, "OK");
    20e8:	2280      	movs	r2, #128	; 0x80
    20ea:	0052      	lsls	r2, r2, #1
    20ec:	e7e4      	b.n	20b8 <STACK_SIZE+0xb8>
    20ee:	46c0      	nop			; (mov r8, r8)
    20f0:	200007cc 	.word	0x200007cc
    20f4:	000058e4 	.word	0x000058e4
    20f8:	000019d9 	.word	0x000019d9
    20fc:	000058e8 	.word	0x000058e8
    2100:	000058ec 	.word	0x000058ec
    2104:	03000030 	.word	0x03000030
    2108:	00001d75 	.word	0x00001d75
    210c:	20000159 	.word	0x20000159
    2110:	000058f0 	.word	0x000058f0
    2114:	00001845 	.word	0x00001845
    2118:	03000009 	.word	0x03000009
    211c:	000058f4 	.word	0x000058f4
    2120:	0300000a 	.word	0x0300000a
    2124:	000058f8 	.word	0x000058f8
    2128:	0300000b 	.word	0x0300000b
    212c:	000058fc 	.word	0x000058fc

00002130 <drawAlert>:
/* Function Name       : drawAlert
	* Parameters       : int x, int y, char stat
	* Return Values(s) : void
	* Description      : Draw alert, green if good attenuation, red otherwise
	*/
void drawAlert(int x, int y, char stat){
    2130:	b5f0      	push	{r4, r5, r6, r7, lr}
    2132:	46d6      	mov	lr, sl
    2134:	464f      	mov	r7, r9
    2136:	4646      	mov	r6, r8
    2138:	b5c0      	push	{r6, r7, lr}
    213a:	4680      	mov	r8, r0
    213c:	000d      	movs	r5, r1
    213e:	0014      	movs	r4, r2
	Ft_Gpu_Hal_WrCmd32(phost, BEGIN(RECTS));
    2140:	4f1f      	ldr	r7, [pc, #124]	; (21c0 <drawAlert+0x90>)
    2142:	4920      	ldr	r1, [pc, #128]	; (21c4 <drawAlert+0x94>)
    2144:	6838      	ldr	r0, [r7, #0]
    2146:	4e20      	ldr	r6, [pc, #128]	; (21c8 <drawAlert+0x98>)
    2148:	47b0      	blx	r6
	Ft_Gpu_Hal_WrCmd32(phost, LINE_WIDTH(7 * 16));
    214a:	4920      	ldr	r1, [pc, #128]	; (21cc <drawAlert+0x9c>)
    214c:	6838      	ldr	r0, [r7, #0]
    214e:	47b0      	blx	r6
	Ft_Gpu_Hal_WrCmd32(phost, COLOR_A(255));
    2150:	6838      	ldr	r0, [r7, #0]
    2152:	491f      	ldr	r1, [pc, #124]	; (21d0 <drawAlert+0xa0>)
    2154:	47b0      	blx	r6
	if (stat == 0)			Ft_Gpu_Hal_WrCmd32(phost, COLOR_RGB(0, 255, 85));
    2156:	2c00      	cmp	r4, #0
    2158:	d02b      	beq.n	21b2 <drawAlert+0x82>
	else					Ft_Gpu_Hal_WrCmd32(phost, COLOR_RGB(204, 51, 0));
    215a:	4b19      	ldr	r3, [pc, #100]	; (21c0 <drawAlert+0x90>)
    215c:	6818      	ldr	r0, [r3, #0]
    215e:	491d      	ldr	r1, [pc, #116]	; (21d4 <drawAlert+0xa4>)
    2160:	4b19      	ldr	r3, [pc, #100]	; (21c8 <drawAlert+0x98>)
    2162:	4798      	blx	r3
	Ft_Gpu_Hal_WrCmd32(phost, VERTEX2F(x * 16, y * 16) );
    2164:	4643      	mov	r3, r8
    2166:	04d9      	lsls	r1, r3, #19
    2168:	4b1b      	ldr	r3, [pc, #108]	; (21d8 <drawAlert+0xa8>)
    216a:	469a      	mov	sl, r3
    216c:	4019      	ands	r1, r3
    216e:	012b      	lsls	r3, r5, #4
    2170:	4a1a      	ldr	r2, [pc, #104]	; (21dc <drawAlert+0xac>)
    2172:	4691      	mov	r9, r2
    2174:	4013      	ands	r3, r2
    2176:	4319      	orrs	r1, r3
    2178:	2680      	movs	r6, #128	; 0x80
    217a:	05f6      	lsls	r6, r6, #23
    217c:	4331      	orrs	r1, r6
    217e:	4c10      	ldr	r4, [pc, #64]	; (21c0 <drawAlert+0x90>)
    2180:	6820      	ldr	r0, [r4, #0]
    2182:	4f11      	ldr	r7, [pc, #68]	; (21c8 <drawAlert+0x98>)
    2184:	47b8      	blx	r7
	Ft_Gpu_Hal_WrCmd32(phost, VERTEX2F((x + 25) * 16, (y + 20) * 16));
    2186:	4641      	mov	r1, r8
    2188:	3119      	adds	r1, #25
    218a:	04c9      	lsls	r1, r1, #19
    218c:	4653      	mov	r3, sl
    218e:	4019      	ands	r1, r3
    2190:	3514      	adds	r5, #20
    2192:	012d      	lsls	r5, r5, #4
    2194:	464b      	mov	r3, r9
    2196:	401d      	ands	r5, r3
    2198:	4329      	orrs	r1, r5
    219a:	4331      	orrs	r1, r6
    219c:	6820      	ldr	r0, [r4, #0]
    219e:	47b8      	blx	r7
	Ft_Gpu_Hal_WrCmd32(phost, END());
    21a0:	6820      	ldr	r0, [r4, #0]
    21a2:	2184      	movs	r1, #132	; 0x84
    21a4:	0589      	lsls	r1, r1, #22
    21a6:	47b8      	blx	r7
}//end drawAlert
    21a8:	bc1c      	pop	{r2, r3, r4}
    21aa:	4690      	mov	r8, r2
    21ac:	4699      	mov	r9, r3
    21ae:	46a2      	mov	sl, r4
    21b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (stat == 0)			Ft_Gpu_Hal_WrCmd32(phost, COLOR_RGB(0, 255, 85));
    21b2:	4b03      	ldr	r3, [pc, #12]	; (21c0 <drawAlert+0x90>)
    21b4:	6818      	ldr	r0, [r3, #0]
    21b6:	490a      	ldr	r1, [pc, #40]	; (21e0 <drawAlert+0xb0>)
    21b8:	4b03      	ldr	r3, [pc, #12]	; (21c8 <drawAlert+0x98>)
    21ba:	4798      	blx	r3
    21bc:	e7d2      	b.n	2164 <drawAlert+0x34>
    21be:	46c0      	nop			; (mov r8, r8)
    21c0:	200007cc 	.word	0x200007cc
    21c4:	1f000009 	.word	0x1f000009
    21c8:	00001d75 	.word	0x00001d75
    21cc:	0e000070 	.word	0x0e000070
    21d0:	100000ff 	.word	0x100000ff
    21d4:	04cc3300 	.word	0x04cc3300
    21d8:	3ff80000 	.word	0x3ff80000
    21dc:	00007ff0 	.word	0x00007ff0
    21e0:	0400ff55 	.word	0x0400ff55

000021e4 <disStart>:
/* Function Name    : disStart
 * Parameters       : void
 * Return Values(s) : void
 * Description      : display start sequence
 */
void disStart(){
    21e4:	b570      	push	{r4, r5, r6, lr}
	Ft_Gpu_CoCmd_Dlstart(phost);
    21e6:	4c06      	ldr	r4, [pc, #24]	; (2200 <disStart+0x1c>)
    21e8:	6820      	ldr	r0, [r4, #0]
    21ea:	4b06      	ldr	r3, [pc, #24]	; (2204 <disStart+0x20>)
    21ec:	4798      	blx	r3
    //change this for initial bg
	Ft_Gpu_Hal_WrCmd32(phost,CLEAR_COLOR_RGB(0,0,0));
    21ee:	2180      	movs	r1, #128	; 0x80
    21f0:	0489      	lsls	r1, r1, #18
    21f2:	6820      	ldr	r0, [r4, #0]
    21f4:	4d04      	ldr	r5, [pc, #16]	; (2208 <disStart+0x24>)
    21f6:	47a8      	blx	r5
	Ft_Gpu_Hal_WrCmd32(phost, CLEAR(1,1,1));
    21f8:	6820      	ldr	r0, [r4, #0]
    21fa:	4904      	ldr	r1, [pc, #16]	; (220c <disStart+0x28>)
    21fc:	47a8      	blx	r5
}//end disStart
    21fe:	bd70      	pop	{r4, r5, r6, pc}
    2200:	200007cc 	.word	0x200007cc
    2204:	00001a81 	.word	0x00001a81
    2208:	00001d75 	.word	0x00001d75
    220c:	26000007 	.word	0x26000007

00002210 <disEnd>:
/* Function Name    : disEnd
 * Parameters       : void
 * Return Values(s) : void
 * Description      : display end sequence
 */
void disEnd(){
    2210:	b510      	push	{r4, lr}
	Ft_Gpu_Hal_WrCmd32(phost,DISPLAY());
    2212:	4c06      	ldr	r4, [pc, #24]	; (222c <disEnd+0x1c>)
    2214:	2100      	movs	r1, #0
    2216:	6820      	ldr	r0, [r4, #0]
    2218:	4b05      	ldr	r3, [pc, #20]	; (2230 <disEnd+0x20>)
    221a:	4798      	blx	r3
	Ft_Gpu_CoCmd_Swap(phost);
    221c:	6820      	ldr	r0, [r4, #0]
    221e:	4b05      	ldr	r3, [pc, #20]	; (2234 <disEnd+0x24>)
    2220:	4798      	blx	r3
	Ft_Gpu_Hal_WaitCmdfifo_empty(phost);
    2222:	6820      	ldr	r0, [r4, #0]
    2224:	4b04      	ldr	r3, [pc, #16]	; (2238 <disEnd+0x28>)
    2226:	4798      	blx	r3
}//end disEnd
    2228:	bd10      	pop	{r4, pc}
    222a:	46c0      	nop			; (mov r8, r8)
    222c:	200007cc 	.word	0x200007cc
    2230:	00001d75 	.word	0x00001d75
    2234:	00001819 	.word	0x00001819
    2238:	00001d45 	.word	0x00001d45

0000223c <attnOp>:
void attnOp(struct shield_data *receiver_data){
    223c:	b5f0      	push	{r4, r5, r6, r7, lr}
    223e:	46de      	mov	lr, fp
    2240:	4657      	mov	r7, sl
    2242:	464e      	mov	r6, r9
    2244:	4645      	mov	r5, r8
    2246:	b5e0      	push	{r5, r6, r7, lr}
    2248:	b085      	sub	sp, #20
    224a:	4681      	mov	r9, r0
	char lastSec, lastMin=1, lastGood = time.second, trigger=0;
    224c:	4bb2      	ldr	r3, [pc, #712]	; (2518 <attnOp+0x2dc>)
    224e:	781b      	ldrb	r3, [r3, #0]
    2250:	469a      	mov	sl, r3
    2252:	2300      	movs	r3, #0
    2254:	4698      	mov	r8, r3
    2256:	3301      	adds	r3, #1
    2258:	9303      	str	r3, [sp, #12]
    225a:	e05e      	b.n	231a <attnOp+0xde>
		Ft_Gpu_CoCmd_Number(phost, 500, 125, 31, OPT_SIGNED|3, ((attenuation.rssi27<0)? 0:attenuation.rssi27));
    225c:	2300      	movs	r3, #0
    225e:	e088      	b.n	2372 <attnOp+0x136>
		Ft_Gpu_CoCmd_Number(phost, 500, 200, 31, OPT_SIGNED|3, ((attenuation.rssi169<0)? 0:attenuation.rssi169));
    2260:	2300      	movs	r3, #0
    2262:	e09b      	b.n	239c <attnOp+0x160>
		Ft_Gpu_CoCmd_Number(phost, 500, 275, 31, OPT_SIGNED|3, ((attenuation.rssi915<0)? 0:attenuation.rssi915));
    2264:	2300      	movs	r3, #0
    2266:	e0ae      	b.n	23c6 <attnOp+0x18a>
		Ft_Gpu_CoCmd_Number(phost, 500, 350, 31, OPT_SIGNED|3, ((attenuation.rssi245<0)? 0:attenuation.rssi245));
    2268:	2300      	movs	r3, #0
    226a:	e0c2      	b.n	23f2 <attnOp+0x1b6>
			drawAlert(40, 125, (attenuation.rssi27<80)? 1:0);
    226c:	4fab      	ldr	r7, [pc, #684]	; (251c <attnOp+0x2e0>)
    226e:	88fb      	ldrh	r3, [r7, #6]
    2270:	b21b      	sxth	r3, r3
    2272:	254f      	movs	r5, #79	; 0x4f
    2274:	0fda      	lsrs	r2, r3, #31
    2276:	2600      	movs	r6, #0
    2278:	429d      	cmp	r5, r3
    227a:	4172      	adcs	r2, r6
    227c:	b2d2      	uxtb	r2, r2
    227e:	217d      	movs	r1, #125	; 0x7d
    2280:	2028      	movs	r0, #40	; 0x28
    2282:	4ca7      	ldr	r4, [pc, #668]	; (2520 <attnOp+0x2e4>)
    2284:	47a0      	blx	r4
			drawAlert(40, 200, (attenuation.rssi169<80)? 1:0);
    2286:	883b      	ldrh	r3, [r7, #0]
    2288:	b21b      	sxth	r3, r3
    228a:	0fda      	lsrs	r2, r3, #31
    228c:	429d      	cmp	r5, r3
    228e:	4172      	adcs	r2, r6
    2290:	b2d2      	uxtb	r2, r2
    2292:	21c8      	movs	r1, #200	; 0xc8
    2294:	2028      	movs	r0, #40	; 0x28
    2296:	47a0      	blx	r4
			drawAlert(40, 275, (attenuation.rssi915<80)? 1:0);
    2298:	887b      	ldrh	r3, [r7, #2]
    229a:	b21b      	sxth	r3, r3
    229c:	0fda      	lsrs	r2, r3, #31
    229e:	429d      	cmp	r5, r3
    22a0:	4172      	adcs	r2, r6
    22a2:	b2d2      	uxtb	r2, r2
    22a4:	2114      	movs	r1, #20
    22a6:	31ff      	adds	r1, #255	; 0xff
    22a8:	2028      	movs	r0, #40	; 0x28
    22aa:	47a0      	blx	r4
			drawAlert(40, 350, (attenuation.rssi245<80)? 1:0);
    22ac:	88bb      	ldrh	r3, [r7, #4]
    22ae:	b21b      	sxth	r3, r3
    22b0:	0fda      	lsrs	r2, r3, #31
    22b2:	429d      	cmp	r5, r3
    22b4:	4172      	adcs	r2, r6
    22b6:	b2d2      	uxtb	r2, r2
    22b8:	21af      	movs	r1, #175	; 0xaf
    22ba:	0049      	lsls	r1, r1, #1
    22bc:	2028      	movs	r0, #40	; 0x28
    22be:	47a0      	blx	r4
    22c0:	e0ea      	b.n	2498 <attnOp+0x25c>
		}else if ((time.second-lastGood == 10 ||time.second - lastGood == -50) && trigger == 0)
    22c2:	4b95      	ldr	r3, [pc, #596]	; (2518 <attnOp+0x2dc>)
    22c4:	781b      	ldrb	r3, [r3, #0]
    22c6:	4652      	mov	r2, sl
    22c8:	1a9b      	subs	r3, r3, r2
    22ca:	2b0a      	cmp	r3, #10
    22cc:	d100      	bne.n	22d0 <attnOp+0x94>
    22ce:	e0fb      	b.n	24c8 <attnOp+0x28c>
    22d0:	3332      	adds	r3, #50	; 0x32
    22d2:	d100      	bne.n	22d6 <attnOp+0x9a>
    22d4:	e0f8      	b.n	24c8 <attnOp+0x28c>
		if (trigger == 1){
    22d6:	4643      	mov	r3, r8
    22d8:	2b01      	cmp	r3, #1
    22da:	d100      	bne.n	22de <attnOp+0xa2>
    22dc:	e0fb      	b.n	24d6 <attnOp+0x29a>
		if (time.minute%30 == 0 && time.minute != lastMin){
    22de:	4b8e      	ldr	r3, [pc, #568]	; (2518 <attnOp+0x2dc>)
    22e0:	785c      	ldrb	r4, [r3, #1]
    22e2:	211e      	movs	r1, #30
    22e4:	0020      	movs	r0, r4
    22e6:	4b8f      	ldr	r3, [pc, #572]	; (2524 <attnOp+0x2e8>)
    22e8:	4798      	blx	r3
    22ea:	b2c9      	uxtb	r1, r1
    22ec:	2900      	cmp	r1, #0
    22ee:	d103      	bne.n	22f8 <attnOp+0xbc>
    22f0:	9b03      	ldr	r3, [sp, #12]
    22f2:	42a3      	cmp	r3, r4
    22f4:	d000      	beq.n	22f8 <attnOp+0xbc>
			lastMin = time.minute;
    22f6:	9403      	str	r4, [sp, #12]
		Ft_Gpu_Hal_WrCmd32(phost,COLOR_RGB(255,255,255));
    22f8:	4b8b      	ldr	r3, [pc, #556]	; (2528 <attnOp+0x2ec>)
    22fa:	6818      	ldr	r0, [r3, #0]
    22fc:	498b      	ldr	r1, [pc, #556]	; (252c <attnOp+0x2f0>)
    22fe:	4b8c      	ldr	r3, [pc, #560]	; (2530 <attnOp+0x2f4>)
    2300:	4798      	blx	r3
		drawBack();
    2302:	4b8c      	ldr	r3, [pc, #560]	; (2534 <attnOp+0x2f8>)
    2304:	4798      	blx	r3
		drawTitle("Attenuation");
    2306:	488c      	ldr	r0, [pc, #560]	; (2538 <attnOp+0x2fc>)
    2308:	4b8c      	ldr	r3, [pc, #560]	; (253c <attnOp+0x300>)
    230a:	4798      	blx	r3
		disEnd();
    230c:	4b8c      	ldr	r3, [pc, #560]	; (2540 <attnOp+0x304>)
    230e:	4798      	blx	r3
	} while (tag != back);
    2310:	4b8c      	ldr	r3, [pc, #560]	; (2544 <attnOp+0x308>)
    2312:	781b      	ldrb	r3, [r3, #0]
    2314:	2b06      	cmp	r3, #6
    2316:	d100      	bne.n	231a <attnOp+0xde>
    2318:	e0f6      	b.n	2508 <attnOp+0x2cc>
		tag = 0;
    231a:	4e8a      	ldr	r6, [pc, #552]	; (2544 <attnOp+0x308>)
    231c:	2300      	movs	r3, #0
    231e:	7033      	strb	r3, [r6, #0]
		rtc_calendar_get_time(&rtc_instance, &time);
    2320:	497d      	ldr	r1, [pc, #500]	; (2518 <attnOp+0x2dc>)
    2322:	4889      	ldr	r0, [pc, #548]	; (2548 <attnOp+0x30c>)
    2324:	4b89      	ldr	r3, [pc, #548]	; (254c <attnOp+0x310>)
    2326:	4798      	blx	r3
		attenuation.rssi27  = receiver_data->rssi_values.MHz27RSSI;
    2328:	464b      	mov	r3, r9
    232a:	7a1b      	ldrb	r3, [r3, #8]
    232c:	4c7b      	ldr	r4, [pc, #492]	; (251c <attnOp+0x2e0>)
    232e:	80e3      	strh	r3, [r4, #6]
		attenuation.rssi169 = receiver_data->rssi_values.MHz169RSSI;	//10 offset added based on testing
    2330:	464b      	mov	r3, r9
    2332:	7a5b      	ldrb	r3, [r3, #9]
    2334:	8023      	strh	r3, [r4, #0]
		attenuation.rssi915 = receiver_data->rssi_values.MHz915RSSI;	// approved by Dr. Nguyen
    2336:	464b      	mov	r3, r9
    2338:	7a9b      	ldrb	r3, [r3, #10]
    233a:	8063      	strh	r3, [r4, #2]
		attenuation.rssi245 = receiver_data->rssi_values.GHz24RSSI;
    233c:	464b      	mov	r3, r9
    233e:	7adb      	ldrb	r3, [r3, #11]
    2340:	80a3      	strh	r3, [r4, #4]
		disStart();
    2342:	4b83      	ldr	r3, [pc, #524]	; (2550 <attnOp+0x314>)
    2344:	4798      	blx	r3
		tag = Ft_Gpu_Hal_Rd8(phost,REG_TOUCH_TAG);
    2346:	4d78      	ldr	r5, [pc, #480]	; (2528 <attnOp+0x2ec>)
    2348:	4982      	ldr	r1, [pc, #520]	; (2554 <attnOp+0x318>)
    234a:	6828      	ldr	r0, [r5, #0]
    234c:	4b82      	ldr	r3, [pc, #520]	; (2558 <attnOp+0x31c>)
    234e:	4798      	blx	r3
    2350:	7030      	strb	r0, [r6, #0]
		Ft_Gpu_CoCmd_Append(phost, attnStart, attnEnd);
    2352:	4b82      	ldr	r3, [pc, #520]	; (255c <attnOp+0x320>)
    2354:	681a      	ldr	r2, [r3, #0]
    2356:	4b82      	ldr	r3, [pc, #520]	; (2560 <attnOp+0x324>)
    2358:	6819      	ldr	r1, [r3, #0]
    235a:	6828      	ldr	r0, [r5, #0]
    235c:	4b81      	ldr	r3, [pc, #516]	; (2564 <attnOp+0x328>)
    235e:	4798      	blx	r3
		Ft_Gpu_CoCmd_Number(phost, 500, 125, 31, OPT_SIGNED|3, ((attenuation.rssi27<0)? 0:attenuation.rssi27));
    2360:	6828      	ldr	r0, [r5, #0]
    2362:	88e3      	ldrh	r3, [r4, #6]
    2364:	b21b      	sxth	r3, r3
    2366:	2b00      	cmp	r3, #0
    2368:	da00      	bge.n	236c <attnOp+0x130>
    236a:	e777      	b.n	225c <attnOp+0x20>
    236c:	4b6b      	ldr	r3, [pc, #428]	; (251c <attnOp+0x2e0>)
    236e:	88db      	ldrh	r3, [r3, #6]
    2370:	b21b      	sxth	r3, r3
    2372:	9301      	str	r3, [sp, #4]
    2374:	2304      	movs	r3, #4
    2376:	33ff      	adds	r3, #255	; 0xff
    2378:	9300      	str	r3, [sp, #0]
    237a:	3be4      	subs	r3, #228	; 0xe4
    237c:	227d      	movs	r2, #125	; 0x7d
    237e:	21fa      	movs	r1, #250	; 0xfa
    2380:	0049      	lsls	r1, r1, #1
    2382:	4c79      	ldr	r4, [pc, #484]	; (2568 <attnOp+0x32c>)
    2384:	47a0      	blx	r4
		Ft_Gpu_CoCmd_Number(phost, 500, 200, 31, OPT_SIGNED|3, ((attenuation.rssi169<0)? 0:attenuation.rssi169));
    2386:	4b68      	ldr	r3, [pc, #416]	; (2528 <attnOp+0x2ec>)
    2388:	6818      	ldr	r0, [r3, #0]
    238a:	4b64      	ldr	r3, [pc, #400]	; (251c <attnOp+0x2e0>)
    238c:	881b      	ldrh	r3, [r3, #0]
    238e:	b21b      	sxth	r3, r3
    2390:	2b00      	cmp	r3, #0
    2392:	da00      	bge.n	2396 <attnOp+0x15a>
    2394:	e764      	b.n	2260 <attnOp+0x24>
    2396:	4b61      	ldr	r3, [pc, #388]	; (251c <attnOp+0x2e0>)
    2398:	881b      	ldrh	r3, [r3, #0]
    239a:	b21b      	sxth	r3, r3
    239c:	9301      	str	r3, [sp, #4]
    239e:	2304      	movs	r3, #4
    23a0:	33ff      	adds	r3, #255	; 0xff
    23a2:	9300      	str	r3, [sp, #0]
    23a4:	3be4      	subs	r3, #228	; 0xe4
    23a6:	22c8      	movs	r2, #200	; 0xc8
    23a8:	21fa      	movs	r1, #250	; 0xfa
    23aa:	0049      	lsls	r1, r1, #1
    23ac:	4c6e      	ldr	r4, [pc, #440]	; (2568 <attnOp+0x32c>)
    23ae:	47a0      	blx	r4
		Ft_Gpu_CoCmd_Number(phost, 500, 275, 31, OPT_SIGNED|3, ((attenuation.rssi915<0)? 0:attenuation.rssi915));
    23b0:	4b5d      	ldr	r3, [pc, #372]	; (2528 <attnOp+0x2ec>)
    23b2:	6818      	ldr	r0, [r3, #0]
    23b4:	4b59      	ldr	r3, [pc, #356]	; (251c <attnOp+0x2e0>)
    23b6:	885b      	ldrh	r3, [r3, #2]
    23b8:	b21b      	sxth	r3, r3
    23ba:	2b00      	cmp	r3, #0
    23bc:	da00      	bge.n	23c0 <attnOp+0x184>
    23be:	e751      	b.n	2264 <attnOp+0x28>
    23c0:	4b56      	ldr	r3, [pc, #344]	; (251c <attnOp+0x2e0>)
    23c2:	885b      	ldrh	r3, [r3, #2]
    23c4:	b21b      	sxth	r3, r3
    23c6:	9301      	str	r3, [sp, #4]
    23c8:	2304      	movs	r3, #4
    23ca:	33ff      	adds	r3, #255	; 0xff
    23cc:	9300      	str	r3, [sp, #0]
    23ce:	3be4      	subs	r3, #228	; 0xe4
    23d0:	2214      	movs	r2, #20
    23d2:	32ff      	adds	r2, #255	; 0xff
    23d4:	21fa      	movs	r1, #250	; 0xfa
    23d6:	0049      	lsls	r1, r1, #1
    23d8:	4c63      	ldr	r4, [pc, #396]	; (2568 <attnOp+0x32c>)
    23da:	47a0      	blx	r4
		Ft_Gpu_CoCmd_Number(phost, 500, 350, 31, OPT_SIGNED|3, ((attenuation.rssi245<0)? 0:attenuation.rssi245));
    23dc:	4b52      	ldr	r3, [pc, #328]	; (2528 <attnOp+0x2ec>)
    23de:	6818      	ldr	r0, [r3, #0]
    23e0:	4b4e      	ldr	r3, [pc, #312]	; (251c <attnOp+0x2e0>)
    23e2:	889b      	ldrh	r3, [r3, #4]
    23e4:	b21b      	sxth	r3, r3
    23e6:	2b00      	cmp	r3, #0
    23e8:	da00      	bge.n	23ec <attnOp+0x1b0>
    23ea:	e73d      	b.n	2268 <attnOp+0x2c>
    23ec:	4b4b      	ldr	r3, [pc, #300]	; (251c <attnOp+0x2e0>)
    23ee:	889b      	ldrh	r3, [r3, #4]
    23f0:	b21b      	sxth	r3, r3
    23f2:	9301      	str	r3, [sp, #4]
    23f4:	2404      	movs	r4, #4
    23f6:	34ff      	adds	r4, #255	; 0xff
    23f8:	9400      	str	r4, [sp, #0]
    23fa:	231f      	movs	r3, #31
    23fc:	22af      	movs	r2, #175	; 0xaf
    23fe:	0052      	lsls	r2, r2, #1
    2400:	21fa      	movs	r1, #250	; 0xfa
    2402:	0049      	lsls	r1, r1, #1
    2404:	4d58      	ldr	r5, [pc, #352]	; (2568 <attnOp+0x32c>)
    2406:	47a8      	blx	r5
		Ft_Gpu_CoCmd_Text(phost, 250, 125, 31, OPT_SIGNED|3, "27MHz");
    2408:	4f47      	ldr	r7, [pc, #284]	; (2528 <attnOp+0x2ec>)
    240a:	6838      	ldr	r0, [r7, #0]
    240c:	4b57      	ldr	r3, [pc, #348]	; (256c <attnOp+0x330>)
    240e:	9301      	str	r3, [sp, #4]
    2410:	9400      	str	r4, [sp, #0]
    2412:	231f      	movs	r3, #31
    2414:	227d      	movs	r2, #125	; 0x7d
    2416:	21fa      	movs	r1, #250	; 0xfa
    2418:	4e55      	ldr	r6, [pc, #340]	; (2570 <attnOp+0x334>)
    241a:	47b0      	blx	r6
		Ft_Gpu_CoCmd_Text(phost, 250, 200, 31, OPT_SIGNED|3, "169MHz");
    241c:	6838      	ldr	r0, [r7, #0]
    241e:	4b55      	ldr	r3, [pc, #340]	; (2574 <attnOp+0x338>)
    2420:	9301      	str	r3, [sp, #4]
    2422:	9400      	str	r4, [sp, #0]
    2424:	231f      	movs	r3, #31
    2426:	22c8      	movs	r2, #200	; 0xc8
    2428:	21fa      	movs	r1, #250	; 0xfa
    242a:	47b0      	blx	r6
		Ft_Gpu_CoCmd_Text(phost, 250, 275, 31, OPT_SIGNED|3, "915MHz");
    242c:	6838      	ldr	r0, [r7, #0]
    242e:	4b52      	ldr	r3, [pc, #328]	; (2578 <attnOp+0x33c>)
    2430:	9301      	str	r3, [sp, #4]
    2432:	9400      	str	r4, [sp, #0]
    2434:	231f      	movs	r3, #31
    2436:	2214      	movs	r2, #20
    2438:	32ff      	adds	r2, #255	; 0xff
    243a:	21fa      	movs	r1, #250	; 0xfa
    243c:	47b0      	blx	r6
		Ft_Gpu_CoCmd_Text(phost, 250, 350, 31, OPT_SIGNED|3, "2.4GHz");
    243e:	6838      	ldr	r0, [r7, #0]
    2440:	4b4e      	ldr	r3, [pc, #312]	; (257c <attnOp+0x340>)
    2442:	9301      	str	r3, [sp, #4]
    2444:	9400      	str	r4, [sp, #0]
    2446:	231f      	movs	r3, #31
    2448:	22af      	movs	r2, #175	; 0xaf
    244a:	0052      	lsls	r2, r2, #1
    244c:	21fa      	movs	r1, #250	; 0xfa
    244e:	47b0      	blx	r6
		Ft_Gpu_CoCmd_Text(phost, 650, 125, 31, OPT_SIGNED|3, "dB");
    2450:	6838      	ldr	r0, [r7, #0]
    2452:	4d4b      	ldr	r5, [pc, #300]	; (2580 <attnOp+0x344>)
    2454:	9501      	str	r5, [sp, #4]
    2456:	9400      	str	r4, [sp, #0]
    2458:	231f      	movs	r3, #31
    245a:	227d      	movs	r2, #125	; 0x7d
    245c:	4949      	ldr	r1, [pc, #292]	; (2584 <attnOp+0x348>)
    245e:	47b0      	blx	r6
		Ft_Gpu_CoCmd_Text(phost, 650, 200, 31, OPT_SIGNED|3, "dB");
    2460:	6838      	ldr	r0, [r7, #0]
    2462:	9501      	str	r5, [sp, #4]
    2464:	9400      	str	r4, [sp, #0]
    2466:	231f      	movs	r3, #31
    2468:	22c8      	movs	r2, #200	; 0xc8
    246a:	4946      	ldr	r1, [pc, #280]	; (2584 <attnOp+0x348>)
    246c:	47b0      	blx	r6
		Ft_Gpu_CoCmd_Text(phost, 650, 275, 31, OPT_SIGNED|3, "dB");
    246e:	6838      	ldr	r0, [r7, #0]
    2470:	9501      	str	r5, [sp, #4]
    2472:	9400      	str	r4, [sp, #0]
    2474:	231f      	movs	r3, #31
    2476:	2214      	movs	r2, #20
    2478:	32ff      	adds	r2, #255	; 0xff
    247a:	4942      	ldr	r1, [pc, #264]	; (2584 <attnOp+0x348>)
    247c:	47b0      	blx	r6
		Ft_Gpu_CoCmd_Text(phost, 650, 350, 31, OPT_SIGNED|3, "dB");
    247e:	6838      	ldr	r0, [r7, #0]
    2480:	9501      	str	r5, [sp, #4]
    2482:	9400      	str	r4, [sp, #0]
    2484:	231f      	movs	r3, #31
    2486:	22af      	movs	r2, #175	; 0xaf
    2488:	0052      	lsls	r2, r2, #1
    248a:	493e      	ldr	r1, [pc, #248]	; (2584 <attnOp+0x348>)
    248c:	47b0      	blx	r6
		if (alert == 1){
    248e:	4b3e      	ldr	r3, [pc, #248]	; (2588 <attnOp+0x34c>)
    2490:	781b      	ldrb	r3, [r3, #0]
    2492:	2b01      	cmp	r3, #1
    2494:	d100      	bne.n	2498 <attnOp+0x25c>
    2496:	e6e9      	b.n	226c <attnOp+0x30>
		if (attenuation.rssi169>80 && attenuation.rssi915>80 && attenuation.rssi245>80){
    2498:	4b20      	ldr	r3, [pc, #128]	; (251c <attnOp+0x2e0>)
    249a:	881b      	ldrh	r3, [r3, #0]
    249c:	b21b      	sxth	r3, r3
    249e:	2b50      	cmp	r3, #80	; 0x50
    24a0:	dc00      	bgt.n	24a4 <attnOp+0x268>
    24a2:	e70e      	b.n	22c2 <attnOp+0x86>
    24a4:	4b1d      	ldr	r3, [pc, #116]	; (251c <attnOp+0x2e0>)
    24a6:	885b      	ldrh	r3, [r3, #2]
    24a8:	b21b      	sxth	r3, r3
    24aa:	2b50      	cmp	r3, #80	; 0x50
    24ac:	dc00      	bgt.n	24b0 <attnOp+0x274>
    24ae:	e708      	b.n	22c2 <attnOp+0x86>
    24b0:	4b1a      	ldr	r3, [pc, #104]	; (251c <attnOp+0x2e0>)
    24b2:	889b      	ldrh	r3, [r3, #4]
    24b4:	b21b      	sxth	r3, r3
    24b6:	2b50      	cmp	r3, #80	; 0x50
    24b8:	dc00      	bgt.n	24bc <attnOp+0x280>
    24ba:	e702      	b.n	22c2 <attnOp+0x86>
			lastGood = time.second;
    24bc:	4b16      	ldr	r3, [pc, #88]	; (2518 <attnOp+0x2dc>)
    24be:	781b      	ldrb	r3, [r3, #0]
    24c0:	469a      	mov	sl, r3
			trigger = 0;
    24c2:	2300      	movs	r3, #0
    24c4:	4698      	mov	r8, r3
    24c6:	e706      	b.n	22d6 <attnOp+0x9a>
		}else if ((time.second-lastGood == 10 ||time.second - lastGood == -50) && trigger == 0)
    24c8:	4643      	mov	r3, r8
    24ca:	2b00      	cmp	r3, #0
    24cc:	d000      	beq.n	24d0 <attnOp+0x294>
    24ce:	e702      	b.n	22d6 <attnOp+0x9a>
		trigger = 1;
    24d0:	3301      	adds	r3, #1
    24d2:	4698      	mov	r8, r3
    24d4:	e6ff      	b.n	22d6 <attnOp+0x9a>
			if (time.second%5 == 0 && time.second != lastSec && sound==1){
    24d6:	4b10      	ldr	r3, [pc, #64]	; (2518 <attnOp+0x2dc>)
    24d8:	781c      	ldrb	r4, [r3, #0]
    24da:	2105      	movs	r1, #5
    24dc:	0020      	movs	r0, r4
    24de:	4b11      	ldr	r3, [pc, #68]	; (2524 <attnOp+0x2e8>)
    24e0:	4798      	blx	r3
    24e2:	b2c9      	uxtb	r1, r1
    24e4:	2900      	cmp	r1, #0
    24e6:	d000      	beq.n	24ea <attnOp+0x2ae>
    24e8:	e6f9      	b.n	22de <attnOp+0xa2>
    24ea:	465b      	mov	r3, fp
    24ec:	42a3      	cmp	r3, r4
    24ee:	d100      	bne.n	24f2 <attnOp+0x2b6>
    24f0:	e6f5      	b.n	22de <attnOp+0xa2>
    24f2:	4b26      	ldr	r3, [pc, #152]	; (258c <attnOp+0x350>)
    24f4:	781b      	ldrb	r3, [r3, #0]
    24f6:	2b01      	cmp	r3, #1
    24f8:	d000      	beq.n	24fc <attnOp+0x2c0>
    24fa:	e6f0      	b.n	22de <attnOp+0xa2>
				play();
    24fc:	4b24      	ldr	r3, [pc, #144]	; (2590 <attnOp+0x354>)
    24fe:	4798      	blx	r3
				lastSec = time.second;
    2500:	4b05      	ldr	r3, [pc, #20]	; (2518 <attnOp+0x2dc>)
    2502:	781b      	ldrb	r3, [r3, #0]
    2504:	469b      	mov	fp, r3
    2506:	e6ea      	b.n	22de <attnOp+0xa2>
}// end attnOp
    2508:	b005      	add	sp, #20
    250a:	bc3c      	pop	{r2, r3, r4, r5}
    250c:	4690      	mov	r8, r2
    250e:	4699      	mov	r9, r3
    2510:	46a2      	mov	sl, r4
    2512:	46ab      	mov	fp, r5
    2514:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2516:	46c0      	nop			; (mov r8, r8)
    2518:	200007c4 	.word	0x200007c4
    251c:	20000138 	.word	0x20000138
    2520:	00002131 	.word	0x00002131
    2524:	00004f4d 	.word	0x00004f4d
    2528:	200007cc 	.word	0x200007cc
    252c:	04ffffff 	.word	0x04ffffff
    2530:	00001d75 	.word	0x00001d75
    2534:	00001f5d 	.word	0x00001f5d
    2538:	000058b4 	.word	0x000058b4
    253c:	00001edd 	.word	0x00001edd
    2540:	00002211 	.word	0x00002211
    2544:	20000159 	.word	0x20000159
    2548:	200004ac 	.word	0x200004ac
    254c:	00000555 	.word	0x00000555
    2550:	000021e5 	.word	0x000021e5
    2554:	0030212c 	.word	0x0030212c
    2558:	00001c05 	.word	0x00001c05
    255c:	20000140 	.word	0x20000140
    2560:	20000144 	.word	0x20000144
    2564:	00001929 	.word	0x00001929
    2568:	000017b5 	.word	0x000017b5
    256c:	00005890 	.word	0x00005890
    2570:	00001731 	.word	0x00001731
    2574:	00005898 	.word	0x00005898
    2578:	000058a0 	.word	0x000058a0
    257c:	000058a8 	.word	0x000058a8
    2580:	000058b0 	.word	0x000058b0
    2584:	0000028a 	.word	0x0000028a
    2588:	20000008 	.word	0x20000008
    258c:	20000158 	.word	0x20000158
    2590:	00001e85 	.word	0x00001e85

00002594 <historyOp>:
void historyOp(){
    2594:	b5f0      	push	{r4, r5, r6, r7, lr}
    2596:	46de      	mov	lr, fp
    2598:	4657      	mov	r7, sl
    259a:	464e      	mov	r6, r9
    259c:	4645      	mov	r5, r8
    259e:	b5e0      	push	{r5, r6, r7, lr}
    25a0:	b0af      	sub	sp, #188	; 0xbc
    25a2:	e05a      	b.n	265a <historyOp+0xc6>
			snprintf(buff, 128, "%02d. %02d:%02d:%02d   %02d/%02d/%04d                 %03d                       %03d                      %03d", \
    25a4:	1c5a      	adds	r2, r3, #1
    25a6:	920b      	str	r2, [sp, #44]	; 0x2c
					i+1, history[i][0], history[i][1], history[i][2], history[i][3], history[i][4], \
    25a8:	4e3a      	ldr	r6, [pc, #232]	; (2694 <historyOp+0x100>)
    25aa:	009a      	lsls	r2, r3, #2
    25ac:	18d0      	adds	r0, r2, r3
    25ae:	0081      	lsls	r1, r0, #2
    25b0:	5f8d      	ldrsh	r5, [r1, r6]
    25b2:	0081      	lsls	r1, r0, #2
    25b4:	1871      	adds	r1, r6, r1
    25b6:	2702      	movs	r7, #2
    25b8:	5fc8      	ldrsh	r0, [r1, r7]
    25ba:	900c      	str	r0, [sp, #48]	; 0x30
    25bc:	2704      	movs	r7, #4
    25be:	5fc8      	ldrsh	r0, [r1, r7]
    25c0:	2706      	movs	r7, #6
    25c2:	5fcc      	ldrsh	r4, [r1, r7]
    25c4:	940d      	str	r4, [sp, #52]	; 0x34
    25c6:	2408      	movs	r4, #8
    25c8:	5f0f      	ldrsh	r7, [r1, r4]
    25ca:	46bc      	mov	ip, r7
					history[i][5], history[i][6], history[i][7], history[i][8], history[i][9]);
    25cc:	240a      	movs	r4, #10
    25ce:	5f0f      	ldrsh	r7, [r1, r4]
    25d0:	46b8      	mov	r8, r7
    25d2:	240c      	movs	r4, #12
    25d4:	5f0f      	ldrsh	r7, [r1, r4]
    25d6:	46b9      	mov	r9, r7
    25d8:	240e      	movs	r4, #14
    25da:	5f0f      	ldrsh	r7, [r1, r4]
    25dc:	2410      	movs	r4, #16
    25de:	5f09      	ldrsh	r1, [r1, r4]
    25e0:	468b      	mov	fp, r1
    25e2:	18d3      	adds	r3, r2, r3
    25e4:	009a      	lsls	r2, r3, #2
    25e6:	18b6      	adds	r6, r6, r2
    25e8:	2112      	movs	r1, #18
    25ea:	5e73      	ldrsh	r3, [r6, r1]
			snprintf(buff, 128, "%02d. %02d:%02d:%02d   %02d/%02d/%04d                 %03d                       %03d                      %03d", \
    25ec:	ae0e      	add	r6, sp, #56	; 0x38
    25ee:	9309      	str	r3, [sp, #36]	; 0x24
    25f0:	465b      	mov	r3, fp
    25f2:	9308      	str	r3, [sp, #32]
    25f4:	9707      	str	r7, [sp, #28]
    25f6:	464b      	mov	r3, r9
    25f8:	9306      	str	r3, [sp, #24]
    25fa:	4643      	mov	r3, r8
    25fc:	9305      	str	r3, [sp, #20]
    25fe:	4663      	mov	r3, ip
    2600:	9304      	str	r3, [sp, #16]
    2602:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2604:	9303      	str	r3, [sp, #12]
    2606:	9002      	str	r0, [sp, #8]
    2608:	980c      	ldr	r0, [sp, #48]	; 0x30
    260a:	9001      	str	r0, [sp, #4]
    260c:	9500      	str	r5, [sp, #0]
    260e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    2610:	002b      	movs	r3, r5
    2612:	4a21      	ldr	r2, [pc, #132]	; (2698 <historyOp+0x104>)
    2614:	2180      	movs	r1, #128	; 0x80
    2616:	0030      	movs	r0, r6
    2618:	4f20      	ldr	r7, [pc, #128]	; (269c <historyOp+0x108>)
    261a:	47b8      	blx	r7
			Ft_Gpu_CoCmd_Text(phost, 50, y, 28, 0,buff);
    261c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    261e:	b222      	sxth	r2, r4
    2620:	4b1f      	ldr	r3, [pc, #124]	; (26a0 <historyOp+0x10c>)
    2622:	6818      	ldr	r0, [r3, #0]
    2624:	9601      	str	r6, [sp, #4]
    2626:	2300      	movs	r3, #0
    2628:	9300      	str	r3, [sp, #0]
    262a:	331c      	adds	r3, #28
    262c:	2132      	movs	r1, #50	; 0x32
    262e:	4e1d      	ldr	r6, [pc, #116]	; (26a4 <historyOp+0x110>)
    2630:	47b0      	blx	r6
			y = y + 30;
    2632:	0023      	movs	r3, r4
    2634:	331e      	adds	r3, #30
    2636:	930a      	str	r3, [sp, #40]	; 0x28
		for(i = 0; i < 10; i++){
    2638:	002b      	movs	r3, r5
    263a:	2b09      	cmp	r3, #9
    263c:	ddb2      	ble.n	25a4 <historyOp+0x10>
		drawBack();
    263e:	4b1a      	ldr	r3, [pc, #104]	; (26a8 <historyOp+0x114>)
    2640:	4798      	blx	r3
		drawTitle("History");
    2642:	481a      	ldr	r0, [pc, #104]	; (26ac <historyOp+0x118>)
    2644:	4b1a      	ldr	r3, [pc, #104]	; (26b0 <historyOp+0x11c>)
    2646:	4798      	blx	r3
		disEnd();
    2648:	4b1a      	ldr	r3, [pc, #104]	; (26b4 <historyOp+0x120>)
    264a:	4798      	blx	r3
		delay_ms(50);
    264c:	2032      	movs	r0, #50	; 0x32
    264e:	4b1a      	ldr	r3, [pc, #104]	; (26b8 <historyOp+0x124>)
    2650:	4798      	blx	r3
	} while (tag != back);
    2652:	4b1a      	ldr	r3, [pc, #104]	; (26bc <historyOp+0x128>)
    2654:	781b      	ldrb	r3, [r3, #0]
    2656:	2b06      	cmp	r3, #6
    2658:	d015      	beq.n	2686 <historyOp+0xf2>
		tag = 0;
    265a:	4d18      	ldr	r5, [pc, #96]	; (26bc <historyOp+0x128>)
    265c:	2300      	movs	r3, #0
    265e:	702b      	strb	r3, [r5, #0]
		disStart();
    2660:	4b17      	ldr	r3, [pc, #92]	; (26c0 <historyOp+0x12c>)
    2662:	4798      	blx	r3
		tag = Ft_Gpu_Hal_Rd8(phost,REG_TOUCH_TAG);
    2664:	4c0e      	ldr	r4, [pc, #56]	; (26a0 <historyOp+0x10c>)
    2666:	4917      	ldr	r1, [pc, #92]	; (26c4 <historyOp+0x130>)
    2668:	6820      	ldr	r0, [r4, #0]
    266a:	4b17      	ldr	r3, [pc, #92]	; (26c8 <historyOp+0x134>)
    266c:	4798      	blx	r3
    266e:	7028      	strb	r0, [r5, #0]
		Ft_Gpu_CoCmd_Append(phost, histStart, histEnd);
    2670:	4b16      	ldr	r3, [pc, #88]	; (26cc <historyOp+0x138>)
    2672:	681a      	ldr	r2, [r3, #0]
    2674:	4b16      	ldr	r3, [pc, #88]	; (26d0 <historyOp+0x13c>)
    2676:	6819      	ldr	r1, [r3, #0]
    2678:	6820      	ldr	r0, [r4, #0]
    267a:	4b16      	ldr	r3, [pc, #88]	; (26d4 <historyOp+0x140>)
    267c:	4798      	blx	r3
		y = 125;
    267e:	247d      	movs	r4, #125	; 0x7d
		for(i = 0; i < 10; i++){
    2680:	2300      	movs	r3, #0
    2682:	940a      	str	r4, [sp, #40]	; 0x28
    2684:	e7d9      	b.n	263a <historyOp+0xa6>
}//end histOp
    2686:	b02f      	add	sp, #188	; 0xbc
    2688:	bc3c      	pop	{r2, r3, r4, r5}
    268a:	4690      	mov	r8, r2
    268c:	4699      	mov	r9, r3
    268e:	46a2      	mov	sl, r4
    2690:	46ab      	mov	fp, r5
    2692:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2694:	200006fc 	.word	0x200006fc
    2698:	00005900 	.word	0x00005900
    269c:	00005019 	.word	0x00005019
    26a0:	200007cc 	.word	0x200007cc
    26a4:	00001731 	.word	0x00001731
    26a8:	00001f5d 	.word	0x00001f5d
    26ac:	00005970 	.word	0x00005970
    26b0:	00001edd 	.word	0x00001edd
    26b4:	00002211 	.word	0x00002211
    26b8:	00000151 	.word	0x00000151
    26bc:	20000159 	.word	0x20000159
    26c0:	000021e5 	.word	0x000021e5
    26c4:	0030212c 	.word	0x0030212c
    26c8:	00001c05 	.word	0x00001c05
    26cc:	20000148 	.word	0x20000148
    26d0:	2000014c 	.word	0x2000014c
    26d4:	00001929 	.word	0x00001929

000026d8 <rssiOp>:
void rssiOp(){
    26d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    26da:	46de      	mov	lr, fp
    26dc:	b500      	push	{lr}
    26de:	b082      	sub	sp, #8
	tag = 0;
    26e0:	4e48      	ldr	r6, [pc, #288]	; (2804 <rssiOp+0x12c>)
    26e2:	2300      	movs	r3, #0
    26e4:	7033      	strb	r3, [r6, #0]
		disStart();
    26e6:	4b48      	ldr	r3, [pc, #288]	; (2808 <rssiOp+0x130>)
    26e8:	4798      	blx	r3
		tag = Ft_Gpu_Hal_Rd8(phost,REG_TOUCH_TAG);
    26ea:	4c48      	ldr	r4, [pc, #288]	; (280c <rssiOp+0x134>)
    26ec:	4948      	ldr	r1, [pc, #288]	; (2810 <rssiOp+0x138>)
    26ee:	6820      	ldr	r0, [r4, #0]
    26f0:	4b48      	ldr	r3, [pc, #288]	; (2814 <rssiOp+0x13c>)
    26f2:	4798      	blx	r3
    26f4:	7030      	strb	r0, [r6, #0]
		Ft_Gpu_CoCmd_Append(phost, rssiStart, rssiEnd);
    26f6:	4b48      	ldr	r3, [pc, #288]	; (2818 <rssiOp+0x140>)
    26f8:	681a      	ldr	r2, [r3, #0]
    26fa:	4b48      	ldr	r3, [pc, #288]	; (281c <rssiOp+0x144>)
    26fc:	6819      	ldr	r1, [r3, #0]
    26fe:	6820      	ldr	r0, [r4, #0]
    2700:	4b47      	ldr	r3, [pc, #284]	; (2820 <rssiOp+0x148>)
    2702:	4798      	blx	r3
		Ft_Gpu_CoCmd_Number(phost, 650, 125, 31, OPT_SIGNED|OPT_CENTER|3, 11);
    2704:	6820      	ldr	r0, [r4, #0]
    2706:	230b      	movs	r3, #11
    2708:	9301      	str	r3, [sp, #4]
    270a:	4d46      	ldr	r5, [pc, #280]	; (2824 <rssiOp+0x14c>)
    270c:	9500      	str	r5, [sp, #0]
    270e:	3314      	adds	r3, #20
    2710:	227d      	movs	r2, #125	; 0x7d
    2712:	4945      	ldr	r1, [pc, #276]	; (2828 <rssiOp+0x150>)
    2714:	4f45      	ldr	r7, [pc, #276]	; (282c <rssiOp+0x154>)
    2716:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Number(phost, 650, 200, 31, OPT_SIGNED|OPT_CENTER|3, 10);
    2718:	6820      	ldr	r0, [r4, #0]
    271a:	230a      	movs	r3, #10
    271c:	9301      	str	r3, [sp, #4]
    271e:	9500      	str	r5, [sp, #0]
    2720:	3315      	adds	r3, #21
    2722:	22c8      	movs	r2, #200	; 0xc8
    2724:	4940      	ldr	r1, [pc, #256]	; (2828 <rssiOp+0x150>)
    2726:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Number(phost, 650, 275, 31, OPT_SIGNED|OPT_CENTER|3, 23);
    2728:	6820      	ldr	r0, [r4, #0]
    272a:	2317      	movs	r3, #23
    272c:	9301      	str	r3, [sp, #4]
    272e:	9500      	str	r5, [sp, #0]
    2730:	3308      	adds	r3, #8
    2732:	2214      	movs	r2, #20
    2734:	32ff      	adds	r2, #255	; 0xff
    2736:	493c      	ldr	r1, [pc, #240]	; (2828 <rssiOp+0x150>)
    2738:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Number(phost, 650, 350, 31, OPT_SIGNED|OPT_CENTER|3, 14);
    273a:	6820      	ldr	r0, [r4, #0]
    273c:	230e      	movs	r3, #14
    273e:	9301      	str	r3, [sp, #4]
    2740:	9500      	str	r5, [sp, #0]
    2742:	3311      	adds	r3, #17
    2744:	22af      	movs	r2, #175	; 0xaf
    2746:	0052      	lsls	r2, r2, #1
    2748:	4937      	ldr	r1, [pc, #220]	; (2828 <rssiOp+0x150>)
    274a:	47b8      	blx	r7
	  	Ft_Gpu_CoCmd_Text(phost, 400, 125, 31, OPT_SIGNED|3, "27MHz");
    274c:	6820      	ldr	r0, [r4, #0]
    274e:	4b38      	ldr	r3, [pc, #224]	; (2830 <rssiOp+0x158>)
    2750:	9301      	str	r3, [sp, #4]
    2752:	2504      	movs	r5, #4
    2754:	35ff      	adds	r5, #255	; 0xff
    2756:	9500      	str	r5, [sp, #0]
    2758:	231f      	movs	r3, #31
    275a:	227d      	movs	r2, #125	; 0x7d
    275c:	21c8      	movs	r1, #200	; 0xc8
    275e:	0049      	lsls	r1, r1, #1
    2760:	4f34      	ldr	r7, [pc, #208]	; (2834 <rssiOp+0x15c>)
    2762:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Text(phost, 400, 200, 31, OPT_SIGNED|3, "169MHz");
    2764:	6820      	ldr	r0, [r4, #0]
    2766:	4b34      	ldr	r3, [pc, #208]	; (2838 <rssiOp+0x160>)
    2768:	9301      	str	r3, [sp, #4]
    276a:	9500      	str	r5, [sp, #0]
    276c:	231f      	movs	r3, #31
    276e:	22c8      	movs	r2, #200	; 0xc8
    2770:	21c8      	movs	r1, #200	; 0xc8
    2772:	0049      	lsls	r1, r1, #1
    2774:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Text(phost, 400, 275, 31, OPT_SIGNED|3, "915MHz");
    2776:	6820      	ldr	r0, [r4, #0]
    2778:	4b30      	ldr	r3, [pc, #192]	; (283c <rssiOp+0x164>)
    277a:	9301      	str	r3, [sp, #4]
    277c:	9500      	str	r5, [sp, #0]
    277e:	231f      	movs	r3, #31
    2780:	2214      	movs	r2, #20
    2782:	32ff      	adds	r2, #255	; 0xff
    2784:	21c8      	movs	r1, #200	; 0xc8
    2786:	0049      	lsls	r1, r1, #1
    2788:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Text(phost, 400, 350, 31, OPT_SIGNED|3, "2.4GHz");
    278a:	6820      	ldr	r0, [r4, #0]
    278c:	4b2c      	ldr	r3, [pc, #176]	; (2840 <rssiOp+0x168>)
    278e:	9301      	str	r3, [sp, #4]
    2790:	9500      	str	r5, [sp, #0]
    2792:	231f      	movs	r3, #31
    2794:	22af      	movs	r2, #175	; 0xaf
    2796:	0052      	lsls	r2, r2, #1
    2798:	21c8      	movs	r1, #200	; 0xc8
    279a:	0049      	lsls	r1, r1, #1
    279c:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Text(phost, 750, 125, 31, OPT_SIGNED|3, "dB");
    279e:	6820      	ldr	r0, [r4, #0]
    27a0:	4b28      	ldr	r3, [pc, #160]	; (2844 <rssiOp+0x16c>)
    27a2:	469b      	mov	fp, r3
    27a4:	9301      	str	r3, [sp, #4]
    27a6:	9500      	str	r5, [sp, #0]
    27a8:	231f      	movs	r3, #31
    27aa:	227d      	movs	r2, #125	; 0x7d
    27ac:	4926      	ldr	r1, [pc, #152]	; (2848 <rssiOp+0x170>)
    27ae:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Text(phost, 750, 200, 31, OPT_SIGNED|3, "dB");
    27b0:	6820      	ldr	r0, [r4, #0]
    27b2:	465b      	mov	r3, fp
    27b4:	9301      	str	r3, [sp, #4]
    27b6:	9500      	str	r5, [sp, #0]
    27b8:	231f      	movs	r3, #31
    27ba:	22c8      	movs	r2, #200	; 0xc8
    27bc:	4922      	ldr	r1, [pc, #136]	; (2848 <rssiOp+0x170>)
    27be:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Text(phost, 750, 275, 31, OPT_SIGNED|3, "dB");
    27c0:	6820      	ldr	r0, [r4, #0]
    27c2:	465b      	mov	r3, fp
    27c4:	9301      	str	r3, [sp, #4]
    27c6:	9500      	str	r5, [sp, #0]
    27c8:	231f      	movs	r3, #31
    27ca:	2214      	movs	r2, #20
    27cc:	32ff      	adds	r2, #255	; 0xff
    27ce:	491e      	ldr	r1, [pc, #120]	; (2848 <rssiOp+0x170>)
    27d0:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Text(phost, 750, 350, 31, OPT_SIGNED|3, "dB");
    27d2:	6820      	ldr	r0, [r4, #0]
    27d4:	465b      	mov	r3, fp
    27d6:	9301      	str	r3, [sp, #4]
    27d8:	9500      	str	r5, [sp, #0]
    27da:	231f      	movs	r3, #31
    27dc:	22af      	movs	r2, #175	; 0xaf
    27de:	0052      	lsls	r2, r2, #1
    27e0:	4919      	ldr	r1, [pc, #100]	; (2848 <rssiOp+0x170>)
    27e2:	47b8      	blx	r7
		drawBack();
    27e4:	4b19      	ldr	r3, [pc, #100]	; (284c <rssiOp+0x174>)
    27e6:	4798      	blx	r3
		drawTitle("RSSI [interior]");
    27e8:	4819      	ldr	r0, [pc, #100]	; (2850 <rssiOp+0x178>)
    27ea:	4b1a      	ldr	r3, [pc, #104]	; (2854 <rssiOp+0x17c>)
    27ec:	4798      	blx	r3
		disEnd();
    27ee:	4b1a      	ldr	r3, [pc, #104]	; (2858 <rssiOp+0x180>)
    27f0:	4798      	blx	r3
	} while (tag != back);
    27f2:	7833      	ldrb	r3, [r6, #0]
    27f4:	2b06      	cmp	r3, #6
    27f6:	d000      	beq.n	27fa <rssiOp+0x122>
    27f8:	e772      	b.n	26e0 <rssiOp+0x8>
}//end rssiOp
    27fa:	b002      	add	sp, #8
    27fc:	bc04      	pop	{r2}
    27fe:	4693      	mov	fp, r2
    2800:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2802:	46c0      	nop			; (mov r8, r8)
    2804:	20000159 	.word	0x20000159
    2808:	000021e5 	.word	0x000021e5
    280c:	200007cc 	.word	0x200007cc
    2810:	0030212c 	.word	0x0030212c
    2814:	00001c05 	.word	0x00001c05
    2818:	20000150 	.word	0x20000150
    281c:	20000154 	.word	0x20000154
    2820:	00001929 	.word	0x00001929
    2824:	00000703 	.word	0x00000703
    2828:	0000028a 	.word	0x0000028a
    282c:	000017b5 	.word	0x000017b5
    2830:	00005890 	.word	0x00005890
    2834:	00001731 	.word	0x00001731
    2838:	00005898 	.word	0x00005898
    283c:	000058a0 	.word	0x000058a0
    2840:	000058a8 	.word	0x000058a8
    2844:	000058b0 	.word	0x000058b0
    2848:	000002ee 	.word	0x000002ee
    284c:	00001f5d 	.word	0x00001f5d
    2850:	00005998 	.word	0x00005998
    2854:	00001edd 	.word	0x00001edd
    2858:	00002211 	.word	0x00002211

0000285c <calScreen>:
void calScreen(){
    285c:	b530      	push	{r4, r5, lr}
    285e:	b083      	sub	sp, #12
	disStart();
    2860:	4b0c      	ldr	r3, [pc, #48]	; (2894 <calScreen+0x38>)
    2862:	4798      	blx	r3
	Ft_Gpu_CoCmd_Text(phost,disWid/2,disHei/2,30,OPT_CENTER,"Please tap on the dot");
    2864:	4c0c      	ldr	r4, [pc, #48]	; (2898 <calScreen+0x3c>)
    2866:	6820      	ldr	r0, [r4, #0]
    2868:	4b0c      	ldr	r3, [pc, #48]	; (289c <calScreen+0x40>)
    286a:	9301      	str	r3, [sp, #4]
    286c:	23c0      	movs	r3, #192	; 0xc0
    286e:	00db      	lsls	r3, r3, #3
    2870:	9300      	str	r3, [sp, #0]
    2872:	231e      	movs	r3, #30
    2874:	22f0      	movs	r2, #240	; 0xf0
    2876:	21c8      	movs	r1, #200	; 0xc8
    2878:	0049      	lsls	r1, r1, #1
    287a:	4d09      	ldr	r5, [pc, #36]	; (28a0 <calScreen+0x44>)
    287c:	47a8      	blx	r5
	Ft_Gpu_CoCmd_Calibrate(phost,0);
    287e:	6820      	ldr	r0, [r4, #0]
    2880:	2100      	movs	r1, #0
    2882:	4b08      	ldr	r3, [pc, #32]	; (28a4 <calScreen+0x48>)
    2884:	4798      	blx	r3
	disEnd();
    2886:	4b08      	ldr	r3, [pc, #32]	; (28a8 <calScreen+0x4c>)
    2888:	4798      	blx	r3
	delay_ms(100);
    288a:	2064      	movs	r0, #100	; 0x64
    288c:	4b07      	ldr	r3, [pc, #28]	; (28ac <calScreen+0x50>)
    288e:	4798      	blx	r3
}//end calScreen
    2890:	b003      	add	sp, #12
    2892:	bd30      	pop	{r4, r5, pc}
    2894:	000021e5 	.word	0x000021e5
    2898:	200007cc 	.word	0x200007cc
    289c:	000058c0 	.word	0x000058c0
    28a0:	00001731 	.word	0x00001731
    28a4:	000018ed 	.word	0x000018ed
    28a8:	00002211 	.word	0x00002211
    28ac:	00000151 	.word	0x00000151

000028b0 <setTime>:
void setTime(){
    28b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    28b2:	46de      	mov	lr, fp
    28b4:	4657      	mov	r7, sl
    28b6:	464e      	mov	r6, r9
    28b8:	4645      	mov	r5, r8
    28ba:	b5e0      	push	{r5, r6, r7, lr}
    28bc:	b089      	sub	sp, #36	; 0x24
	char tempTag = 0, timeIn[10] = "0", i = 0, pressed = 0;
    28be:	2330      	movs	r3, #48	; 0x30
    28c0:	9305      	str	r3, [sp, #20]
    28c2:	2206      	movs	r2, #6
    28c4:	2100      	movs	r1, #0
    28c6:	a806      	add	r0, sp, #24
    28c8:	4b88      	ldr	r3, [pc, #544]	; (2aec <setTime+0x23c>)
    28ca:	4798      	blx	r3
    28cc:	2300      	movs	r3, #0
    28ce:	9303      	str	r3, [sp, #12]
    28d0:	2600      	movs	r6, #0
    28d2:	469b      	mov	fp, r3
    28d4:	e022      	b.n	291c <setTime+0x6c>
		else							timeIn[i] = '_';
    28d6:	225f      	movs	r2, #95	; 0x5f
    28d8:	ab05      	add	r3, sp, #20
    28da:	559a      	strb	r2, [r3, r6]
    28dc:	e029      	b.n	2932 <setTime+0x82>
		if (tag>47 && tag<58)	pressed = tag - 48;
    28de:	9203      	str	r2, [sp, #12]
    28e0:	e081      	b.n	29e6 <setTime+0x136>
				else if(i==1 && timeIn[0]==50 && tag>51);		//2nd digit in hour
    28e2:	2e01      	cmp	r6, #1
    28e4:	d100      	bne.n	28e8 <setTime+0x38>
    28e6:	e090      	b.n	2a0a <setTime+0x15a>
				else if((i==3 || i==6) && tag>53);				//1st digit in minute and second
    28e8:	2e03      	cmp	r6, #3
    28ea:	d100      	bne.n	28ee <setTime+0x3e>
    28ec:	e096      	b.n	2a1c <setTime+0x16c>
    28ee:	2e06      	cmp	r6, #6
    28f0:	d100      	bne.n	28f4 <setTime+0x44>
    28f2:	e093      	b.n	2a1c <setTime+0x16c>
					timeIn[i] = tag;
    28f4:	aa05      	add	r2, sp, #20
    28f6:	5593      	strb	r3, [r2, r6]
					i++;
    28f8:	3601      	adds	r6, #1
    28fa:	b2f6      	uxtb	r6, r6
			if(tag==ok || i==9){		//if ok is pressed
    28fc:	2b0b      	cmp	r3, #11
    28fe:	d100      	bne.n	2902 <setTime+0x52>
    2900:	e0b0      	b.n	2a64 <setTime+0x1b4>
    2902:	2e09      	cmp	r6, #9
    2904:	d100      	bne.n	2908 <setTime+0x58>
    2906:	e0ad      	b.n	2a64 <setTime+0x1b4>
			tempTag = tag;
    2908:	469b      	mov	fp, r3
		if(i==2 || i==5){
    290a:	2e02      	cmp	r6, #2
    290c:	d100      	bne.n	2910 <setTime+0x60>
    290e:	e0e6      	b.n	2ade <setTime+0x22e>
    2910:	2e05      	cmp	r6, #5
    2912:	d100      	bne.n	2916 <setTime+0x66>
    2914:	e0e3      	b.n	2ade <setTime+0x22e>
	}while(tag != back);
    2916:	2b06      	cmp	r3, #6
    2918:	d100      	bne.n	291c <setTime+0x6c>
    291a:	e0d6      	b.n	2aca <setTime+0x21a>
		rtc_calendar_get_time(&rtc_instance, &time);
    291c:	4c74      	ldr	r4, [pc, #464]	; (2af0 <setTime+0x240>)
    291e:	0021      	movs	r1, r4
    2920:	4874      	ldr	r0, [pc, #464]	; (2af4 <setTime+0x244>)
    2922:	4b75      	ldr	r3, [pc, #468]	; (2af8 <setTime+0x248>)
    2924:	4798      	blx	r3
		if (time.second%2 == 1)			timeIn[i] = ' ';
    2926:	7823      	ldrb	r3, [r4, #0]
    2928:	07db      	lsls	r3, r3, #31
    292a:	d5d4      	bpl.n	28d6 <setTime+0x26>
    292c:	2220      	movs	r2, #32
    292e:	ab05      	add	r3, sp, #20
    2930:	559a      	strb	r2, [r3, r6]
		tag = 0;
    2932:	4b72      	ldr	r3, [pc, #456]	; (2afc <setTime+0x24c>)
    2934:	4699      	mov	r9, r3
    2936:	2300      	movs	r3, #0
    2938:	4698      	mov	r8, r3
    293a:	464a      	mov	r2, r9
    293c:	7013      	strb	r3, [r2, #0]
		disStart();
    293e:	4b70      	ldr	r3, [pc, #448]	; (2b00 <setTime+0x250>)
    2940:	4798      	blx	r3
		Ft_Gpu_Hal_WrCmd32(phost, BEGIN(RECTS));
    2942:	4c70      	ldr	r4, [pc, #448]	; (2b04 <setTime+0x254>)
    2944:	4970      	ldr	r1, [pc, #448]	; (2b08 <setTime+0x258>)
    2946:	6820      	ldr	r0, [r4, #0]
    2948:	4d70      	ldr	r5, [pc, #448]	; (2b0c <setTime+0x25c>)
    294a:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, LINE_WIDTH(10 * 6));
    294c:	4970      	ldr	r1, [pc, #448]	; (2b10 <setTime+0x260>)
    294e:	6820      	ldr	r0, [r4, #0]
    2950:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, COLOR_RGB(255,255,255));
    2952:	4970      	ldr	r1, [pc, #448]	; (2b14 <setTime+0x264>)
    2954:	6820      	ldr	r0, [r4, #0]
    2956:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, VERTEX2F((disWid/2-textBoxWid/2) * 16, textBoxHei * 16) );
    2958:	496f      	ldr	r1, [pc, #444]	; (2b18 <setTime+0x268>)
    295a:	6820      	ldr	r0, [r4, #0]
    295c:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, VERTEX2F(((disWid/2-textBoxWid/2) + textBoxWid) * 16, (textBoxHei + 50) * 16));
    295e:	496f      	ldr	r1, [pc, #444]	; (2b1c <setTime+0x26c>)
    2960:	6820      	ldr	r0, [r4, #0]
    2962:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, END());
    2964:	2184      	movs	r1, #132	; 0x84
    2966:	0589      	lsls	r1, r1, #22
    2968:	6820      	ldr	r0, [r4, #0]
    296a:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, COLOR_RGB(255,255,255));
    296c:	4969      	ldr	r1, [pc, #420]	; (2b14 <setTime+0x264>)
    296e:	6820      	ldr	r0, [r4, #0]
    2970:	47a8      	blx	r5
		Ft_Gpu_CoCmd_Text(phost, disWid/2 - disWid*.2, disHei*.1, 28, 0, "Enter Time");
    2972:	6820      	ldr	r0, [r4, #0]
    2974:	4b6a      	ldr	r3, [pc, #424]	; (2b20 <setTime+0x270>)
    2976:	9301      	str	r3, [sp, #4]
    2978:	4643      	mov	r3, r8
    297a:	9300      	str	r3, [sp, #0]
    297c:	331c      	adds	r3, #28
    297e:	2230      	movs	r2, #48	; 0x30
    2980:	21f0      	movs	r1, #240	; 0xf0
    2982:	4f68      	ldr	r7, [pc, #416]	; (2b24 <setTime+0x274>)
    2984:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Text(phost, disWid/2 - disWid*.2, disHei*.15, 28, 0, "hh:mm:ss    (24h format)");
    2986:	6820      	ldr	r0, [r4, #0]
    2988:	4b67      	ldr	r3, [pc, #412]	; (2b28 <setTime+0x278>)
    298a:	9301      	str	r3, [sp, #4]
    298c:	4643      	mov	r3, r8
    298e:	9300      	str	r3, [sp, #0]
    2990:	331c      	adds	r3, #28
    2992:	2248      	movs	r2, #72	; 0x48
    2994:	21f0      	movs	r1, #240	; 0xf0
    2996:	47b8      	blx	r7
		Ft_Gpu_Hal_WrCmd32(phost,COLOR_RGB(0,0,0));
    2998:	2180      	movs	r1, #128	; 0x80
    299a:	04c9      	lsls	r1, r1, #19
    299c:	6820      	ldr	r0, [r4, #0]
    299e:	47a8      	blx	r5
		Ft_Gpu_CoCmd_Text(phost, (disWid/2-textBoxWid/2 + 5), disWid*.15, 30, 0, timeIn);
    29a0:	6820      	ldr	r0, [r4, #0]
    29a2:	ab05      	add	r3, sp, #20
    29a4:	9301      	str	r3, [sp, #4]
    29a6:	4643      	mov	r3, r8
    29a8:	9300      	str	r3, [sp, #0]
    29aa:	331e      	adds	r3, #30
    29ac:	2278      	movs	r2, #120	; 0x78
    29ae:	21f5      	movs	r1, #245	; 0xf5
    29b0:	47b8      	blx	r7
		Ft_Gpu_Hal_WrCmd32(phost,COLOR_RGB(255,255,255));
    29b2:	4958      	ldr	r1, [pc, #352]	; (2b14 <setTime+0x264>)
    29b4:	6820      	ldr	r0, [r4, #0]
    29b6:	47a8      	blx	r5
		tag = Ft_Gpu_Hal_Rd8(phost,REG_TOUCH_TAG);
    29b8:	6820      	ldr	r0, [r4, #0]
    29ba:	495c      	ldr	r1, [pc, #368]	; (2b2c <setTime+0x27c>)
    29bc:	4b5c      	ldr	r3, [pc, #368]	; (2b30 <setTime+0x280>)
    29be:	4798      	blx	r3
    29c0:	464b      	mov	r3, r9
    29c2:	7018      	strb	r0, [r3, #0]
		drawKeypad(pressed);
    29c4:	9803      	ldr	r0, [sp, #12]
    29c6:	4b5b      	ldr	r3, [pc, #364]	; (2b34 <setTime+0x284>)
    29c8:	4798      	blx	r3
		drawBack();
    29ca:	4b5b      	ldr	r3, [pc, #364]	; (2b38 <setTime+0x288>)
    29cc:	4798      	blx	r3
		disEnd();
    29ce:	4b5b      	ldr	r3, [pc, #364]	; (2b3c <setTime+0x28c>)
    29d0:	4798      	blx	r3
		if (tag>47 && tag<58)	pressed = tag - 48;
    29d2:	464b      	mov	r3, r9
    29d4:	781b      	ldrb	r3, [r3, #0]
    29d6:	001a      	movs	r2, r3
    29d8:	3a30      	subs	r2, #48	; 0x30
    29da:	b2d2      	uxtb	r2, r2
    29dc:	2a09      	cmp	r2, #9
    29de:	d800      	bhi.n	29e2 <setTime+0x132>
    29e0:	e77d      	b.n	28de <setTime+0x2e>
		else					pressed = 0;
    29e2:	2100      	movs	r1, #0
    29e4:	9103      	str	r1, [sp, #12]
		if(tag==0)		tempTag = tag;
    29e6:	2b00      	cmp	r3, #0
    29e8:	d100      	bne.n	29ec <setTime+0x13c>
    29ea:	469b      	mov	fp, r3
		if (tempTag != tag && tag != 0 && tag!=back){
    29ec:	459b      	cmp	fp, r3
    29ee:	d08c      	beq.n	290a <setTime+0x5a>
    29f0:	2b00      	cmp	r3, #0
    29f2:	d08a      	beq.n	290a <setTime+0x5a>
    29f4:	2b06      	cmp	r3, #6
    29f6:	d088      	beq.n	290a <setTime+0x5a>
			if(tag> 47 && tag<58){
    29f8:	2a09      	cmp	r2, #9
    29fa:	d813      	bhi.n	2a24 <setTime+0x174>
				if(i==0 && tag>50);								//1st digit in hour
    29fc:	2e00      	cmp	r6, #0
    29fe:	d000      	beq.n	2a02 <setTime+0x152>
    2a00:	e76f      	b.n	28e2 <setTime+0x32>
    2a02:	2b32      	cmp	r3, #50	; 0x32
    2a04:	d900      	bls.n	2a08 <setTime+0x158>
    2a06:	e779      	b.n	28fc <setTime+0x4c>
    2a08:	e76b      	b.n	28e2 <setTime+0x32>
				else if(i==1 && timeIn[0]==50 && tag>51);		//2nd digit in hour
    2a0a:	aa05      	add	r2, sp, #20
    2a0c:	7812      	ldrb	r2, [r2, #0]
    2a0e:	2a32      	cmp	r2, #50	; 0x32
    2a10:	d000      	beq.n	2a14 <setTime+0x164>
    2a12:	e769      	b.n	28e8 <setTime+0x38>
    2a14:	2b33      	cmp	r3, #51	; 0x33
    2a16:	d900      	bls.n	2a1a <setTime+0x16a>
    2a18:	e770      	b.n	28fc <setTime+0x4c>
    2a1a:	e765      	b.n	28e8 <setTime+0x38>
				else if((i==3 || i==6) && tag>53);				//1st digit in minute and second
    2a1c:	2b35      	cmp	r3, #53	; 0x35
    2a1e:	d900      	bls.n	2a22 <setTime+0x172>
    2a20:	e76c      	b.n	28fc <setTime+0x4c>
    2a22:	e767      	b.n	28f4 <setTime+0x44>
			} else if(tag == clr){		//if clr is pressed
    2a24:	2b0a      	cmp	r3, #10
    2a26:	d00f      	beq.n	2a48 <setTime+0x198>
			} else if(tag==del && i>0){		//if del is pressed
    2a28:	2b09      	cmp	r3, #9
    2a2a:	d000      	beq.n	2a2e <setTime+0x17e>
    2a2c:	e766      	b.n	28fc <setTime+0x4c>
    2a2e:	2e00      	cmp	r6, #0
    2a30:	d100      	bne.n	2a34 <setTime+0x184>
    2a32:	e763      	b.n	28fc <setTime+0x4c>
				if(i==3 || i==6){			//clear last user input
    2a34:	2e03      	cmp	r6, #3
    2a36:	d00f      	beq.n	2a58 <setTime+0x1a8>
    2a38:	2e06      	cmp	r6, #6
    2a3a:	d00d      	beq.n	2a58 <setTime+0x1a8>
				timeIn[i] = 0;
    2a3c:	2100      	movs	r1, #0
    2a3e:	aa05      	add	r2, sp, #20
    2a40:	5591      	strb	r1, [r2, r6]
				i--;
    2a42:	3e01      	subs	r6, #1
    2a44:	b2f6      	uxtb	r6, r6
    2a46:	e759      	b.n	28fc <setTime+0x4c>
					timeIn[i] = 0;
    2a48:	2100      	movs	r1, #0
    2a4a:	aa05      	add	r2, sp, #20
    2a4c:	5591      	strb	r1, [r2, r6]
					i--;
    2a4e:	3e01      	subs	r6, #1
    2a50:	b2f6      	uxtb	r6, r6
				}while(i>0);
    2a52:	2e00      	cmp	r6, #0
    2a54:	d1f8      	bne.n	2a48 <setTime+0x198>
    2a56:	e751      	b.n	28fc <setTime+0x4c>
					timeIn[i] = 0;
    2a58:	2100      	movs	r1, #0
    2a5a:	aa05      	add	r2, sp, #20
    2a5c:	5591      	strb	r1, [r2, r6]
					i--;
    2a5e:	3e01      	subs	r6, #1
    2a60:	b2f6      	uxtb	r6, r6
    2a62:	e7eb      	b.n	2a3c <setTime+0x18c>
				timeIn[i] = 0;			// compute time and update to the system
    2a64:	ac05      	add	r4, sp, #20
    2a66:	2300      	movs	r3, #0
    2a68:	55a3      	strb	r3, [r4, r6]
				rtc_calendar_disable(&rtc_instance);
    2a6a:	4822      	ldr	r0, [pc, #136]	; (2af4 <setTime+0x244>)
    2a6c:	4b34      	ldr	r3, [pc, #208]	; (2b40 <setTime+0x290>)
    2a6e:	4798      	blx	r3
				time.hour = (timeIn[0]%48)*10+(timeIn[1]%48);
    2a70:	7820      	ldrb	r0, [r4, #0]
    2a72:	4f34      	ldr	r7, [pc, #208]	; (2b44 <setTime+0x294>)
    2a74:	2130      	movs	r1, #48	; 0x30
    2a76:	47b8      	blx	r7
    2a78:	008b      	lsls	r3, r1, #2
    2a7a:	18c9      	adds	r1, r1, r3
    2a7c:	004b      	lsls	r3, r1, #1
    2a7e:	b2dd      	uxtb	r5, r3
    2a80:	7860      	ldrb	r0, [r4, #1]
    2a82:	2130      	movs	r1, #48	; 0x30
    2a84:	47b8      	blx	r7
    2a86:	1869      	adds	r1, r5, r1
    2a88:	4e19      	ldr	r6, [pc, #100]	; (2af0 <setTime+0x240>)
    2a8a:	70b1      	strb	r1, [r6, #2]
				time.minute = (timeIn[3]%48)*10+(timeIn[4]%48);
    2a8c:	78e0      	ldrb	r0, [r4, #3]
    2a8e:	2130      	movs	r1, #48	; 0x30
    2a90:	47b8      	blx	r7
    2a92:	008b      	lsls	r3, r1, #2
    2a94:	18c9      	adds	r1, r1, r3
    2a96:	004b      	lsls	r3, r1, #1
    2a98:	b2dd      	uxtb	r5, r3
    2a9a:	7920      	ldrb	r0, [r4, #4]
    2a9c:	2130      	movs	r1, #48	; 0x30
    2a9e:	47b8      	blx	r7
    2aa0:	1869      	adds	r1, r5, r1
    2aa2:	7071      	strb	r1, [r6, #1]
				time.second = (timeIn[06]%48)*10+(timeIn[7]%48);
    2aa4:	79a0      	ldrb	r0, [r4, #6]
    2aa6:	2130      	movs	r1, #48	; 0x30
    2aa8:	47b8      	blx	r7
    2aaa:	008b      	lsls	r3, r1, #2
    2aac:	18c9      	adds	r1, r1, r3
    2aae:	004b      	lsls	r3, r1, #1
    2ab0:	b2dd      	uxtb	r5, r3
    2ab2:	79e0      	ldrb	r0, [r4, #7]
    2ab4:	2130      	movs	r1, #48	; 0x30
    2ab6:	47b8      	blx	r7
    2ab8:	1869      	adds	r1, r5, r1
    2aba:	7031      	strb	r1, [r6, #0]
				rtc_calendar_set_time(&rtc_instance, &time);
    2abc:	0031      	movs	r1, r6
    2abe:	480d      	ldr	r0, [pc, #52]	; (2af4 <setTime+0x244>)
    2ac0:	4b21      	ldr	r3, [pc, #132]	; (2b48 <setTime+0x298>)
    2ac2:	4798      	blx	r3
				rtc_calendar_enable(&rtc_instance);
    2ac4:	480b      	ldr	r0, [pc, #44]	; (2af4 <setTime+0x244>)
    2ac6:	4b21      	ldr	r3, [pc, #132]	; (2b4c <setTime+0x29c>)
    2ac8:	4798      	blx	r3
	tag = 0;
    2aca:	2200      	movs	r2, #0
    2acc:	4b0b      	ldr	r3, [pc, #44]	; (2afc <setTime+0x24c>)
    2ace:	701a      	strb	r2, [r3, #0]
}//end setTime
    2ad0:	b009      	add	sp, #36	; 0x24
    2ad2:	bc3c      	pop	{r2, r3, r4, r5}
    2ad4:	4690      	mov	r8, r2
    2ad6:	4699      	mov	r9, r3
    2ad8:	46a2      	mov	sl, r4
    2ada:	46ab      	mov	fp, r5
    2adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			timeIn[i] = ':';
    2ade:	213a      	movs	r1, #58	; 0x3a
    2ae0:	aa05      	add	r2, sp, #20
    2ae2:	5591      	strb	r1, [r2, r6]
			i++;
    2ae4:	3601      	adds	r6, #1
    2ae6:	b2f6      	uxtb	r6, r6
    2ae8:	e715      	b.n	2916 <setTime+0x66>
    2aea:	46c0      	nop			; (mov r8, r8)
    2aec:	00005007 	.word	0x00005007
    2af0:	200007c4 	.word	0x200007c4
    2af4:	200004ac 	.word	0x200004ac
    2af8:	00000555 	.word	0x00000555
    2afc:	20000159 	.word	0x20000159
    2b00:	000021e5 	.word	0x000021e5
    2b04:	200007cc 	.word	0x200007cc
    2b08:	1f000009 	.word	0x1f000009
    2b0c:	00001d75 	.word	0x00001d75
    2b10:	0e00003c 	.word	0x0e00003c
    2b14:	04ffffff 	.word	0x04ffffff
    2b18:	478006e0 	.word	0x478006e0
    2b1c:	51800a00 	.word	0x51800a00
    2b20:	000059c0 	.word	0x000059c0
    2b24:	00001731 	.word	0x00001731
    2b28:	000059cc 	.word	0x000059cc
    2b2c:	0030212c 	.word	0x0030212c
    2b30:	00001c05 	.word	0x00001c05
    2b34:	00001fb9 	.word	0x00001fb9
    2b38:	00001f5d 	.word	0x00001f5d
    2b3c:	00002211 	.word	0x00002211
    2b40:	00000459 	.word	0x00000459
    2b44:	00004f4d 	.word	0x00004f4d
    2b48:	00000531 	.word	0x00000531
    2b4c:	00000439 	.word	0x00000439

00002b50 <setDate>:
void setDate(){
    2b50:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b52:	46de      	mov	lr, fp
    2b54:	4657      	mov	r7, sl
    2b56:	464e      	mov	r6, r9
    2b58:	4645      	mov	r5, r8
    2b5a:	b5e0      	push	{r5, r6, r7, lr}
    2b5c:	b089      	sub	sp, #36	; 0x24
	char tempTag = 0, pressed = 0, i = 0, month = 0, dateIn[12] = "0";
    2b5e:	2330      	movs	r3, #48	; 0x30
    2b60:	9305      	str	r3, [sp, #20]
    2b62:	2208      	movs	r2, #8
    2b64:	2100      	movs	r1, #0
    2b66:	a806      	add	r0, sp, #24
    2b68:	4bc6      	ldr	r3, [pc, #792]	; (2e84 <setDate+0x334>)
    2b6a:	4798      	blx	r3
    2b6c:	2600      	movs	r6, #0
    2b6e:	2300      	movs	r3, #0
    2b70:	9303      	str	r3, [sp, #12]
    2b72:	469b      	mov	fp, r3
    2b74:	e028      	b.n	2bc8 <setDate+0x78>
		else							dateIn[i] = '_';
    2b76:	225f      	movs	r2, #95	; 0x5f
    2b78:	ab05      	add	r3, sp, #20
    2b7a:	559a      	strb	r2, [r3, r6]
    2b7c:	e02f      	b.n	2bde <setDate+0x8e>
		if (tag>47 && tag<58)	pressed = tag - 48;
    2b7e:	9303      	str	r3, [sp, #12]
    2b80:	e087      	b.n	2c92 <setDate+0x142>
				else if(i==1 && dateIn[0]==49 && tag>50);	//2nd digit in month
    2b82:	2e01      	cmp	r6, #1
    2b84:	d100      	bne.n	2b88 <setDate+0x38>
    2b86:	e096      	b.n	2cb6 <setDate+0x166>
				else if(i==3 && (dateIn[0]%48*10 + dateIn[1]%48)==2 && tag>50);		//1st in day
    2b88:	2e03      	cmp	r6, #3
    2b8a:	d100      	bne.n	2b8e <setDate+0x3e>
    2b8c:	e09c      	b.n	2cc8 <setDate+0x178>
				else if(i==3 && (dateIn[0]%48*10 + dateIn[1]%48)!=2 && tag>51);		//1st in day
    2b8e:	2e03      	cmp	r6, #3
    2b90:	d100      	bne.n	2b94 <setDate+0x44>
    2b92:	e0af      	b.n	2cf4 <setDate+0x1a4>
				else if(i==4 && !month31((dateIn[0]%48*10 + dateIn[1]%48)) && dateIn[3]==51 && tag>48);		//2nd in day
    2b94:	2e04      	cmp	r6, #4
    2b96:	d100      	bne.n	2b9a <setDate+0x4a>
    2b98:	e0c2      	b.n	2d20 <setDate+0x1d0>
				else if(i==4 && month31((dateIn[0]%48*10 + dateIn[1]%48)) && dateIn[3]==51 && tag>49);		//2nd in day
    2b9a:	2e04      	cmp	r6, #4
    2b9c:	d100      	bne.n	2ba0 <setDate+0x50>
    2b9e:	e0dc      	b.n	2d5a <setDate+0x20a>
					dateIn[i] = tag;
    2ba0:	ab05      	add	r3, sp, #20
    2ba2:	559c      	strb	r4, [r3, r6]
					i++;
    2ba4:	3601      	adds	r6, #1
    2ba6:	b2f6      	uxtb	r6, r6
			if(tag==ok || i==11){			//if ok is pressed
    2ba8:	2c0b      	cmp	r4, #11
    2baa:	d100      	bne.n	2bae <setDate+0x5e>
    2bac:	e112      	b.n	2dd4 <setDate+0x284>
    2bae:	2e0b      	cmp	r6, #11
    2bb0:	d100      	bne.n	2bb4 <setDate+0x64>
    2bb2:	e10f      	b.n	2dd4 <setDate+0x284>
			tempTag = tag;
    2bb4:	46a3      	mov	fp, r4
		if(i==2 || i==5){
    2bb6:	2e02      	cmp	r6, #2
    2bb8:	d100      	bne.n	2bbc <setDate+0x6c>
    2bba:	e15d      	b.n	2e78 <setDate+0x328>
    2bbc:	2e05      	cmp	r6, #5
    2bbe:	d100      	bne.n	2bc2 <setDate+0x72>
    2bc0:	e15a      	b.n	2e78 <setDate+0x328>
	}while(tag != back);
    2bc2:	2c06      	cmp	r4, #6
    2bc4:	d100      	bne.n	2bc8 <setDate+0x78>
    2bc6:	e14d      	b.n	2e64 <setDate+0x314>
		rtc_calendar_get_time(&rtc_instance, &time);
    2bc8:	4caf      	ldr	r4, [pc, #700]	; (2e88 <setDate+0x338>)
    2bca:	0021      	movs	r1, r4
    2bcc:	48af      	ldr	r0, [pc, #700]	; (2e8c <setDate+0x33c>)
    2bce:	4bb0      	ldr	r3, [pc, #704]	; (2e90 <setDate+0x340>)
    2bd0:	4798      	blx	r3
		if (time.second%2 == 1)			dateIn[i] = ' ';
    2bd2:	7823      	ldrb	r3, [r4, #0]
    2bd4:	07db      	lsls	r3, r3, #31
    2bd6:	d5ce      	bpl.n	2b76 <setDate+0x26>
    2bd8:	2220      	movs	r2, #32
    2bda:	ab05      	add	r3, sp, #20
    2bdc:	559a      	strb	r2, [r3, r6]
		tag = 0;
    2bde:	4bad      	ldr	r3, [pc, #692]	; (2e94 <setDate+0x344>)
    2be0:	4699      	mov	r9, r3
    2be2:	2300      	movs	r3, #0
    2be4:	4698      	mov	r8, r3
    2be6:	464a      	mov	r2, r9
    2be8:	7013      	strb	r3, [r2, #0]
		disStart();
    2bea:	4bab      	ldr	r3, [pc, #684]	; (2e98 <setDate+0x348>)
    2bec:	4798      	blx	r3
		Ft_Gpu_Hal_WrCmd32(phost, BEGIN(RECTS));
    2bee:	4cab      	ldr	r4, [pc, #684]	; (2e9c <setDate+0x34c>)
    2bf0:	49ab      	ldr	r1, [pc, #684]	; (2ea0 <setDate+0x350>)
    2bf2:	6820      	ldr	r0, [r4, #0]
    2bf4:	4dab      	ldr	r5, [pc, #684]	; (2ea4 <setDate+0x354>)
    2bf6:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, LINE_WIDTH(10 * 6));
    2bf8:	49ab      	ldr	r1, [pc, #684]	; (2ea8 <setDate+0x358>)
    2bfa:	6820      	ldr	r0, [r4, #0]
    2bfc:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, COLOR_RGB(255,255,255));
    2bfe:	49ab      	ldr	r1, [pc, #684]	; (2eac <setDate+0x35c>)
    2c00:	6820      	ldr	r0, [r4, #0]
    2c02:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, VERTEX2F((disWid/2-textBoxWid/2) * 16, textBoxHei * 16) );
    2c04:	49aa      	ldr	r1, [pc, #680]	; (2eb0 <setDate+0x360>)
    2c06:	6820      	ldr	r0, [r4, #0]
    2c08:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, VERTEX2F(((disWid/2-textBoxWid/2) + textBoxWid) * 16, (textBoxHei + 50) * 16));
    2c0a:	49aa      	ldr	r1, [pc, #680]	; (2eb4 <setDate+0x364>)
    2c0c:	6820      	ldr	r0, [r4, #0]
    2c0e:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, END());
    2c10:	2184      	movs	r1, #132	; 0x84
    2c12:	0589      	lsls	r1, r1, #22
    2c14:	6820      	ldr	r0, [r4, #0]
    2c16:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost, COLOR_RGB(255,255,255));
    2c18:	49a4      	ldr	r1, [pc, #656]	; (2eac <setDate+0x35c>)
    2c1a:	6820      	ldr	r0, [r4, #0]
    2c1c:	47a8      	blx	r5
		Ft_Gpu_CoCmd_Text(phost, disWid/2 - disWid*.2, disHei*.1, 28, 0, "Enter Date");
    2c1e:	6820      	ldr	r0, [r4, #0]
    2c20:	4ba5      	ldr	r3, [pc, #660]	; (2eb8 <setDate+0x368>)
    2c22:	9301      	str	r3, [sp, #4]
    2c24:	4643      	mov	r3, r8
    2c26:	9300      	str	r3, [sp, #0]
    2c28:	331c      	adds	r3, #28
    2c2a:	2230      	movs	r2, #48	; 0x30
    2c2c:	21f0      	movs	r1, #240	; 0xf0
    2c2e:	4fa3      	ldr	r7, [pc, #652]	; (2ebc <setDate+0x36c>)
    2c30:	47b8      	blx	r7
		Ft_Gpu_CoCmd_Text(phost, disWid/2 - disWid*.2, disHei*.15, 28, 0, "mm/dd/yyyy");
    2c32:	6820      	ldr	r0, [r4, #0]
    2c34:	4ba2      	ldr	r3, [pc, #648]	; (2ec0 <setDate+0x370>)
    2c36:	9301      	str	r3, [sp, #4]
    2c38:	4643      	mov	r3, r8
    2c3a:	9300      	str	r3, [sp, #0]
    2c3c:	331c      	adds	r3, #28
    2c3e:	2248      	movs	r2, #72	; 0x48
    2c40:	21f0      	movs	r1, #240	; 0xf0
    2c42:	47b8      	blx	r7
		Ft_Gpu_Hal_WrCmd32(phost,COLOR_RGB(0,0,0));
    2c44:	2180      	movs	r1, #128	; 0x80
    2c46:	04c9      	lsls	r1, r1, #19
    2c48:	6820      	ldr	r0, [r4, #0]
    2c4a:	47a8      	blx	r5
		Ft_Gpu_CoCmd_Text(phost, (disWid/2-textBoxWid/2 + 5), disWid*.15, 30, 0, dateIn);
    2c4c:	6820      	ldr	r0, [r4, #0]
    2c4e:	ab05      	add	r3, sp, #20
    2c50:	9301      	str	r3, [sp, #4]
    2c52:	4643      	mov	r3, r8
    2c54:	9300      	str	r3, [sp, #0]
    2c56:	331e      	adds	r3, #30
    2c58:	2278      	movs	r2, #120	; 0x78
    2c5a:	21f5      	movs	r1, #245	; 0xf5
    2c5c:	47b8      	blx	r7
		Ft_Gpu_Hal_WrCmd32(phost,COLOR_RGB(255,255,255));
    2c5e:	4993      	ldr	r1, [pc, #588]	; (2eac <setDate+0x35c>)
    2c60:	6820      	ldr	r0, [r4, #0]
    2c62:	47a8      	blx	r5
		tag = Ft_Gpu_Hal_Rd8(phost,REG_TOUCH_TAG);
    2c64:	6820      	ldr	r0, [r4, #0]
    2c66:	4997      	ldr	r1, [pc, #604]	; (2ec4 <setDate+0x374>)
    2c68:	4b97      	ldr	r3, [pc, #604]	; (2ec8 <setDate+0x378>)
    2c6a:	4798      	blx	r3
    2c6c:	464b      	mov	r3, r9
    2c6e:	7018      	strb	r0, [r3, #0]
		drawKeypad(pressed);
    2c70:	9803      	ldr	r0, [sp, #12]
    2c72:	4b96      	ldr	r3, [pc, #600]	; (2ecc <setDate+0x37c>)
    2c74:	4798      	blx	r3
		drawBack();
    2c76:	4b96      	ldr	r3, [pc, #600]	; (2ed0 <setDate+0x380>)
    2c78:	4798      	blx	r3
		disEnd();
    2c7a:	4b96      	ldr	r3, [pc, #600]	; (2ed4 <setDate+0x384>)
    2c7c:	4798      	blx	r3
		if (tag>47 && tag<58)	pressed = tag - 48;
    2c7e:	464b      	mov	r3, r9
    2c80:	781c      	ldrb	r4, [r3, #0]
    2c82:	0023      	movs	r3, r4
    2c84:	3b30      	subs	r3, #48	; 0x30
    2c86:	b2db      	uxtb	r3, r3
    2c88:	2b09      	cmp	r3, #9
    2c8a:	d800      	bhi.n	2c8e <setDate+0x13e>
    2c8c:	e777      	b.n	2b7e <setDate+0x2e>
		else					pressed = 0;
    2c8e:	2200      	movs	r2, #0
    2c90:	9203      	str	r2, [sp, #12]
		if(tag==0)		tempTag = tag;
    2c92:	2c00      	cmp	r4, #0
    2c94:	d100      	bne.n	2c98 <setDate+0x148>
    2c96:	46a3      	mov	fp, r4
		if (tempTag != tag && tag != 0 && tag!=back){
    2c98:	45a3      	cmp	fp, r4
    2c9a:	d08c      	beq.n	2bb6 <setDate+0x66>
    2c9c:	2c00      	cmp	r4, #0
    2c9e:	d08a      	beq.n	2bb6 <setDate+0x66>
    2ca0:	2c06      	cmp	r4, #6
    2ca2:	d088      	beq.n	2bb6 <setDate+0x66>
			if(tag> 47 && tag<58){
    2ca4:	2b09      	cmp	r3, #9
    2ca6:	d875      	bhi.n	2d94 <setDate+0x244>
				if(i==0 && tag>49);					//1st in month
    2ca8:	2e00      	cmp	r6, #0
    2caa:	d000      	beq.n	2cae <setDate+0x15e>
    2cac:	e769      	b.n	2b82 <setDate+0x32>
    2cae:	2c31      	cmp	r4, #49	; 0x31
    2cb0:	d900      	bls.n	2cb4 <setDate+0x164>
    2cb2:	e779      	b.n	2ba8 <setDate+0x58>
    2cb4:	e765      	b.n	2b82 <setDate+0x32>
				else if(i==1 && dateIn[0]==49 && tag>50);	//2nd digit in month
    2cb6:	ab05      	add	r3, sp, #20
    2cb8:	781b      	ldrb	r3, [r3, #0]
    2cba:	2b31      	cmp	r3, #49	; 0x31
    2cbc:	d000      	beq.n	2cc0 <setDate+0x170>
    2cbe:	e763      	b.n	2b88 <setDate+0x38>
    2cc0:	2c32      	cmp	r4, #50	; 0x32
    2cc2:	d900      	bls.n	2cc6 <setDate+0x176>
    2cc4:	e770      	b.n	2ba8 <setDate+0x58>
    2cc6:	e75f      	b.n	2b88 <setDate+0x38>
				else if(i==3 && (dateIn[0]%48*10 + dateIn[1]%48)==2 && tag>50);		//1st in day
    2cc8:	ad05      	add	r5, sp, #20
    2cca:	7828      	ldrb	r0, [r5, #0]
    2ccc:	4b82      	ldr	r3, [pc, #520]	; (2ed8 <setDate+0x388>)
    2cce:	4698      	mov	r8, r3
    2cd0:	2130      	movs	r1, #48	; 0x30
    2cd2:	4798      	blx	r3
    2cd4:	b2cb      	uxtb	r3, r1
    2cd6:	0099      	lsls	r1, r3, #2
    2cd8:	18c9      	adds	r1, r1, r3
    2cda:	004f      	lsls	r7, r1, #1
    2cdc:	7868      	ldrb	r0, [r5, #1]
    2cde:	2130      	movs	r1, #48	; 0x30
    2ce0:	47c0      	blx	r8
    2ce2:	b2c9      	uxtb	r1, r1
    2ce4:	187f      	adds	r7, r7, r1
    2ce6:	2f02      	cmp	r7, #2
    2ce8:	d000      	beq.n	2cec <setDate+0x19c>
    2cea:	e750      	b.n	2b8e <setDate+0x3e>
    2cec:	2c32      	cmp	r4, #50	; 0x32
    2cee:	d900      	bls.n	2cf2 <setDate+0x1a2>
    2cf0:	e75a      	b.n	2ba8 <setDate+0x58>
    2cf2:	e74c      	b.n	2b8e <setDate+0x3e>
				else if(i==3 && (dateIn[0]%48*10 + dateIn[1]%48)!=2 && tag>51);		//1st in day
    2cf4:	ad05      	add	r5, sp, #20
    2cf6:	7828      	ldrb	r0, [r5, #0]
    2cf8:	4b77      	ldr	r3, [pc, #476]	; (2ed8 <setDate+0x388>)
    2cfa:	4698      	mov	r8, r3
    2cfc:	2130      	movs	r1, #48	; 0x30
    2cfe:	4798      	blx	r3
    2d00:	b2cb      	uxtb	r3, r1
    2d02:	0099      	lsls	r1, r3, #2
    2d04:	18c9      	adds	r1, r1, r3
    2d06:	004f      	lsls	r7, r1, #1
    2d08:	7868      	ldrb	r0, [r5, #1]
    2d0a:	2130      	movs	r1, #48	; 0x30
    2d0c:	47c0      	blx	r8
    2d0e:	b2c9      	uxtb	r1, r1
    2d10:	187f      	adds	r7, r7, r1
    2d12:	2f02      	cmp	r7, #2
    2d14:	d100      	bne.n	2d18 <setDate+0x1c8>
    2d16:	e73d      	b.n	2b94 <setDate+0x44>
    2d18:	2c33      	cmp	r4, #51	; 0x33
    2d1a:	d900      	bls.n	2d1e <setDate+0x1ce>
    2d1c:	e744      	b.n	2ba8 <setDate+0x58>
    2d1e:	e739      	b.n	2b94 <setDate+0x44>
				else if(i==4 && !month31((dateIn[0]%48*10 + dateIn[1]%48)) && dateIn[3]==51 && tag>48);		//2nd in day
    2d20:	ad05      	add	r5, sp, #20
    2d22:	7828      	ldrb	r0, [r5, #0]
    2d24:	4b6c      	ldr	r3, [pc, #432]	; (2ed8 <setDate+0x388>)
    2d26:	4698      	mov	r8, r3
    2d28:	2130      	movs	r1, #48	; 0x30
    2d2a:	4798      	blx	r3
    2d2c:	008b      	lsls	r3, r1, #2
    2d2e:	18c9      	adds	r1, r1, r3
    2d30:	004b      	lsls	r3, r1, #1
    2d32:	b2df      	uxtb	r7, r3
    2d34:	7868      	ldrb	r0, [r5, #1]
    2d36:	2130      	movs	r1, #48	; 0x30
    2d38:	47c0      	blx	r8
    2d3a:	1879      	adds	r1, r7, r1
    2d3c:	b2c8      	uxtb	r0, r1
    2d3e:	4b67      	ldr	r3, [pc, #412]	; (2edc <setDate+0x38c>)
    2d40:	4798      	blx	r3
    2d42:	2800      	cmp	r0, #0
    2d44:	d000      	beq.n	2d48 <setDate+0x1f8>
    2d46:	e728      	b.n	2b9a <setDate+0x4a>
    2d48:	ab05      	add	r3, sp, #20
    2d4a:	78db      	ldrb	r3, [r3, #3]
    2d4c:	2b33      	cmp	r3, #51	; 0x33
    2d4e:	d000      	beq.n	2d52 <setDate+0x202>
    2d50:	e723      	b.n	2b9a <setDate+0x4a>
    2d52:	2c30      	cmp	r4, #48	; 0x30
    2d54:	d900      	bls.n	2d58 <setDate+0x208>
    2d56:	e727      	b.n	2ba8 <setDate+0x58>
    2d58:	e71f      	b.n	2b9a <setDate+0x4a>
				else if(i==4 && month31((dateIn[0]%48*10 + dateIn[1]%48)) && dateIn[3]==51 && tag>49);		//2nd in day
    2d5a:	ad05      	add	r5, sp, #20
    2d5c:	7828      	ldrb	r0, [r5, #0]
    2d5e:	4b5e      	ldr	r3, [pc, #376]	; (2ed8 <setDate+0x388>)
    2d60:	4698      	mov	r8, r3
    2d62:	2130      	movs	r1, #48	; 0x30
    2d64:	4798      	blx	r3
    2d66:	008b      	lsls	r3, r1, #2
    2d68:	18c9      	adds	r1, r1, r3
    2d6a:	004b      	lsls	r3, r1, #1
    2d6c:	b2df      	uxtb	r7, r3
    2d6e:	7868      	ldrb	r0, [r5, #1]
    2d70:	2130      	movs	r1, #48	; 0x30
    2d72:	47c0      	blx	r8
    2d74:	1879      	adds	r1, r7, r1
    2d76:	b2c8      	uxtb	r0, r1
    2d78:	4b58      	ldr	r3, [pc, #352]	; (2edc <setDate+0x38c>)
    2d7a:	4798      	blx	r3
    2d7c:	2800      	cmp	r0, #0
    2d7e:	d100      	bne.n	2d82 <setDate+0x232>
    2d80:	e70e      	b.n	2ba0 <setDate+0x50>
    2d82:	ab05      	add	r3, sp, #20
    2d84:	78db      	ldrb	r3, [r3, #3]
    2d86:	2b33      	cmp	r3, #51	; 0x33
    2d88:	d000      	beq.n	2d8c <setDate+0x23c>
    2d8a:	e709      	b.n	2ba0 <setDate+0x50>
    2d8c:	2c31      	cmp	r4, #49	; 0x31
    2d8e:	d900      	bls.n	2d92 <setDate+0x242>
    2d90:	e70a      	b.n	2ba8 <setDate+0x58>
    2d92:	e705      	b.n	2ba0 <setDate+0x50>
			}else if(tag == clr){			//if clr is pressed
    2d94:	2c0a      	cmp	r4, #10
    2d96:	d00f      	beq.n	2db8 <setDate+0x268>
			}else if(tag==del && i>0){		//if del is pressed
    2d98:	2c09      	cmp	r4, #9
    2d9a:	d000      	beq.n	2d9e <setDate+0x24e>
    2d9c:	e704      	b.n	2ba8 <setDate+0x58>
    2d9e:	2e00      	cmp	r6, #0
    2da0:	d100      	bne.n	2da4 <setDate+0x254>
    2da2:	e701      	b.n	2ba8 <setDate+0x58>
				if(i==3 || i==6){			//clear last user input
    2da4:	2e03      	cmp	r6, #3
    2da6:	d00f      	beq.n	2dc8 <setDate+0x278>
    2da8:	2e06      	cmp	r6, #6
    2daa:	d00d      	beq.n	2dc8 <setDate+0x278>
				dateIn[i] = 0;
    2dac:	2200      	movs	r2, #0
    2dae:	ab05      	add	r3, sp, #20
    2db0:	559a      	strb	r2, [r3, r6]
				i--;
    2db2:	3e01      	subs	r6, #1
    2db4:	b2f6      	uxtb	r6, r6
    2db6:	e6f7      	b.n	2ba8 <setDate+0x58>
					dateIn[i] = 0;
    2db8:	2200      	movs	r2, #0
    2dba:	ab05      	add	r3, sp, #20
    2dbc:	559a      	strb	r2, [r3, r6]
					i--;
    2dbe:	3e01      	subs	r6, #1
    2dc0:	b2f6      	uxtb	r6, r6
				}while(i>0);
    2dc2:	2e00      	cmp	r6, #0
    2dc4:	d1f8      	bne.n	2db8 <setDate+0x268>
    2dc6:	e6ef      	b.n	2ba8 <setDate+0x58>
					dateIn[i] = 0;
    2dc8:	2200      	movs	r2, #0
    2dca:	ab05      	add	r3, sp, #20
    2dcc:	559a      	strb	r2, [r3, r6]
					i--;
    2dce:	3e01      	subs	r6, #1
    2dd0:	b2f6      	uxtb	r6, r6
    2dd2:	e7eb      	b.n	2dac <setDate+0x25c>
				dateIn[i] = 0;				//compute date and update to system
    2dd4:	ad05      	add	r5, sp, #20
    2dd6:	2300      	movs	r3, #0
    2dd8:	55ab      	strb	r3, [r5, r6]
				rtc_calendar_disable(&rtc_instance);
    2dda:	482c      	ldr	r0, [pc, #176]	; (2e8c <setDate+0x33c>)
    2ddc:	4b40      	ldr	r3, [pc, #256]	; (2ee0 <setDate+0x390>)
    2dde:	4798      	blx	r3
				time.month = (dateIn[0]%48)*10+(dateIn[1]%48);
    2de0:	7828      	ldrb	r0, [r5, #0]
    2de2:	4e3d      	ldr	r6, [pc, #244]	; (2ed8 <setDate+0x388>)
    2de4:	2130      	movs	r1, #48	; 0x30
    2de6:	47b0      	blx	r6
    2de8:	008b      	lsls	r3, r1, #2
    2dea:	18c9      	adds	r1, r1, r3
    2dec:	004b      	lsls	r3, r1, #1
    2dee:	b2dc      	uxtb	r4, r3
    2df0:	7868      	ldrb	r0, [r5, #1]
    2df2:	2130      	movs	r1, #48	; 0x30
    2df4:	47b0      	blx	r6
    2df6:	1861      	adds	r1, r4, r1
    2df8:	4f23      	ldr	r7, [pc, #140]	; (2e88 <setDate+0x338>)
    2dfa:	7179      	strb	r1, [r7, #5]
				time.day = (dateIn[3]%48)*10+(dateIn[4]%48);
    2dfc:	78e8      	ldrb	r0, [r5, #3]
    2dfe:	2130      	movs	r1, #48	; 0x30
    2e00:	47b0      	blx	r6
    2e02:	008b      	lsls	r3, r1, #2
    2e04:	18c9      	adds	r1, r1, r3
    2e06:	004b      	lsls	r3, r1, #1
    2e08:	b2dc      	uxtb	r4, r3
    2e0a:	7928      	ldrb	r0, [r5, #4]
    2e0c:	2130      	movs	r1, #48	; 0x30
    2e0e:	47b0      	blx	r6
    2e10:	1861      	adds	r1, r4, r1
    2e12:	7139      	strb	r1, [r7, #4]
				time.year = (dateIn[6]%48)*1000+(dateIn[7]%48)*100+dateIn[8]%48*10+dateIn[9]%48;
    2e14:	79a8      	ldrb	r0, [r5, #6]
    2e16:	2130      	movs	r1, #48	; 0x30
    2e18:	47b0      	blx	r6
    2e1a:	b2c9      	uxtb	r1, r1
    2e1c:	24fa      	movs	r4, #250	; 0xfa
    2e1e:	00a4      	lsls	r4, r4, #2
    2e20:	434c      	muls	r4, r1
    2e22:	b2a4      	uxth	r4, r4
    2e24:	79e8      	ldrb	r0, [r5, #7]
    2e26:	2130      	movs	r1, #48	; 0x30
    2e28:	47b0      	blx	r6
    2e2a:	b2c9      	uxtb	r1, r1
    2e2c:	2364      	movs	r3, #100	; 0x64
    2e2e:	4359      	muls	r1, r3
    2e30:	b289      	uxth	r1, r1
    2e32:	1864      	adds	r4, r4, r1
    2e34:	b2a4      	uxth	r4, r4
    2e36:	7a28      	ldrb	r0, [r5, #8]
    2e38:	2130      	movs	r1, #48	; 0x30
    2e3a:	47b0      	blx	r6
    2e3c:	b2c9      	uxtb	r1, r1
    2e3e:	008b      	lsls	r3, r1, #2
    2e40:	18c9      	adds	r1, r1, r3
    2e42:	004b      	lsls	r3, r1, #1
    2e44:	b29b      	uxth	r3, r3
    2e46:	18e4      	adds	r4, r4, r3
    2e48:	b2a4      	uxth	r4, r4
    2e4a:	7a68      	ldrb	r0, [r5, #9]
    2e4c:	2130      	movs	r1, #48	; 0x30
    2e4e:	47b0      	blx	r6
    2e50:	b2c9      	uxtb	r1, r1
    2e52:	1864      	adds	r4, r4, r1
    2e54:	80fc      	strh	r4, [r7, #6]
				rtc_calendar_set_time(&rtc_instance, &time);
    2e56:	0039      	movs	r1, r7
    2e58:	480c      	ldr	r0, [pc, #48]	; (2e8c <setDate+0x33c>)
    2e5a:	4b22      	ldr	r3, [pc, #136]	; (2ee4 <setDate+0x394>)
    2e5c:	4798      	blx	r3
				rtc_calendar_enable(&rtc_instance);
    2e5e:	480b      	ldr	r0, [pc, #44]	; (2e8c <setDate+0x33c>)
    2e60:	4b21      	ldr	r3, [pc, #132]	; (2ee8 <setDate+0x398>)
    2e62:	4798      	blx	r3
	tag = 0;
    2e64:	2200      	movs	r2, #0
    2e66:	4b0b      	ldr	r3, [pc, #44]	; (2e94 <setDate+0x344>)
    2e68:	701a      	strb	r2, [r3, #0]
}//end setDate
    2e6a:	b009      	add	sp, #36	; 0x24
    2e6c:	bc3c      	pop	{r2, r3, r4, r5}
    2e6e:	4690      	mov	r8, r2
    2e70:	4699      	mov	r9, r3
    2e72:	46a2      	mov	sl, r4
    2e74:	46ab      	mov	fp, r5
    2e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
			dateIn[i] = '/';
    2e78:	222f      	movs	r2, #47	; 0x2f
    2e7a:	ab05      	add	r3, sp, #20
    2e7c:	559a      	strb	r2, [r3, r6]
			i++;
    2e7e:	3601      	adds	r6, #1
    2e80:	b2f6      	uxtb	r6, r6
    2e82:	e69e      	b.n	2bc2 <setDate+0x72>
    2e84:	00005007 	.word	0x00005007
    2e88:	200007c4 	.word	0x200007c4
    2e8c:	200004ac 	.word	0x200004ac
    2e90:	00000555 	.word	0x00000555
    2e94:	20000159 	.word	0x20000159
    2e98:	000021e5 	.word	0x000021e5
    2e9c:	200007cc 	.word	0x200007cc
    2ea0:	1f000009 	.word	0x1f000009
    2ea4:	00001d75 	.word	0x00001d75
    2ea8:	0e00003c 	.word	0x0e00003c
    2eac:	04ffffff 	.word	0x04ffffff
    2eb0:	478006e0 	.word	0x478006e0
    2eb4:	51800a00 	.word	0x51800a00
    2eb8:	000059a8 	.word	0x000059a8
    2ebc:	00001731 	.word	0x00001731
    2ec0:	000059b4 	.word	0x000059b4
    2ec4:	0030212c 	.word	0x0030212c
    2ec8:	00001c05 	.word	0x00001c05
    2ecc:	00001fb9 	.word	0x00001fb9
    2ed0:	00001f5d 	.word	0x00001f5d
    2ed4:	00002211 	.word	0x00002211
    2ed8:	00004f4d 	.word	0x00004f4d
    2edc:	00001da9 	.word	0x00001da9
    2ee0:	00000459 	.word	0x00000459
    2ee4:	00000531 	.word	0x00000531
    2ee8:	00000439 	.word	0x00000439

00002eec <settingOp>:
void settingOp(){
    2eec:	b530      	push	{r4, r5, lr}
    2eee:	b085      	sub	sp, #20
    2ef0:	e08a      	b.n	3008 <settingOp+0x11c>
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.24),(disWid*0.12),(disHei*0.112),font, (alert==1)? OPT_FLAT:0,"Yes");
    2ef2:	32ff      	adds	r2, #255	; 0xff
    2ef4:	e0ab      	b.n	304e <settingOp+0x162>
		Ft_Gpu_CoCmd_Button(phost,disWid/2,(disHei*0.24),(disWid*0.12),(disHei*0.112),font, (alert==0)? OPT_FLAT:0,"No");
    2ef6:	2200      	movs	r2, #0
    2ef8:	e0c4      	b.n	3084 <settingOp+0x198>
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.37),(disWid*0.12),(disHei*0.112),font, (sound==1)? OPT_FLAT:0,"Yes");
    2efa:	32ff      	adds	r2, #255	; 0xff
    2efc:	e0e7      	b.n	30ce <settingOp+0x1e2>
		Ft_Gpu_CoCmd_Button(phost,disWid/2,(disHei*0.37),(disWid*0.12),(disHei*0.112),font, (sound==0)? OPT_FLAT:0,"No");
    2efe:	2200      	movs	r2, #0
    2f00:	4991      	ldr	r1, [pc, #580]	; (3148 <settingOp+0x25c>)
    2f02:	9103      	str	r1, [sp, #12]
    2f04:	9202      	str	r2, [sp, #8]
    2f06:	9301      	str	r3, [sp, #4]
    2f08:	2335      	movs	r3, #53	; 0x35
    2f0a:	9300      	str	r3, [sp, #0]
    2f0c:	332b      	adds	r3, #43	; 0x2b
    2f0e:	22b1      	movs	r2, #177	; 0xb1
    2f10:	21c8      	movs	r1, #200	; 0xc8
    2f12:	0049      	lsls	r1, r1, #1
    2f14:	4c8d      	ldr	r4, [pc, #564]	; (314c <settingOp+0x260>)
    2f16:	47a0      	blx	r4
		Ft_Gpu_Hal_WrCmd32(phost,TAG(cal));
    2f18:	4c8d      	ldr	r4, [pc, #564]	; (3150 <settingOp+0x264>)
    2f1a:	498e      	ldr	r1, [pc, #568]	; (3154 <settingOp+0x268>)
    2f1c:	6820      	ldr	r0, [r4, #0]
    2f1e:	4b8e      	ldr	r3, [pc, #568]	; (3158 <settingOp+0x26c>)
    2f20:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.5),(disWid*0.25),(disHei*0.112),font, (tag==cal)? OPT_FLAT:0,"  Calibrate Screen  ");
    2f22:	6820      	ldr	r0, [r4, #0]
    2f24:	4b8d      	ldr	r3, [pc, #564]	; (315c <settingOp+0x270>)
    2f26:	781b      	ldrb	r3, [r3, #0]
    2f28:	4a8d      	ldr	r2, [pc, #564]	; (3160 <settingOp+0x274>)
    2f2a:	7812      	ldrb	r2, [r2, #0]
    2f2c:	2a07      	cmp	r2, #7
    2f2e:	d100      	bne.n	2f32 <settingOp+0x46>
    2f30:	e0e9      	b.n	3106 <settingOp+0x21a>
    2f32:	2200      	movs	r2, #0
    2f34:	498b      	ldr	r1, [pc, #556]	; (3164 <settingOp+0x278>)
    2f36:	9103      	str	r1, [sp, #12]
    2f38:	9202      	str	r2, [sp, #8]
    2f3a:	9301      	str	r3, [sp, #4]
    2f3c:	2335      	movs	r3, #53	; 0x35
    2f3e:	9300      	str	r3, [sp, #0]
    2f40:	3393      	adds	r3, #147	; 0x93
    2f42:	22f0      	movs	r2, #240	; 0xf0
    2f44:	2196      	movs	r1, #150	; 0x96
    2f46:	0049      	lsls	r1, r1, #1
    2f48:	4c80      	ldr	r4, [pc, #512]	; (314c <settingOp+0x260>)
    2f4a:	47a0      	blx	r4
		Ft_Gpu_Hal_WrCmd32(phost,TAG(sDate));
    2f4c:	4c80      	ldr	r4, [pc, #512]	; (3150 <settingOp+0x264>)
    2f4e:	4986      	ldr	r1, [pc, #536]	; (3168 <settingOp+0x27c>)
    2f50:	6820      	ldr	r0, [r4, #0]
    2f52:	4b81      	ldr	r3, [pc, #516]	; (3158 <settingOp+0x26c>)
    2f54:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.63),(disWid*0.25),(disHei*0.112),font, (tag==sDate)? OPT_FLAT:0,"  Set Date  ");
    2f56:	6820      	ldr	r0, [r4, #0]
    2f58:	4b80      	ldr	r3, [pc, #512]	; (315c <settingOp+0x270>)
    2f5a:	781b      	ldrb	r3, [r3, #0]
    2f5c:	4a80      	ldr	r2, [pc, #512]	; (3160 <settingOp+0x274>)
    2f5e:	7812      	ldrb	r2, [r2, #0]
    2f60:	2a08      	cmp	r2, #8
    2f62:	d100      	bne.n	2f66 <settingOp+0x7a>
    2f64:	e0d1      	b.n	310a <settingOp+0x21e>
    2f66:	2200      	movs	r2, #0
    2f68:	4980      	ldr	r1, [pc, #512]	; (316c <settingOp+0x280>)
    2f6a:	9103      	str	r1, [sp, #12]
    2f6c:	9202      	str	r2, [sp, #8]
    2f6e:	9301      	str	r3, [sp, #4]
    2f70:	2335      	movs	r3, #53	; 0x35
    2f72:	9300      	str	r3, [sp, #0]
    2f74:	3393      	adds	r3, #147	; 0x93
    2f76:	2297      	movs	r2, #151	; 0x97
    2f78:	0052      	lsls	r2, r2, #1
    2f7a:	2196      	movs	r1, #150	; 0x96
    2f7c:	0049      	lsls	r1, r1, #1
    2f7e:	4c73      	ldr	r4, [pc, #460]	; (314c <settingOp+0x260>)
    2f80:	47a0      	blx	r4
		Ft_Gpu_Hal_WrCmd32(phost,TAG(sTime));
    2f82:	4c73      	ldr	r4, [pc, #460]	; (3150 <settingOp+0x264>)
    2f84:	497a      	ldr	r1, [pc, #488]	; (3170 <settingOp+0x284>)
    2f86:	6820      	ldr	r0, [r4, #0]
    2f88:	4b73      	ldr	r3, [pc, #460]	; (3158 <settingOp+0x26c>)
    2f8a:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.76),(disWid*0.25),(disHei*0.112),font, (tag==sTime)? OPT_FLAT:0,"  Set Time  ");
    2f8c:	6820      	ldr	r0, [r4, #0]
    2f8e:	4b73      	ldr	r3, [pc, #460]	; (315c <settingOp+0x270>)
    2f90:	781b      	ldrb	r3, [r3, #0]
    2f92:	4a73      	ldr	r2, [pc, #460]	; (3160 <settingOp+0x274>)
    2f94:	7812      	ldrb	r2, [r2, #0]
    2f96:	2a05      	cmp	r2, #5
    2f98:	d100      	bne.n	2f9c <settingOp+0xb0>
    2f9a:	e0b8      	b.n	310e <settingOp+0x222>
    2f9c:	2200      	movs	r2, #0
    2f9e:	4975      	ldr	r1, [pc, #468]	; (3174 <settingOp+0x288>)
    2fa0:	9103      	str	r1, [sp, #12]
    2fa2:	9202      	str	r2, [sp, #8]
    2fa4:	9301      	str	r3, [sp, #4]
    2fa6:	2335      	movs	r3, #53	; 0x35
    2fa8:	9300      	str	r3, [sp, #0]
    2faa:	3393      	adds	r3, #147	; 0x93
    2fac:	22b6      	movs	r2, #182	; 0xb6
    2fae:	0052      	lsls	r2, r2, #1
    2fb0:	2196      	movs	r1, #150	; 0x96
    2fb2:	0049      	lsls	r1, r1, #1
    2fb4:	4c65      	ldr	r4, [pc, #404]	; (314c <settingOp+0x260>)
    2fb6:	47a0      	blx	r4
		drawBack();
    2fb8:	4b6f      	ldr	r3, [pc, #444]	; (3178 <settingOp+0x28c>)
    2fba:	4798      	blx	r3
		drawTitle("Settings");
    2fbc:	486f      	ldr	r0, [pc, #444]	; (317c <settingOp+0x290>)
    2fbe:	4b70      	ldr	r3, [pc, #448]	; (3180 <settingOp+0x294>)
    2fc0:	4798      	blx	r3
		disEnd();
    2fc2:	4b70      	ldr	r3, [pc, #448]	; (3184 <settingOp+0x298>)
    2fc4:	4798      	blx	r3
		if (tag == cal)			calScreen();	//go to calibrate the screen
    2fc6:	4b66      	ldr	r3, [pc, #408]	; (3160 <settingOp+0x274>)
    2fc8:	781b      	ldrb	r3, [r3, #0]
    2fca:	2b07      	cmp	r3, #7
    2fcc:	d100      	bne.n	2fd0 <settingOp+0xe4>
    2fce:	e0a0      	b.n	3112 <settingOp+0x226>
		else if (tag == sTime)	setTime();		//set time screen
    2fd0:	2b05      	cmp	r3, #5
    2fd2:	d100      	bne.n	2fd6 <settingOp+0xea>
    2fd4:	e0a0      	b.n	3118 <settingOp+0x22c>
		else if (tag == sDate)	setDate();		//set date screen
    2fd6:	2b08      	cmp	r3, #8
    2fd8:	d100      	bne.n	2fdc <settingOp+0xf0>
    2fda:	e0a0      	b.n	311e <settingOp+0x232>
		if (tag == alertOn)		alert = 1;		//set visual alert on
    2fdc:	4b60      	ldr	r3, [pc, #384]	; (3160 <settingOp+0x274>)
    2fde:	781b      	ldrb	r3, [r3, #0]
    2fe0:	2b0c      	cmp	r3, #12
    2fe2:	d100      	bne.n	2fe6 <settingOp+0xfa>
    2fe4:	e09e      	b.n	3124 <settingOp+0x238>
		if (tag == alertOff)	alert = 0;		//set visual alert off
    2fe6:	2b0d      	cmp	r3, #13
    2fe8:	d100      	bne.n	2fec <settingOp+0x100>
    2fea:	e09f      	b.n	312c <settingOp+0x240>
		if (tag == soundOff)	sound = 0;		//set sound alert off
    2fec:	2b0f      	cmp	r3, #15
    2fee:	d100      	bne.n	2ff2 <settingOp+0x106>
    2ff0:	e0a0      	b.n	3134 <settingOp+0x248>
		if (tag == soundOn)		sound = 1;		//set sound alert on
    2ff2:	2b0e      	cmp	r3, #14
    2ff4:	d100      	bne.n	2ff8 <settingOp+0x10c>
    2ff6:	e0a1      	b.n	313c <settingOp+0x250>
		delay_ms(50);
    2ff8:	2032      	movs	r0, #50	; 0x32
    2ffa:	4b63      	ldr	r3, [pc, #396]	; (3188 <settingOp+0x29c>)
    2ffc:	4798      	blx	r3
	} while (tag != back);
    2ffe:	4b58      	ldr	r3, [pc, #352]	; (3160 <settingOp+0x274>)
    3000:	781b      	ldrb	r3, [r3, #0]
    3002:	2b06      	cmp	r3, #6
    3004:	d100      	bne.n	3008 <settingOp+0x11c>
    3006:	e09d      	b.n	3144 <settingOp+0x258>
		tag = 0;
    3008:	4d55      	ldr	r5, [pc, #340]	; (3160 <settingOp+0x274>)
    300a:	2300      	movs	r3, #0
    300c:	702b      	strb	r3, [r5, #0]
		disStart();
    300e:	4b5f      	ldr	r3, [pc, #380]	; (318c <settingOp+0x2a0>)
    3010:	4798      	blx	r3
		tag = Ft_Gpu_Hal_Rd8(phost,REG_TOUCH_TAG);
    3012:	4c4f      	ldr	r4, [pc, #316]	; (3150 <settingOp+0x264>)
    3014:	495e      	ldr	r1, [pc, #376]	; (3190 <settingOp+0x2a4>)
    3016:	6820      	ldr	r0, [r4, #0]
    3018:	4b5e      	ldr	r3, [pc, #376]	; (3194 <settingOp+0x2a8>)
    301a:	4798      	blx	r3
    301c:	7028      	strb	r0, [r5, #0]
		Ft_Gpu_CoCmd_Text(phost, (disWid/4), disHei/3-20, 30, OPT_CENTER, "Visual:");
    301e:	6820      	ldr	r0, [r4, #0]
    3020:	4b5d      	ldr	r3, [pc, #372]	; (3198 <settingOp+0x2ac>)
    3022:	9301      	str	r3, [sp, #4]
    3024:	23c0      	movs	r3, #192	; 0xc0
    3026:	00db      	lsls	r3, r3, #3
    3028:	9300      	str	r3, [sp, #0]
    302a:	231e      	movs	r3, #30
    302c:	228c      	movs	r2, #140	; 0x8c
    302e:	21c8      	movs	r1, #200	; 0xc8
    3030:	4d5a      	ldr	r5, [pc, #360]	; (319c <settingOp+0x2b0>)
    3032:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost,TAG(alertOn));
    3034:	495a      	ldr	r1, [pc, #360]	; (31a0 <settingOp+0x2b4>)
    3036:	6820      	ldr	r0, [r4, #0]
    3038:	4b47      	ldr	r3, [pc, #284]	; (3158 <settingOp+0x26c>)
    303a:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.24),(disWid*0.12),(disHei*0.112),font, (alert==1)? OPT_FLAT:0,"Yes");
    303c:	6820      	ldr	r0, [r4, #0]
    303e:	4b47      	ldr	r3, [pc, #284]	; (315c <settingOp+0x270>)
    3040:	781b      	ldrb	r3, [r3, #0]
    3042:	4a58      	ldr	r2, [pc, #352]	; (31a4 <settingOp+0x2b8>)
    3044:	7812      	ldrb	r2, [r2, #0]
    3046:	2a01      	cmp	r2, #1
    3048:	d100      	bne.n	304c <settingOp+0x160>
    304a:	e752      	b.n	2ef2 <settingOp+0x6>
    304c:	2200      	movs	r2, #0
    304e:	4956      	ldr	r1, [pc, #344]	; (31a8 <settingOp+0x2bc>)
    3050:	9103      	str	r1, [sp, #12]
    3052:	9202      	str	r2, [sp, #8]
    3054:	9301      	str	r3, [sp, #4]
    3056:	2335      	movs	r3, #53	; 0x35
    3058:	9300      	str	r3, [sp, #0]
    305a:	332b      	adds	r3, #43	; 0x2b
    305c:	2273      	movs	r2, #115	; 0x73
    305e:	2196      	movs	r1, #150	; 0x96
    3060:	0049      	lsls	r1, r1, #1
    3062:	4c3a      	ldr	r4, [pc, #232]	; (314c <settingOp+0x260>)
    3064:	47a0      	blx	r4
		Ft_Gpu_Hal_WrCmd32(phost,TAG(alertOff));
    3066:	4c3a      	ldr	r4, [pc, #232]	; (3150 <settingOp+0x264>)
    3068:	4950      	ldr	r1, [pc, #320]	; (31ac <settingOp+0x2c0>)
    306a:	6820      	ldr	r0, [r4, #0]
    306c:	4b3a      	ldr	r3, [pc, #232]	; (3158 <settingOp+0x26c>)
    306e:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost,disWid/2,(disHei*0.24),(disWid*0.12),(disHei*0.112),font, (alert==0)? OPT_FLAT:0,"No");
    3070:	6820      	ldr	r0, [r4, #0]
    3072:	4b3a      	ldr	r3, [pc, #232]	; (315c <settingOp+0x270>)
    3074:	781b      	ldrb	r3, [r3, #0]
    3076:	4a4b      	ldr	r2, [pc, #300]	; (31a4 <settingOp+0x2b8>)
    3078:	7812      	ldrb	r2, [r2, #0]
    307a:	2a00      	cmp	r2, #0
    307c:	d000      	beq.n	3080 <settingOp+0x194>
    307e:	e73a      	b.n	2ef6 <settingOp+0xa>
    3080:	3201      	adds	r2, #1
    3082:	32ff      	adds	r2, #255	; 0xff
    3084:	4930      	ldr	r1, [pc, #192]	; (3148 <settingOp+0x25c>)
    3086:	9103      	str	r1, [sp, #12]
    3088:	9202      	str	r2, [sp, #8]
    308a:	9301      	str	r3, [sp, #4]
    308c:	2335      	movs	r3, #53	; 0x35
    308e:	9300      	str	r3, [sp, #0]
    3090:	332b      	adds	r3, #43	; 0x2b
    3092:	2273      	movs	r2, #115	; 0x73
    3094:	21c8      	movs	r1, #200	; 0xc8
    3096:	0049      	lsls	r1, r1, #1
    3098:	4c2c      	ldr	r4, [pc, #176]	; (314c <settingOp+0x260>)
    309a:	47a0      	blx	r4
		Ft_Gpu_CoCmd_Text(phost, (disWid/4), disHei/3+30, 30, OPT_CENTER, "Sound: ");
    309c:	4c2c      	ldr	r4, [pc, #176]	; (3150 <settingOp+0x264>)
    309e:	6820      	ldr	r0, [r4, #0]
    30a0:	4b43      	ldr	r3, [pc, #268]	; (31b0 <settingOp+0x2c4>)
    30a2:	9301      	str	r3, [sp, #4]
    30a4:	23c0      	movs	r3, #192	; 0xc0
    30a6:	00db      	lsls	r3, r3, #3
    30a8:	9300      	str	r3, [sp, #0]
    30aa:	231e      	movs	r3, #30
    30ac:	22be      	movs	r2, #190	; 0xbe
    30ae:	21c8      	movs	r1, #200	; 0xc8
    30b0:	4d3a      	ldr	r5, [pc, #232]	; (319c <settingOp+0x2b0>)
    30b2:	47a8      	blx	r5
		Ft_Gpu_Hal_WrCmd32(phost,TAG(soundOn));
    30b4:	493f      	ldr	r1, [pc, #252]	; (31b4 <settingOp+0x2c8>)
    30b6:	6820      	ldr	r0, [r4, #0]
    30b8:	4b27      	ldr	r3, [pc, #156]	; (3158 <settingOp+0x26c>)
    30ba:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.37),(disWid*0.12),(disHei*0.112),font, (sound==1)? OPT_FLAT:0,"Yes");
    30bc:	6820      	ldr	r0, [r4, #0]
    30be:	4b27      	ldr	r3, [pc, #156]	; (315c <settingOp+0x270>)
    30c0:	781b      	ldrb	r3, [r3, #0]
    30c2:	4a3d      	ldr	r2, [pc, #244]	; (31b8 <settingOp+0x2cc>)
    30c4:	7812      	ldrb	r2, [r2, #0]
    30c6:	2a01      	cmp	r2, #1
    30c8:	d100      	bne.n	30cc <settingOp+0x1e0>
    30ca:	e716      	b.n	2efa <settingOp+0xe>
    30cc:	2200      	movs	r2, #0
    30ce:	4936      	ldr	r1, [pc, #216]	; (31a8 <settingOp+0x2bc>)
    30d0:	9103      	str	r1, [sp, #12]
    30d2:	9202      	str	r2, [sp, #8]
    30d4:	9301      	str	r3, [sp, #4]
    30d6:	2335      	movs	r3, #53	; 0x35
    30d8:	9300      	str	r3, [sp, #0]
    30da:	332b      	adds	r3, #43	; 0x2b
    30dc:	22b1      	movs	r2, #177	; 0xb1
    30de:	2196      	movs	r1, #150	; 0x96
    30e0:	0049      	lsls	r1, r1, #1
    30e2:	4c1a      	ldr	r4, [pc, #104]	; (314c <settingOp+0x260>)
    30e4:	47a0      	blx	r4
		Ft_Gpu_Hal_WrCmd32(phost,TAG(soundOff));
    30e6:	4c1a      	ldr	r4, [pc, #104]	; (3150 <settingOp+0x264>)
    30e8:	4934      	ldr	r1, [pc, #208]	; (31bc <settingOp+0x2d0>)
    30ea:	6820      	ldr	r0, [r4, #0]
    30ec:	4b1a      	ldr	r3, [pc, #104]	; (3158 <settingOp+0x26c>)
    30ee:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost,disWid/2,(disHei*0.37),(disWid*0.12),(disHei*0.112),font, (sound==0)? OPT_FLAT:0,"No");
    30f0:	6820      	ldr	r0, [r4, #0]
    30f2:	4b1a      	ldr	r3, [pc, #104]	; (315c <settingOp+0x270>)
    30f4:	781b      	ldrb	r3, [r3, #0]
    30f6:	4a30      	ldr	r2, [pc, #192]	; (31b8 <settingOp+0x2cc>)
    30f8:	7812      	ldrb	r2, [r2, #0]
    30fa:	2a00      	cmp	r2, #0
    30fc:	d000      	beq.n	3100 <settingOp+0x214>
    30fe:	e6fe      	b.n	2efe <settingOp+0x12>
    3100:	3201      	adds	r2, #1
    3102:	32ff      	adds	r2, #255	; 0xff
    3104:	e6fc      	b.n	2f00 <settingOp+0x14>
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.5),(disWid*0.25),(disHei*0.112),font, (tag==cal)? OPT_FLAT:0,"  Calibrate Screen  ");
    3106:	32f9      	adds	r2, #249	; 0xf9
    3108:	e714      	b.n	2f34 <settingOp+0x48>
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.63),(disWid*0.25),(disHei*0.112),font, (tag==sDate)? OPT_FLAT:0,"  Set Date  ");
    310a:	32f8      	adds	r2, #248	; 0xf8
    310c:	e72c      	b.n	2f68 <settingOp+0x7c>
		Ft_Gpu_CoCmd_Button(phost,disWid/2 - disWid*0.25/2,(disHei*0.76),(disWid*0.25),(disHei*0.112),font, (tag==sTime)? OPT_FLAT:0,"  Set Time  ");
    310e:	32fb      	adds	r2, #251	; 0xfb
    3110:	e745      	b.n	2f9e <settingOp+0xb2>
		if (tag == cal)			calScreen();	//go to calibrate the screen
    3112:	4b2b      	ldr	r3, [pc, #172]	; (31c0 <settingOp+0x2d4>)
    3114:	4798      	blx	r3
    3116:	e761      	b.n	2fdc <settingOp+0xf0>
		else if (tag == sTime)	setTime();		//set time screen
    3118:	4b2a      	ldr	r3, [pc, #168]	; (31c4 <settingOp+0x2d8>)
    311a:	4798      	blx	r3
    311c:	e75e      	b.n	2fdc <settingOp+0xf0>
		else if (tag == sDate)	setDate();		//set date screen
    311e:	4b2a      	ldr	r3, [pc, #168]	; (31c8 <settingOp+0x2dc>)
    3120:	4798      	blx	r3
    3122:	e75b      	b.n	2fdc <settingOp+0xf0>
		if (tag == alertOn)		alert = 1;		//set visual alert on
    3124:	2101      	movs	r1, #1
    3126:	4a1f      	ldr	r2, [pc, #124]	; (31a4 <settingOp+0x2b8>)
    3128:	7011      	strb	r1, [r2, #0]
    312a:	e75c      	b.n	2fe6 <settingOp+0xfa>
		if (tag == alertOff)	alert = 0;		//set visual alert off
    312c:	2100      	movs	r1, #0
    312e:	4a1d      	ldr	r2, [pc, #116]	; (31a4 <settingOp+0x2b8>)
    3130:	7011      	strb	r1, [r2, #0]
    3132:	e75b      	b.n	2fec <settingOp+0x100>
		if (tag == soundOff)	sound = 0;		//set sound alert off
    3134:	2100      	movs	r1, #0
    3136:	4a20      	ldr	r2, [pc, #128]	; (31b8 <settingOp+0x2cc>)
    3138:	7011      	strb	r1, [r2, #0]
    313a:	e75a      	b.n	2ff2 <settingOp+0x106>
		if (tag == soundOn)		sound = 1;		//set sound alert on
    313c:	2201      	movs	r2, #1
    313e:	4b1e      	ldr	r3, [pc, #120]	; (31b8 <settingOp+0x2cc>)
    3140:	701a      	strb	r2, [r3, #0]
    3142:	e759      	b.n	2ff8 <settingOp+0x10c>
}//end settOp
    3144:	b005      	add	sp, #20
    3146:	bd30      	pop	{r4, r5, pc}
    3148:	000059f4 	.word	0x000059f4
    314c:	00001845 	.word	0x00001845
    3150:	200007cc 	.word	0x200007cc
    3154:	03000007 	.word	0x03000007
    3158:	00001d75 	.word	0x00001d75
    315c:	20000009 	.word	0x20000009
    3160:	20000159 	.word	0x20000159
    3164:	00005a00 	.word	0x00005a00
    3168:	03000008 	.word	0x03000008
    316c:	00005a18 	.word	0x00005a18
    3170:	03000005 	.word	0x03000005
    3174:	00005a28 	.word	0x00005a28
    3178:	00001f5d 	.word	0x00001f5d
    317c:	00005a38 	.word	0x00005a38
    3180:	00001edd 	.word	0x00001edd
    3184:	00002211 	.word	0x00002211
    3188:	00000151 	.word	0x00000151
    318c:	000021e5 	.word	0x000021e5
    3190:	0030212c 	.word	0x0030212c
    3194:	00001c05 	.word	0x00001c05
    3198:	000059e8 	.word	0x000059e8
    319c:	00001731 	.word	0x00001731
    31a0:	0300000c 	.word	0x0300000c
    31a4:	20000008 	.word	0x20000008
    31a8:	000059f0 	.word	0x000059f0
    31ac:	0300000d 	.word	0x0300000d
    31b0:	000059f8 	.word	0x000059f8
    31b4:	0300000e 	.word	0x0300000e
    31b8:	20000158 	.word	0x20000158
    31bc:	0300000f 	.word	0x0300000f
    31c0:	0000285d 	.word	0x0000285d
    31c4:	000028b1 	.word	0x000028b1
    31c8:	00002b51 	.word	0x00002b51

000031cc <configure_ext_ints>:
/* Function Name    : configure_ext_ints
	* Parameters       : void
	* Return Values(s) : void
	* Description      : config external interrupt
	*/
void configure_ext_ints(void){
    31cc:	b500      	push	{lr}
    31ce:	b085      	sub	sp, #20
	// struct for external interrupt config
	struct extint_chan_conf ext_int_config;
	    
	// configure the external interrupt
	ext_int_config.gpio_pin            = LCD_INT;
    31d0:	a901      	add	r1, sp, #4
    31d2:	2309      	movs	r3, #9
    31d4:	9301      	str	r3, [sp, #4]
	ext_int_config.gpio_pin_mux        = LCD_INT_PINMUX;
    31d6:	604b      	str	r3, [r1, #4]
	ext_int_config.gpio_pin_pull       = LCD_INT_PULL;
    31d8:	2300      	movs	r3, #0
    31da:	720b      	strb	r3, [r1, #8]
	ext_int_config.wake_if_sleeping    = true;
    31dc:	2201      	movs	r2, #1
    31de:	724a      	strb	r2, [r1, #9]
	ext_int_config.filter_input_signal = false;
    31e0:	728b      	strb	r3, [r1, #10]
	ext_int_config.detection_criteria  = LCD_INT_DETECT;
    31e2:	3305      	adds	r3, #5
    31e4:	72cb      	strb	r3, [r1, #11]

	extint_chan_set_config(LCD_INT_LINE, &ext_int_config);
    31e6:	2009      	movs	r0, #9
    31e8:	4b01      	ldr	r3, [pc, #4]	; (31f0 <configure_ext_ints+0x24>)
    31ea:	4798      	blx	r3
}//end configure_ext_ints
    31ec:	b005      	add	sp, #20
    31ee:	bd00      	pop	{pc}
    31f0:	000003bd 	.word	0x000003bd

000031f4 <configure_ext_int_callback>:
/* Function Name    : configure_ext_int_callback
	* Parameters       : void
	* Return Values(s) : void
	* Description      : config external interrupt callback
	*/
void configure_ext_int_callback(void){
    31f4:	b510      	push	{r4, lr}
	// register callback for the LCD's interrupt
	extint_register_callback(lcd_interrupt_callback, LCD_INT_LINE, \
    31f6:	2205      	movs	r2, #5
    31f8:	2109      	movs	r1, #9
    31fa:	4802      	ldr	r0, [pc, #8]	; (3204 <configure_ext_int_callback+0x10>)
    31fc:	4b02      	ldr	r3, [pc, #8]	; (3208 <configure_ext_int_callback+0x14>)
    31fe:	4798      	blx	r3
	    LCD_INT_DETECT);
}//end configure_ext_int_callback
    3200:	bd10      	pop	{r4, pc}
    3202:	46c0      	nop			; (mov r8, r8)
    3204:	000037d5 	.word	0x000037d5
    3208:	00000275 	.word	0x00000275

0000320c <configure_rtc_calendar>:
/* Function Name    : configure_rtc_calendar
	* Parameters       : void
	* Return Values(s) : void
	* Description      : config the rtc and set time to 00:00:00 01/01/2000
	*/
void configure_rtc_calendar(void){
    320c:	b530      	push	{r4, r5, lr}
    320e:	b089      	sub	sp, #36	; 0x24
	//initial time
	time.year   = 2017;
    3210:	4b26      	ldr	r3, [pc, #152]	; (32ac <configure_rtc_calendar+0xa0>)
    3212:	4a27      	ldr	r2, [pc, #156]	; (32b0 <configure_rtc_calendar+0xa4>)
    3214:	80da      	strh	r2, [r3, #6]
	time.month  = 12;
    3216:	220c      	movs	r2, #12
    3218:	715a      	strb	r2, [r3, #5]
	time.day    = 31;
    321a:	3213      	adds	r2, #19
    321c:	711a      	strb	r2, [r3, #4]
	time.hour   = 23;
    321e:	3a08      	subs	r2, #8
    3220:	709a      	strb	r2, [r3, #2]
	time.minute = 59;
    3222:	3224      	adds	r2, #36	; 0x24
    3224:	705a      	strb	r2, [r3, #1]
	time.second = 55;
    3226:	3a04      	subs	r2, #4
    3228:	701a      	strb	r2, [r3, #0]
 * \param[out] time  Time structure to initialize
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
    322a:	aa01      	add	r2, sp, #4
    322c:	2300      	movs	r3, #0
    322e:	7013      	strb	r3, [r2, #0]
	time->minute = 0;
    3230:	7053      	strb	r3, [r2, #1]
	time->hour   = 0;
    3232:	7093      	strb	r3, [r2, #2]
	time->pm     = 0;
    3234:	70d3      	strb	r3, [r2, #3]
	time->day    = 1;
    3236:	2101      	movs	r1, #1
    3238:	7111      	strb	r1, [r2, #4]
	time->month  = 1;
    323a:	7151      	strb	r1, [r2, #5]
	time->year   = 2000;
    323c:	21fa      	movs	r1, #250	; 0xfa
    323e:	00c9      	lsls	r1, r1, #3
    3240:	80d1      	strh	r1, [r2, #6]
	/* Initialize and set time structure to default */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    3242:	aa03      	add	r2, sp, #12
    3244:	20a0      	movs	r0, #160	; 0xa0
    3246:	0100      	lsls	r0, r0, #4
    3248:	8010      	strh	r0, [r2, #0]
	config->clear_on_match      = false;
    324a:	7093      	strb	r3, [r2, #2]
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
    324c:	70d3      	strb	r3, [r2, #3]
#endif
	config->clock_24h           = false;
    324e:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
    3250:	80d1      	strh	r1, [r2, #6]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
#endif
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
    3252:	2400      	movs	r4, #0
    3254:	2c00      	cmp	r4, #0
    3256:	d014      	beq.n	3282 <configure_rtc_calendar+0x76>
		
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar;
	rtc_calendar_get_config_defaults(&config_rtc_calendar);
	config_rtc_calendar.clock_24h     = true;
    3258:	aa03      	add	r2, sp, #12
    325a:	2301      	movs	r3, #1
    325c:	7113      	strb	r3, [r2, #4]
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar);
    325e:	4c15      	ldr	r4, [pc, #84]	; (32b4 <configure_rtc_calendar+0xa8>)
    3260:	4915      	ldr	r1, [pc, #84]	; (32b8 <configure_rtc_calendar+0xac>)
    3262:	0020      	movs	r0, r4
    3264:	4b15      	ldr	r3, [pc, #84]	; (32bc <configure_rtc_calendar+0xb0>)
    3266:	4798      	blx	r3
		
	rtc_calendar_set_time(&rtc_instance, &time);
    3268:	4910      	ldr	r1, [pc, #64]	; (32ac <configure_rtc_calendar+0xa0>)
    326a:	0020      	movs	r0, r4
    326c:	4b14      	ldr	r3, [pc, #80]	; (32c0 <configure_rtc_calendar+0xb4>)
    326e:	4798      	blx	r3
	rtc_calendar_enable(&rtc_instance);
    3270:	0020      	movs	r0, r4
    3272:	4b14      	ldr	r3, [pc, #80]	; (32c4 <configure_rtc_calendar+0xb8>)
    3274:	4798      	blx	r3
	// adjust the frequency (the clock is slow atm)
	rtc_calendar_frequency_correction(&rtc_instance, 127);
    3276:	217f      	movs	r1, #127	; 0x7f
    3278:	0020      	movs	r0, r4
    327a:	4b13      	ldr	r3, [pc, #76]	; (32c8 <configure_rtc_calendar+0xbc>)
    327c:	4798      	blx	r3
}//end configure_rtc_calendar
    327e:	b009      	add	sp, #36	; 0x24
    3280:	bd30      	pop	{r4, r5, pc}
		config->alarm[i].time = time;
    3282:	00a5      	lsls	r5, r4, #2
    3284:	192b      	adds	r3, r5, r4
    3286:	0058      	lsls	r0, r3, #1
    3288:	ab03      	add	r3, sp, #12
    328a:	469c      	mov	ip, r3
    328c:	4460      	add	r0, ip
    328e:	3008      	adds	r0, #8
    3290:	2208      	movs	r2, #8
    3292:	a901      	add	r1, sp, #4
    3294:	4b0d      	ldr	r3, [pc, #52]	; (32cc <configure_rtc_calendar+0xc0>)
    3296:	4798      	blx	r3
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    3298:	192d      	adds	r5, r5, r4
    329a:	006b      	lsls	r3, r5, #1
    329c:	aa03      	add	r2, sp, #12
    329e:	4694      	mov	ip, r2
    32a0:	4463      	add	r3, ip
    32a2:	2206      	movs	r2, #6
    32a4:	741a      	strb	r2, [r3, #16]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
    32a6:	3401      	adds	r4, #1
    32a8:	b2e4      	uxtb	r4, r4
    32aa:	e7d3      	b.n	3254 <configure_rtc_calendar+0x48>
    32ac:	200007c4 	.word	0x200007c4
    32b0:	000007e1 	.word	0x000007e1
    32b4:	200004ac 	.word	0x200004ac
    32b8:	40001400 	.word	0x40001400
    32bc:	00000651 	.word	0x00000651
    32c0:	00000531 	.word	0x00000531
    32c4:	00000439 	.word	0x00000439
    32c8:	000006b1 	.word	0x000006b1
    32cc:	00004ff5 	.word	0x00004ff5

000032d0 <clock_osc32k_init>:
/* Function Name    : clock_osc32k_init
	* Parameters       : void
	* Return Values(s) : void
	* Description      : config internal oscillator 32 kHz
	*/
void clock_osc32k_init(void){
    32d0:	b500      	push	{lr}
    32d2:	b083      	sub	sp, #12
	config->enable_1khz_output  = true;
    32d4:	2301      	movs	r3, #1
    32d6:	466a      	mov	r2, sp
    32d8:	7053      	strb	r3, [r2, #1]
	config->enable_32khz_output = true;
    32da:	7093      	strb	r3, [r2, #2]
	config->run_in_standby      = false;
    32dc:	2200      	movs	r2, #0
    32de:	4669      	mov	r1, sp
    32e0:	70ca      	strb	r2, [r1, #3]
	config->on_demand           = true;
    32e2:	710b      	strb	r3, [r1, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    32e4:	3306      	adds	r3, #6
    32e6:	700b      	strb	r3, [r1, #0]
	config->write_once          = false;
    32e8:	714a      	strb	r2, [r1, #5]
	osc32_config.on_demand				= true;
	osc32_config.run_in_standby			= false;
	osc32_config.startup_time			= SYSTEM_OSC32K_STARTUP_130;
	osc32_config.write_once				= false;
	
	system_clock_source_osc32k_set_config(&osc32_config);
    32ea:	4668      	mov	r0, sp
    32ec:	4b01      	ldr	r3, [pc, #4]	; (32f4 <clock_osc32k_init+0x24>)
    32ee:	4798      	blx	r3
}//end clock_osc32k_init
    32f0:	b003      	add	sp, #12
    32f2:	bd00      	pop	{pc}
    32f4:	00004365 	.word	0x00004365

000032f8 <clock_gclk2_init>:
/* Function Name    : clock_gclk2_init
	* Parameters       : void
	* Return Values(s) : void
	* Description      : turn on glck using internal 32 kHz oscillator
	*/
void clock_gclk2_init(void){
    32f8:	b500      	push	{lr}
    32fa:	b085      	sub	sp, #20
	struct system_gclk_gen_config gclk2_config;
		
	system_gclk_init();
    32fc:	4b09      	ldr	r3, [pc, #36]	; (3324 <clock_gclk2_init+0x2c>)
    32fe:	4798      	blx	r3
		
	gclk2_config.source_clock			= SYSTEM_CLOCK_SOURCE_OSC32K;
    3300:	a901      	add	r1, sp, #4
    3302:	2304      	movs	r3, #4
    3304:	700b      	strb	r3, [r1, #0]
	gclk2_config.output_enable			= false;
    3306:	2300      	movs	r3, #0
    3308:	724b      	strb	r3, [r1, #9]
	gclk2_config.high_when_disabled		= false;
    330a:	704b      	strb	r3, [r1, #1]
	gclk2_config.division_factor		= 32;
    330c:	2220      	movs	r2, #32
    330e:	604a      	str	r2, [r1, #4]
	gclk2_config.run_in_standby			= false;
    3310:	720b      	strb	r3, [r1, #8]
		
	system_gclk_gen_set_config(GCLK_GENERATOR_2, &gclk2_config);
    3312:	2002      	movs	r0, #2
    3314:	4b04      	ldr	r3, [pc, #16]	; (3328 <clock_gclk2_init+0x30>)
    3316:	4798      	blx	r3
	system_gclk_gen_enable(GCLK_GENERATOR_2);
    3318:	2002      	movs	r0, #2
    331a:	4b04      	ldr	r3, [pc, #16]	; (332c <clock_gclk2_init+0x34>)
    331c:	4798      	blx	r3
}//end clock_gclk2_init
    331e:	b005      	add	sp, #20
    3320:	bd00      	pop	{pc}
    3322:	46c0      	nop			; (mov r8, r8)
    3324:	00004551 	.word	0x00004551
    3328:	00004575 	.word	0x00004575
    332c:	00004645 	.word	0x00004645

00003330 <lcd_spi_init>:
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Initialize the SPI SERCOM for communicating with the LCD
 */
void lcd_spi_init(void)
{
    3330:	b5f0      	push	{r4, r5, r6, r7, lr}
    3332:	46c6      	mov	lr, r8
    3334:	b500      	push	{lr}
    3336:	b090      	sub	sp, #64	; 0x40
    if(lcd_init_complete == true)
    3338:	4b34      	ldr	r3, [pc, #208]	; (340c <lcd_spi_init+0xdc>)
    333a:	781b      	ldrb	r3, [r3, #0]
    333c:	2b00      	cmp	r3, #0
    333e:	d003      	beq.n	3348 <lcd_spi_init+0x18>
    spi_enable(&lcd_master);
	

    
    lcd_init_complete = true;
}
    3340:	b010      	add	sp, #64	; 0x40
    3342:	bc04      	pop	{r2}
    3344:	4690      	mov	r8, r2
    3346:	bdf0      	pop	{r4, r5, r6, r7, pc}
	config->address_enabled = false;
    3348:	aa01      	add	r2, sp, #4
    334a:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    334c:	7093      	strb	r3, [r2, #2]
    lcd_init_slave_config.ss_pin = LCD_CS;
    334e:	212d      	movs	r1, #45	; 0x2d
    3350:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    3352:	4c2f      	ldr	r4, [pc, #188]	; (3410 <lcd_spi_init+0xe0>)
    3354:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    3356:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    3358:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    335a:	2201      	movs	r2, #1
    335c:	4669      	mov	r1, sp
    335e:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    3360:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3362:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3364:	202d      	movs	r0, #45	; 0x2d
    3366:	4b2b      	ldr	r3, [pc, #172]	; (3414 <lcd_spi_init+0xe4>)
    3368:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    336a:	7823      	ldrb	r3, [r4, #0]
	uint8_t port_index  = (gpio_pin / 128);
    336c:	09d9      	lsrs	r1, r3, #7
	uint8_t group_index = (gpio_pin / 32);
    336e:	095a      	lsrs	r2, r3, #5
	if (port_index < PORT_INST_NUM) {
    3370:	2900      	cmp	r1, #0
    3372:	d149      	bne.n	3408 <lcd_spi_init+0xd8>
		return &(ports[port_index]->Group[group_index]);
    3374:	01d2      	lsls	r2, r2, #7
    3376:	4928      	ldr	r1, [pc, #160]	; (3418 <lcd_spi_init+0xe8>)
    3378:	468c      	mov	ip, r1
    337a:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    337c:	271f      	movs	r7, #31
    337e:	403b      	ands	r3, r7
    3380:	2501      	movs	r5, #1
    3382:	0029      	movs	r1, r5
    3384:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
    3386:	6191      	str	r1, [r2, #24]
	config->mode             = SPI_MODE_MASTER;
    3388:	ac02      	add	r4, sp, #8
    338a:	7025      	strb	r5, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    338c:	2600      	movs	r6, #0
    338e:	6066      	str	r6, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3390:	60a6      	str	r6, [r4, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    3392:	23c0      	movs	r3, #192	; 0xc0
    3394:	039b      	lsls	r3, r3, #14
    3396:	60e3      	str	r3, [r4, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3398:	7426      	strb	r6, [r4, #16]
	config->run_in_standby   = false;
    339a:	7466      	strb	r6, [r4, #17]
	config->receiver_enable  = true;
    339c:	74a5      	strb	r5, [r4, #18]
	config->select_slave_low_detect_enable= true;
    339e:	74e5      	strb	r5, [r4, #19]
	config->master_slave_select_enable= false;
    33a0:	7526      	strb	r6, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    33a2:	2324      	movs	r3, #36	; 0x24
    33a4:	4698      	mov	r8, r3
    33a6:	54e6      	strb	r6, [r4, r3]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    33a8:	220c      	movs	r2, #12
    33aa:	2100      	movs	r1, #0
    33ac:	a808      	add	r0, sp, #32
    33ae:	4b1b      	ldr	r3, [pc, #108]	; (341c <lcd_spi_init+0xec>)
    33b0:	4798      	blx	r3
    lcd_init_master_config.mux_setting = LCD_PINMUX_SETTING;
    33b2:	2380      	movs	r3, #128	; 0x80
    33b4:	025b      	lsls	r3, r3, #9
    33b6:	60e3      	str	r3, [r4, #12]
    lcd_init_master_config.pinmux_pad0 = LCD_MISO_PAD;
    33b8:	4b19      	ldr	r3, [pc, #100]	; (3420 <lcd_spi_init+0xf0>)
    33ba:	62a3      	str	r3, [r4, #40]	; 0x28
    lcd_init_master_config.pinmux_pad1 = LCD_UNUSED; 
    33bc:	2301      	movs	r3, #1
    33be:	425b      	negs	r3, r3
    33c0:	62e3      	str	r3, [r4, #44]	; 0x2c
    lcd_init_master_config.pinmux_pad2 = LCD_MOSI_PAD;
    33c2:	4b18      	ldr	r3, [pc, #96]	; (3424 <lcd_spi_init+0xf4>)
    33c4:	6323      	str	r3, [r4, #48]	; 0x30
    lcd_init_master_config.pinmux_pad3 = LCD_SCK_PAD;
    33c6:	4b18      	ldr	r3, [pc, #96]	; (3428 <lcd_spi_init+0xf8>)
    33c8:	6363      	str	r3, [r4, #52]	; 0x34
	lcd_init_master_config.generator_source = LCD_SPI_SOURCE_CLOCK;
    33ca:	4643      	mov	r3, r8
    33cc:	54e6      	strb	r6, [r4, r3]
	lcd_init_master_config.mode_specific.master.baudrate = LCD_SPI_MAX_CLOCK;
    33ce:	4b17      	ldr	r3, [pc, #92]	; (342c <lcd_spi_init+0xfc>)
    33d0:	61a3      	str	r3, [r4, #24]
    spi_init(&lcd_master, LCD_SPI, &lcd_init_master_config);
    33d2:	4e17      	ldr	r6, [pc, #92]	; (3430 <lcd_spi_init+0x100>)
    33d4:	0022      	movs	r2, r4
    33d6:	4917      	ldr	r1, [pc, #92]	; (3434 <lcd_spi_init+0x104>)
    33d8:	0030      	movs	r0, r6
    33da:	4b17      	ldr	r3, [pc, #92]	; (3438 <lcd_spi_init+0x108>)
    33dc:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    33de:	6834      	ldr	r4, [r6, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    33e0:	0020      	movs	r0, r4
    33e2:	4b16      	ldr	r3, [pc, #88]	; (343c <lcd_spi_init+0x10c>)
    33e4:	4798      	blx	r3
    33e6:	4038      	ands	r0, r7
    33e8:	4085      	lsls	r5, r0
    33ea:	4b15      	ldr	r3, [pc, #84]	; (3440 <lcd_spi_init+0x110>)
    33ec:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    33ee:	4b10      	ldr	r3, [pc, #64]	; (3430 <lcd_spi_init+0x100>)
    33f0:	681b      	ldr	r3, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    33f2:	69db      	ldr	r3, [r3, #28]
	while (spi_is_syncing(module)) {
    33f4:	2b00      	cmp	r3, #0
    33f6:	d1fa      	bne.n	33ee <lcd_spi_init+0xbe>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    33f8:	6823      	ldr	r3, [r4, #0]
    33fa:	2202      	movs	r2, #2
    33fc:	4313      	orrs	r3, r2
    33fe:	6023      	str	r3, [r4, #0]
    lcd_init_complete = true;
    3400:	3a01      	subs	r2, #1
    3402:	4b02      	ldr	r3, [pc, #8]	; (340c <lcd_spi_init+0xdc>)
    3404:	701a      	strb	r2, [r3, #0]
    3406:	e79b      	b.n	3340 <lcd_spi_init+0x10>
		return NULL;
    3408:	2200      	movs	r2, #0
    340a:	e7b7      	b.n	337c <lcd_spi_init+0x4c>
    340c:	2000015b 	.word	0x2000015b
    3410:	200009f8 	.word	0x200009f8
    3414:	000041d9 	.word	0x000041d9
    3418:	41004400 	.word	0x41004400
    341c:	00005007 	.word	0x00005007
    3420:	002c0002 	.word	0x002c0002
    3424:	002e0002 	.word	0x002e0002
    3428:	002f0002 	.word	0x002f0002
    342c:	000f4240 	.word	0x000f4240
    3430:	200009fc 	.word	0x200009fc
    3434:	42001800 	.word	0x42001800
    3438:	00000ba9 	.word	0x00000ba9
    343c:	00004155 	.word	0x00004155
    3440:	e000e100 	.word	0xe000e100

00003444 <lcd_start_xfer>:
 * Return Values(s) : ASF general status code
 * Description      : Starts the SPI transfer by selecting the slave (pulling 
 *  CS low) and sending LCD address. For use in the FT library.
 */
status_code_genare_t lcd_start_xfer(LCD_ADDRESS param_addr, LCD_XFER_DIR dir)
{
    3444:	b510      	push	{r4, lr}
    3446:	b082      	sub	sp, #8
    3448:	1e0c      	subs	r4, r1, #0
        uint8_t preamble[4];
    } lcd_xfer_preamble;
    
    status_code_genare_t read_status;
    
    if(dir == READ)
    344a:	d11f      	bne.n	348c <lcd_start_xfer+0x48>
        // LCD read address should only be 22 bits
        lcd_xfer_preamble.addr = (0x3FFFFF & param_addr) << 8;
    344c:	0200      	lsls	r0, r0, #8
    344e:	4b1a      	ldr	r3, [pc, #104]	; (34b8 <lcd_start_xfer+0x74>)
    3450:	4018      	ands	r0, r3
    3452:	9001      	str	r0, [sp, #4]
        /* LCD read address should only be 22 bits. Also OR 0x800000 because the
         * host must send a 1-bit and then a 0-bit to indicate a write */
         lcd_xfer_preamble.addr = ((0x3FFFFF & param_addr) | 0x800000) << 8;
    
    // preamble bytes need to be swapped so MSB is transmitted first
    XORSWAP(lcd_xfer_preamble.preamble[0], lcd_xfer_preamble.preamble[3]);
    3454:	ab01      	add	r3, sp, #4
    3456:	78d9      	ldrb	r1, [r3, #3]
    3458:	781a      	ldrb	r2, [r3, #0]
    345a:	404a      	eors	r2, r1
    345c:	4051      	eors	r1, r2
    345e:	70d9      	strb	r1, [r3, #3]
    3460:	404a      	eors	r2, r1
    3462:	701a      	strb	r2, [r3, #0]
    XORSWAP(lcd_xfer_preamble.preamble[1], lcd_xfer_preamble.preamble[2]);
    3464:	7899      	ldrb	r1, [r3, #2]
    3466:	785a      	ldrb	r2, [r3, #1]
    3468:	404a      	eors	r2, r1
    346a:	4051      	eors	r1, r2
    346c:	7099      	strb	r1, [r3, #2]
    346e:	404a      	eors	r2, r1
    3470:	705a      	strb	r2, [r3, #1]
    
    do{
        // select the slave
        read_status = spi_select_slave(&lcd_master, &lcd_slave, true);
    3472:	2201      	movs	r2, #1
    3474:	4911      	ldr	r1, [pc, #68]	; (34bc <lcd_start_xfer+0x78>)
    3476:	4812      	ldr	r0, [pc, #72]	; (34c0 <lcd_start_xfer+0x7c>)
    3478:	4b12      	ldr	r3, [pc, #72]	; (34c4 <lcd_start_xfer+0x80>)
    347a:	4798      	blx	r3
    }while(read_status == STATUS_BUSY);
    347c:	2805      	cmp	r0, #5
    347e:	d0f8      	beq.n	3472 <lcd_start_xfer+0x2e>
    
    if(dir == READ)
    3480:	2c00      	cmp	r4, #0
    3482:	d00d      	beq.n	34a0 <lcd_start_xfer+0x5c>
        // send preamble = two read bits, 22 bit address, and dummy byte
        read_status = spi_write_buffer_wait(&lcd_master, lcd_xfer_preamble.preamble, 4);
    else if(dir == WRT)
    3484:	2c01      	cmp	r4, #1
    3486:	d011      	beq.n	34ac <lcd_start_xfer+0x68>
        // send preamble = two wrt bits and 22 bit address
        read_status = spi_write_buffer_wait(&lcd_master, lcd_xfer_preamble.preamble, 3);
    
    return read_status;
}
    3488:	b002      	add	sp, #8
    348a:	bd10      	pop	{r4, pc}
    else if(dir == WRT)
    348c:	2901      	cmp	r1, #1
    348e:	d1e1      	bne.n	3454 <lcd_start_xfer+0x10>
         lcd_xfer_preamble.addr = ((0x3FFFFF & param_addr) | 0x800000) << 8;
    3490:	0200      	lsls	r0, r0, #8
    3492:	4b09      	ldr	r3, [pc, #36]	; (34b8 <lcd_start_xfer+0x74>)
    3494:	4018      	ands	r0, r3
    3496:	2380      	movs	r3, #128	; 0x80
    3498:	061b      	lsls	r3, r3, #24
    349a:	4318      	orrs	r0, r3
    349c:	9001      	str	r0, [sp, #4]
    349e:	e7d9      	b.n	3454 <lcd_start_xfer+0x10>
        read_status = spi_write_buffer_wait(&lcd_master, lcd_xfer_preamble.preamble, 4);
    34a0:	2204      	movs	r2, #4
    34a2:	a901      	add	r1, sp, #4
    34a4:	4806      	ldr	r0, [pc, #24]	; (34c0 <lcd_start_xfer+0x7c>)
    34a6:	4b08      	ldr	r3, [pc, #32]	; (34c8 <lcd_start_xfer+0x84>)
    34a8:	4798      	blx	r3
    34aa:	e7ed      	b.n	3488 <lcd_start_xfer+0x44>
        read_status = spi_write_buffer_wait(&lcd_master, lcd_xfer_preamble.preamble, 3);
    34ac:	2203      	movs	r2, #3
    34ae:	a901      	add	r1, sp, #4
    34b0:	4803      	ldr	r0, [pc, #12]	; (34c0 <lcd_start_xfer+0x7c>)
    34b2:	4b05      	ldr	r3, [pc, #20]	; (34c8 <lcd_start_xfer+0x84>)
    34b4:	4798      	blx	r3
    34b6:	e7e7      	b.n	3488 <lcd_start_xfer+0x44>
    34b8:	3fffff00 	.word	0x3fffff00
    34bc:	200009f8 	.word	0x200009f8
    34c0:	200009fc 	.word	0x200009fc
    34c4:	00000d91 	.word	0x00000d91
    34c8:	00000e8d 	.word	0x00000e8d

000034cc <lcd_stop_xfer>:
 * Return Values(s) : ASF general status code
 * Description      : Stops the SPI transfer by deselecting the slave (letting 
 *  CS float high). For use in the FT library.
 */
status_code_genare_t lcd_stop_xfer(void)
{
    34cc:	b510      	push	{r4, lr}
    // deselect slave
    return spi_select_slave(&lcd_master, &lcd_slave, false);
    34ce:	2200      	movs	r2, #0
    34d0:	4902      	ldr	r1, [pc, #8]	; (34dc <lcd_stop_xfer+0x10>)
    34d2:	4803      	ldr	r0, [pc, #12]	; (34e0 <lcd_stop_xfer+0x14>)
    34d4:	4b03      	ldr	r3, [pc, #12]	; (34e4 <lcd_stop_xfer+0x18>)
    34d6:	4798      	blx	r3
}
    34d8:	bd10      	pop	{r4, pc}
    34da:	46c0      	nop			; (mov r8, r8)
    34dc:	200009f8 	.word	0x200009f8
    34e0:	200009fc 	.word	0x200009fc
    34e4:	00000d91 	.word	0x00000d91

000034e8 <lcd_host_read>:
 *  Used in combination with lcd_start_xfer() and lcd_stop_xfer().
 *  Refer to DS_FT81x datasheet pg 15.
 */
status_code_genare_t lcd_host_read(uint8_t* read_buff, \
    uint16_t amount_bytes)
{
    34e8:	b510      	push	{r4, lr}
    34ea:	000a      	movs	r2, r1
    status_code_genare_t read_status;
    
    // data read
    read_status = spi_read_buffer_wait(&lcd_master, \
    34ec:	2300      	movs	r3, #0
    34ee:	0001      	movs	r1, r0
    34f0:	4801      	ldr	r0, [pc, #4]	; (34f8 <lcd_host_read+0x10>)
    34f2:	4c02      	ldr	r4, [pc, #8]	; (34fc <lcd_host_read+0x14>)
    34f4:	47a0      	blx	r4
                        read_buff, amount_bytes, 0x0000);
    
    return read_status;
}
    34f6:	bd10      	pop	{r4, pc}
    34f8:	200009fc 	.word	0x200009fc
    34fc:	00000c95 	.word	0x00000c95

00003500 <lcd_rd8>:
 * Return Values(s) : uint8_t
 * Description      : Reads a 8-bit value from the LCD at the given address.
 *  Used in combination with lcd_start_xfer() and lcd_stop_xfer().
 */
uint8_t lcd_rd8(LCD_ADDRESS read_addr)
{
    3500:	b510      	push	{r4, lr}
    3502:	b082      	sub	sp, #8
    uint8_t read_byte = 0;
    3504:	466b      	mov	r3, sp
    3506:	1ddc      	adds	r4, r3, #7
    3508:	2300      	movs	r3, #0
    350a:	7023      	strb	r3, [r4, #0]
    
    lcd_start_xfer(read_addr, READ);
    350c:	2100      	movs	r1, #0
    350e:	4b05      	ldr	r3, [pc, #20]	; (3524 <lcd_rd8+0x24>)
    3510:	4798      	blx	r3
    
    // specify the buffer length to be one byte
    lcd_host_read(&read_byte, 1);
    3512:	2101      	movs	r1, #1
    3514:	0020      	movs	r0, r4
    3516:	4b04      	ldr	r3, [pc, #16]	; (3528 <lcd_rd8+0x28>)
    3518:	4798      	blx	r3
    
    lcd_stop_xfer();
    351a:	4b04      	ldr	r3, [pc, #16]	; (352c <lcd_rd8+0x2c>)
    351c:	4798      	blx	r3
    
    return read_byte; 
    351e:	7820      	ldrb	r0, [r4, #0]
}
    3520:	b002      	add	sp, #8
    3522:	bd10      	pop	{r4, pc}
    3524:	00003445 	.word	0x00003445
    3528:	000034e9 	.word	0x000034e9
    352c:	000034cd 	.word	0x000034cd

00003530 <lcd_rd16>:
 * Return Values(s) : uint16_t
 * Description      : Reads a 16-bit value from the LCD at the given address.
 *  Used in combination with lcd_start_xfer() and lcd_stop_xfer().
 */
uint16_t lcd_rd16(LCD_ADDRESS read_addr)
{
    3530:	b510      	push	{r4, lr}
    3532:	b082      	sub	sp, #8
    uint16_t read_word = 0;
    3534:	466b      	mov	r3, sp
    3536:	1d9c      	adds	r4, r3, #6
    3538:	2300      	movs	r3, #0
    353a:	8023      	strh	r3, [r4, #0]
    
    lcd_start_xfer(read_addr, READ);
    353c:	2100      	movs	r1, #0
    353e:	4b05      	ldr	r3, [pc, #20]	; (3554 <lcd_rd16+0x24>)
    3540:	4798      	blx	r3
    
    // cast the word pointer to an 8-bit pointer and use a 2 byte length
    lcd_host_read((uint8_t*) &read_word, 2);
    3542:	2102      	movs	r1, #2
    3544:	0020      	movs	r0, r4
    3546:	4b04      	ldr	r3, [pc, #16]	; (3558 <lcd_rd16+0x28>)
    3548:	4798      	blx	r3
    
    lcd_stop_xfer();
    354a:	4b04      	ldr	r3, [pc, #16]	; (355c <lcd_rd16+0x2c>)
    354c:	4798      	blx	r3
    
    return read_word;
    354e:	8820      	ldrh	r0, [r4, #0]
}    
    3550:	b002      	add	sp, #8
    3552:	bd10      	pop	{r4, pc}
    3554:	00003445 	.word	0x00003445
    3558:	000034e9 	.word	0x000034e9
    355c:	000034cd 	.word	0x000034cd

00003560 <lcd_host_write>:
 *  Used in combination with lcd_start_xfer() and lcd_stop_xfer().
 *  Refer to DS_FT81x datasheet pg 16.
 */
status_code_genare_t lcd_host_write(uint8_t* wrt_buff, \
    uint16_t amount_bytes)
{
    3560:	b510      	push	{r4, lr}
    3562:	000a      	movs	r2, r1
    status_code_genare_t wrt_status;
    
    // write to the LCD
    wrt_status = spi_write_buffer_wait(&lcd_master, \
    3564:	0001      	movs	r1, r0
    3566:	4802      	ldr	r0, [pc, #8]	; (3570 <lcd_host_write+0x10>)
    3568:	4b02      	ldr	r3, [pc, #8]	; (3574 <lcd_host_write+0x14>)
    356a:	4798      	blx	r3
                        wrt_buff, amount_bytes);
    
    return wrt_status;
    
}
    356c:	bd10      	pop	{r4, pc}
    356e:	46c0      	nop			; (mov r8, r8)
    3570:	200009fc 	.word	0x200009fc
    3574:	00000e8d 	.word	0x00000e8d

00003578 <lcd_wr8>:
 * Return Values(s) : ASF general status code
 * Description      : Writes a 8-bit value to the LCD at the given address.
 *  Used in combination with lcd_start_xfer() and lcd_stop_xfer().
 */
status_code_genare_t lcd_wr8(LCD_ADDRESS wrt_addr, uint8_t wrt_byte)
{
    3578:	b510      	push	{r4, lr}
    357a:	b082      	sub	sp, #8
    357c:	466b      	mov	r3, sp
    357e:	1ddc      	adds	r4, r3, #7
    3580:	71d9      	strb	r1, [r3, #7]
    status_code_genare_t status_result;
    
    lcd_start_xfer(wrt_addr, WRT);    
    3582:	2101      	movs	r1, #1
    3584:	4b05      	ldr	r3, [pc, #20]	; (359c <lcd_wr8+0x24>)
    3586:	4798      	blx	r3
    
    // specify the buffer length to be one byte
    status_result = lcd_host_write(&wrt_byte, 1);
    3588:	2101      	movs	r1, #1
    358a:	0020      	movs	r0, r4
    358c:	4b04      	ldr	r3, [pc, #16]	; (35a0 <lcd_wr8+0x28>)
    358e:	4798      	blx	r3
    3590:	0004      	movs	r4, r0
    
    lcd_stop_xfer();
    3592:	4b04      	ldr	r3, [pc, #16]	; (35a4 <lcd_wr8+0x2c>)
    3594:	4798      	blx	r3
    
    return status_result;
}
    3596:	0020      	movs	r0, r4
    3598:	b002      	add	sp, #8
    359a:	bd10      	pop	{r4, pc}
    359c:	00003445 	.word	0x00003445
    35a0:	00003561 	.word	0x00003561
    35a4:	000034cd 	.word	0x000034cd

000035a8 <lcd_wr16>:
 * Return Values(s) : ASF general status code
 * Description      : Writes a 16-bit value to the LCD at the given address.
 *  Used in combination with lcd_start_xfer() and lcd_stop_xfer().
 */
status_code_genare_t lcd_wr16(LCD_ADDRESS wrt_addr, uint16_t wrt_word)
{
    35a8:	b510      	push	{r4, lr}
    35aa:	b082      	sub	sp, #8
    35ac:	466b      	mov	r3, sp
    35ae:	1d9c      	adds	r4, r3, #6
    35b0:	80d9      	strh	r1, [r3, #6]
    status_code_genare_t status_result;
    
    lcd_start_xfer(wrt_addr, WRT);
    35b2:	2101      	movs	r1, #1
    35b4:	4b05      	ldr	r3, [pc, #20]	; (35cc <lcd_wr16+0x24>)
    35b6:	4798      	blx	r3
    
    // cast the word pointer to an 8-bit pointer and use a 2 byte length
    status_result = lcd_host_write((uint8_t*) &wrt_word, 2);
    35b8:	2102      	movs	r1, #2
    35ba:	0020      	movs	r0, r4
    35bc:	4b04      	ldr	r3, [pc, #16]	; (35d0 <lcd_wr16+0x28>)
    35be:	4798      	blx	r3
    35c0:	0004      	movs	r4, r0
    
    lcd_stop_xfer();
    35c2:	4b04      	ldr	r3, [pc, #16]	; (35d4 <lcd_wr16+0x2c>)
    35c4:	4798      	blx	r3
    
    return status_result;
}
    35c6:	0020      	movs	r0, r4
    35c8:	b002      	add	sp, #8
    35ca:	bd10      	pop	{r4, pc}
    35cc:	00003445 	.word	0x00003445
    35d0:	00003561 	.word	0x00003561
    35d4:	000034cd 	.word	0x000034cd

000035d8 <lcd_wr32>:
 * Return Values(s) : ASF general status code
 * Description      : Writes a 32-bit value to the LCD at the given address.
 *  Used in combination with lcd_start_xfer() and lcd_stop_xfer().
 */
status_code_genare_t lcd_wr32(LCD_ADDRESS wrt_addr, uint32_t wrt_dword)
{
    35d8:	b510      	push	{r4, lr}
    35da:	b082      	sub	sp, #8
    35dc:	9101      	str	r1, [sp, #4]
    status_code_genare_t status_result;
    
    lcd_start_xfer(wrt_addr, WRT);
    35de:	2101      	movs	r1, #1
    35e0:	4b05      	ldr	r3, [pc, #20]	; (35f8 <lcd_wr32+0x20>)
    35e2:	4798      	blx	r3
    
    // cast the dword pointer to an 8-bit pointer and use a 4 byte length
    status_result = lcd_host_write((uint8_t *) &wrt_dword, 4);
    35e4:	2104      	movs	r1, #4
    35e6:	a801      	add	r0, sp, #4
    35e8:	4b04      	ldr	r3, [pc, #16]	; (35fc <lcd_wr32+0x24>)
    35ea:	4798      	blx	r3
    35ec:	0004      	movs	r4, r0
    
    lcd_stop_xfer();
    35ee:	4b04      	ldr	r3, [pc, #16]	; (3600 <lcd_wr32+0x28>)
    35f0:	4798      	blx	r3
    
    return status_result;
}
    35f2:	0020      	movs	r0, r4
    35f4:	b002      	add	sp, #8
    35f6:	bd10      	pop	{r4, pc}
    35f8:	00003445 	.word	0x00003445
    35fc:	00003561 	.word	0x00003561
    3600:	000034cd 	.word	0x000034cd

00003604 <lcd_host_cmd>:
 * Description      : Sends a host command to the LCD. Host commands are
 *  for basic hardware configurations (like power mode, clock stuff, etc.).
 *  Refer to DS-FT81x datasheet pg 16 if the command has a parameter byte.
 */
status_code_genare_t lcd_host_cmd(uint8_t cmd, uint8_t param_byte)
{
    3604:	b510      	push	{r4, lr}
    3606:	b082      	sub	sp, #8
    // variable for holding ASF status code
    status_code_genare_t wrt_status;
    
    // 3 byte array for sending host command to the LCD
    uint8_t cmd_packet[3] = {cmd, param_byte, 0x00};
    3608:	ab01      	add	r3, sp, #4
    360a:	7018      	strb	r0, [r3, #0]
    360c:	7059      	strb	r1, [r3, #1]
    360e:	2200      	movs	r2, #0
    3610:	709a      	strb	r2, [r3, #2]
   
    // select the slave
    do{
        // select the slave
        wrt_status = spi_select_slave(&lcd_master, &lcd_slave, true);
    3612:	2201      	movs	r2, #1
    3614:	490a      	ldr	r1, [pc, #40]	; (3640 <lcd_host_cmd+0x3c>)
    3616:	480b      	ldr	r0, [pc, #44]	; (3644 <lcd_host_cmd+0x40>)
    3618:	4b0b      	ldr	r3, [pc, #44]	; (3648 <lcd_host_cmd+0x44>)
    361a:	4798      	blx	r3
		//port_pin_set_output_level(PIN_PA10, true);
    }while(wrt_status == STATUS_BUSY);
    361c:	2805      	cmp	r0, #5
    361e:	d0f8      	beq.n	3612 <lcd_host_cmd+0xe>
    
    // send host command
    wrt_status = spi_write_buffer_wait(&lcd_master, cmd_packet, 3);
    3620:	2203      	movs	r2, #3
    3622:	a901      	add	r1, sp, #4
    3624:	4807      	ldr	r0, [pc, #28]	; (3644 <lcd_host_cmd+0x40>)
    3626:	4b09      	ldr	r3, [pc, #36]	; (364c <lcd_host_cmd+0x48>)
    3628:	4798      	blx	r3
    362a:	1e04      	subs	r4, r0, #0

    // status check
    if(wrt_status != STATUS_OK)
    362c:	d105      	bne.n	363a <lcd_host_cmd+0x36>
        // return an error
        return wrt_status;
    }
    else
        // deselect slave
        wrt_status = lcd_stop_xfer();
    362e:	4b08      	ldr	r3, [pc, #32]	; (3650 <lcd_host_cmd+0x4c>)
    3630:	4798      	blx	r3
    3632:	0004      	movs	r4, r0
    
    return wrt_status;
}
    3634:	0020      	movs	r0, r4
    3636:	b002      	add	sp, #8
    3638:	bd10      	pop	{r4, pc}
        lcd_stop_xfer();
    363a:	4b05      	ldr	r3, [pc, #20]	; (3650 <lcd_host_cmd+0x4c>)
    363c:	4798      	blx	r3
        return wrt_status;
    363e:	e7f9      	b.n	3634 <lcd_host_cmd+0x30>
    3640:	200009f8 	.word	0x200009f8
    3644:	200009fc 	.word	0x200009fc
    3648:	00000d91 	.word	0x00000d91
    364c:	00000e8d 	.word	0x00000e8d
    3650:	000034cd 	.word	0x000034cd

00003654 <lcd_powerdown>:
		port_base->OUTCLR.reg = pin_mask;
    3654:	2280      	movs	r2, #128	; 0x80
    3656:	0052      	lsls	r2, r2, #1
    3658:	4b01      	ldr	r3, [pc, #4]	; (3660 <lcd_powerdown+0xc>)
    365a:	615a      	str	r2, [r3, #20]
 * Description      : Pull down the LCD_PD pin to force power down the LCD
 */
void lcd_powerdown(void)
{
    port_pin_set_output_level(LCD_PD, LCD_PD_EN);
}
    365c:	4770      	bx	lr
    365e:	46c0      	nop			; (mov r8, r8)
    3660:	41004400 	.word	0x41004400

00003664 <lcd_powerup>:
		port_base->OUTSET.reg = pin_mask;
    3664:	2280      	movs	r2, #128	; 0x80
    3666:	0052      	lsls	r2, r2, #1
    3668:	4b01      	ldr	r3, [pc, #4]	; (3670 <lcd_powerup+0xc>)
    366a:	619a      	str	r2, [r3, #24]
 * Description      : Pull up the LCD_PD pin to force power up the LCD
 */
void lcd_powerup(void)
{
    port_pin_set_output_level(LCD_PD, LCD_PD_DIS);
}
    366c:	4770      	bx	lr
    366e:	46c0      	nop			; (mov r8, r8)
    3670:	41004400 	.word	0x41004400

00003674 <lcd_init_seq>:
 * Return Values(s) : ASF general status code
 * Description      : Initialization sequence as described by the 
 *  FT81X_Series_Programmer_Guide datasheet pg 11.
 */
void lcd_init_seq(void)
{
    3674:	b570      	push	{r4, r5, r6, lr}
    /* medium rare power cycle to get the LCD into a known state.
     * Medium rare because it resets a lot of things, but sometimes display
     * list behavior is funky even after this power cycle. It is recommended
     * that the user performs a hard power reset when testing display 
     * list stuff. */
    lcd_powerdown();
    3676:	4b31      	ldr	r3, [pc, #196]	; (373c <lcd_init_seq+0xc8>)
    3678:	4798      	blx	r3
    delay_ms(20);
    367a:	2014      	movs	r0, #20
    367c:	4c30      	ldr	r4, [pc, #192]	; (3740 <lcd_init_seq+0xcc>)
    367e:	47a0      	blx	r4
    lcd_powerup();
    3680:	4b30      	ldr	r3, [pc, #192]	; (3744 <lcd_init_seq+0xd0>)
    3682:	4798      	blx	r3
    delay_ms(20);
    3684:	2014      	movs	r0, #20
    3686:	47a0      	blx	r4
    
    // indicate that an external clock is being used
    lcd_host_cmd(CLKEXT, NO_PARAM);
    3688:	2100      	movs	r1, #0
    368a:	2044      	movs	r0, #68	; 0x44
    368c:	4d2e      	ldr	r5, [pc, #184]	; (3748 <lcd_init_seq+0xd4>)
    368e:	47a8      	blx	r5
    
    // wait a little bit, because CLKEXT triggers a software reset
    delay_ms(50);
    3690:	2032      	movs	r0, #50	; 0x32
    3692:	47a0      	blx	r4
    // wake up the LCD
    lcd_host_cmd(ACTIVE, NO_PARAM);
    3694:	2100      	movs	r1, #0
    3696:	2000      	movs	r0, #0
    3698:	47a8      	blx	r5
    
    // wait until the LCD is active
	do{
	    result = lcd_rd16(REG_ID);
    369a:	482c      	ldr	r0, [pc, #176]	; (374c <lcd_init_seq+0xd8>)
    369c:	4b2c      	ldr	r3, [pc, #176]	; (3750 <lcd_init_seq+0xdc>)
    369e:	4798      	blx	r3
    36a0:	b2c0      	uxtb	r0, r0
	} while(result != 0x7c);  
    36a2:	287c      	cmp	r0, #124	; 0x7c
    36a4:	d1f9      	bne.n	369a <lcd_init_seq+0x26>
    
    // Register settings, refer to NHD-5.0-800480FT-CTXL-CTP datasheet:
    // horizontal configuration registers
    lcd_wr16(REG_HSIZE, 800);
    36a6:	21c8      	movs	r1, #200	; 0xc8
    36a8:	0089      	lsls	r1, r1, #2
    36aa:	482a      	ldr	r0, [pc, #168]	; (3754 <lcd_init_seq+0xe0>)
    36ac:	4c2a      	ldr	r4, [pc, #168]	; (3758 <lcd_init_seq+0xe4>)
    36ae:	47a0      	blx	r4
    lcd_wr16(REG_HCYCLE, 928);
    36b0:	21e8      	movs	r1, #232	; 0xe8
    36b2:	0089      	lsls	r1, r1, #2
    36b4:	4829      	ldr	r0, [pc, #164]	; (375c <lcd_init_seq+0xe8>)
    36b6:	47a0      	blx	r4
    lcd_wr16(REG_HOFFSET, 88);
    36b8:	2158      	movs	r1, #88	; 0x58
    36ba:	4829      	ldr	r0, [pc, #164]	; (3760 <lcd_init_seq+0xec>)
    36bc:	47a0      	blx	r4
    lcd_wr16(REG_HSYNC0, 0);
    36be:	2100      	movs	r1, #0
    36c0:	4828      	ldr	r0, [pc, #160]	; (3764 <lcd_init_seq+0xf0>)
    36c2:	47a0      	blx	r4
    lcd_wr16(REG_HSYNC1, 48);
    36c4:	2130      	movs	r1, #48	; 0x30
    36c6:	4828      	ldr	r0, [pc, #160]	; (3768 <lcd_init_seq+0xf4>)
    36c8:	47a0      	blx	r4
    
    // vertical configuration registers
    lcd_wr16(REG_VSIZE, 480);
    36ca:	21f0      	movs	r1, #240	; 0xf0
    36cc:	0049      	lsls	r1, r1, #1
    36ce:	4827      	ldr	r0, [pc, #156]	; (376c <lcd_init_seq+0xf8>)
    36d0:	47a0      	blx	r4
    lcd_wr16(REG_VCYCLE, 525);
    36d2:	4927      	ldr	r1, [pc, #156]	; (3770 <lcd_init_seq+0xfc>)
    36d4:	4827      	ldr	r0, [pc, #156]	; (3774 <lcd_init_seq+0x100>)
    36d6:	47a0      	blx	r4
    lcd_wr16(REG_VOFFSET, 32);
    36d8:	2120      	movs	r1, #32
    36da:	4827      	ldr	r0, [pc, #156]	; (3778 <lcd_init_seq+0x104>)
    36dc:	47a0      	blx	r4
    lcd_wr16(REG_VSYNC0, 0);
    36de:	2100      	movs	r1, #0
    36e0:	4826      	ldr	r0, [pc, #152]	; (377c <lcd_init_seq+0x108>)
    36e2:	47a0      	blx	r4
    lcd_wr16(REG_VSYNC1, 3);
    36e4:	2103      	movs	r1, #3
    36e6:	4826      	ldr	r0, [pc, #152]	; (3780 <lcd_init_seq+0x10c>)
    36e8:	47a0      	blx	r4

    // misc. screen configuration registers
	lcd_wr8(REG_SWIZZLE, 0);
    36ea:	2100      	movs	r1, #0
    36ec:	4825      	ldr	r0, [pc, #148]	; (3784 <lcd_init_seq+0x110>)
    36ee:	4d26      	ldr	r5, [pc, #152]	; (3788 <lcd_init_seq+0x114>)
    36f0:	47a8      	blx	r5
	lcd_wr8(REG_PCLK_POL, 0);
    36f2:	2100      	movs	r1, #0
    36f4:	4825      	ldr	r0, [pc, #148]	; (378c <lcd_init_seq+0x118>)
    36f6:	47a8      	blx	r5
	lcd_wr8(REG_CSPREAD, 1);
    36f8:	2101      	movs	r1, #1
    36fa:	4825      	ldr	r0, [pc, #148]	; (3790 <lcd_init_seq+0x11c>)
    36fc:	47a8      	blx	r5
	lcd_wr8(REG_DITHER, 1);
    36fe:	2101      	movs	r1, #1
    3700:	4824      	ldr	r0, [pc, #144]	; (3794 <lcd_init_seq+0x120>)
    3702:	47a8      	blx	r5

    // clear the display
    lcd_wr32(RAM_DL+0, CLEAR_COLOR_RGB(1, 1, 1));
    3704:	4924      	ldr	r1, [pc, #144]	; (3798 <lcd_init_seq+0x124>)
    3706:	20c0      	movs	r0, #192	; 0xc0
    3708:	0380      	lsls	r0, r0, #14
    370a:	4e24      	ldr	r6, [pc, #144]	; (379c <lcd_init_seq+0x128>)
    370c:	47b0      	blx	r6
    lcd_wr32(RAM_DL+4, COLOR_RGB(255,255,255));
    370e:	4924      	ldr	r1, [pc, #144]	; (37a0 <lcd_init_seq+0x12c>)
    3710:	4824      	ldr	r0, [pc, #144]	; (37a4 <lcd_init_seq+0x130>)
    3712:	47b0      	blx	r6
    lcd_wr32(RAM_DL+8, CLEAR(1,1,1));
    3714:	4924      	ldr	r1, [pc, #144]	; (37a8 <lcd_init_seq+0x134>)
    3716:	4825      	ldr	r0, [pc, #148]	; (37ac <lcd_init_seq+0x138>)
    3718:	47b0      	blx	r6
    lcd_wr32(RAM_DL+12, DISPLAY());
    371a:	2100      	movs	r1, #0
    371c:	4824      	ldr	r0, [pc, #144]	; (37b0 <lcd_init_seq+0x13c>)
    371e:	47b0      	blx	r6

    // display list swap
    lcd_wr8(REG_DLSWAP,DLSWAP_FRAME);
    3720:	2102      	movs	r1, #2
    3722:	4824      	ldr	r0, [pc, #144]	; (37b4 <lcd_init_seq+0x140>)
    3724:	47a8      	blx	r5

    // set the pin drive strength
    lcd_wr16(REG_GPIOX_DIR, 0xffff);
    3726:	4e24      	ldr	r6, [pc, #144]	; (37b8 <lcd_init_seq+0x144>)
    3728:	0031      	movs	r1, r6
    372a:	4824      	ldr	r0, [pc, #144]	; (37bc <lcd_init_seq+0x148>)
    372c:	47a0      	blx	r4
    lcd_wr16(REG_GPIOX, 0xffff);
    372e:	0031      	movs	r1, r6
    3730:	4823      	ldr	r0, [pc, #140]	; (37c0 <lcd_init_seq+0x14c>)
    3732:	47a0      	blx	r4

    // enable the clock
    lcd_wr8(REG_PCLK,2);
    3734:	2102      	movs	r1, #2
    3736:	4823      	ldr	r0, [pc, #140]	; (37c4 <lcd_init_seq+0x150>)
    3738:	47a8      	blx	r5
}
    373a:	bd70      	pop	{r4, r5, r6, pc}
    373c:	00003655 	.word	0x00003655
    3740:	00000151 	.word	0x00000151
    3744:	00003665 	.word	0x00003665
    3748:	00003605 	.word	0x00003605
    374c:	00302000 	.word	0x00302000
    3750:	00003531 	.word	0x00003531
    3754:	00302034 	.word	0x00302034
    3758:	000035a9 	.word	0x000035a9
    375c:	0030202c 	.word	0x0030202c
    3760:	00302030 	.word	0x00302030
    3764:	00302038 	.word	0x00302038
    3768:	0030203c 	.word	0x0030203c
    376c:	00302048 	.word	0x00302048
    3770:	0000020d 	.word	0x0000020d
    3774:	00302040 	.word	0x00302040
    3778:	00302044 	.word	0x00302044
    377c:	0030204c 	.word	0x0030204c
    3780:	00302050 	.word	0x00302050
    3784:	00302064 	.word	0x00302064
    3788:	00003579 	.word	0x00003579
    378c:	0030206c 	.word	0x0030206c
    3790:	00302068 	.word	0x00302068
    3794:	00302060 	.word	0x00302060
    3798:	02010101 	.word	0x02010101
    379c:	000035d9 	.word	0x000035d9
    37a0:	04ffffff 	.word	0x04ffffff
    37a4:	00300004 	.word	0x00300004
    37a8:	26000007 	.word	0x26000007
    37ac:	00300008 	.word	0x00300008
    37b0:	0030000c 	.word	0x0030000c
    37b4:	00302054 	.word	0x00302054
    37b8:	0000ffff 	.word	0x0000ffff
    37bc:	00302098 	.word	0x00302098
    37c0:	0030209c 	.word	0x0030209c
    37c4:	00302070 	.word	0x00302070

000037c8 <lcd_set_ft_host_ptr>:
 * Description      : Sets the sim_system_glcd_software global pointer for the
 *  FTDI context struct.
 */
void lcd_set_ft_host_ptr(Ft_Gpu_Hal_Context_t* phost)
{
    lcd_firmware_phost = phost;
    37c8:	4b01      	ldr	r3, [pc, #4]	; (37d0 <lcd_set_ft_host_ptr+0x8>)
    37ca:	6018      	str	r0, [r3, #0]
}
    37cc:	4770      	bx	lr
    37ce:	46c0      	nop			; (mov r8, r8)
    37d0:	2000015c 	.word	0x2000015c

000037d4 <lcd_interrupt_callback>:
 * Return Values(s) : void
 * Description      : Callback for the LCD interrupt. Reads the LCD's flag
 *  register.
 */
void lcd_interrupt_callback(void)
{
    37d4:	b510      	push	{r4, lr}
    lcd_int_flags = lcd_rd8(REG_INT_FLAGS);
    37d6:	4803      	ldr	r0, [pc, #12]	; (37e4 <lcd_interrupt_callback+0x10>)
    37d8:	4b03      	ldr	r3, [pc, #12]	; (37e8 <lcd_interrupt_callback+0x14>)
    37da:	4798      	blx	r3
    37dc:	4b03      	ldr	r3, [pc, #12]	; (37ec <lcd_interrupt_callback+0x18>)
    37de:	7018      	strb	r0, [r3, #0]
}
    37e0:	bd10      	pop	{r4, pc}
    37e2:	46c0      	nop			; (mov r8, r8)
    37e4:	003020a8 	.word	0x003020a8
    37e8:	00003501 	.word	0x00003501
    37ec:	2000000a 	.word	0x2000000a

000037f0 <led_tx_on>:
		port_base->OUTCLR.reg = pin_mask;
    37f0:	2280      	movs	r2, #128	; 0x80
    37f2:	0512      	lsls	r2, r2, #20
    37f4:	4b01      	ldr	r3, [pc, #4]	; (37fc <led_tx_on+0xc>)
    37f6:	615a      	str	r2, [r3, #20]
 * @brief Turn on Transmit LED
 */
void led_tx_on(void)
{
    port_pin_set_output_level(PIN_PA27, false);
}
    37f8:	4770      	bx	lr
    37fa:	46c0      	nop			; (mov r8, r8)
    37fc:	41004400 	.word	0x41004400

00003800 <led_tx_off>:
		port_base->OUTSET.reg = pin_mask;
    3800:	2280      	movs	r2, #128	; 0x80
    3802:	0512      	lsls	r2, r2, #20
    3804:	4b01      	ldr	r3, [pc, #4]	; (380c <led_tx_off+0xc>)
    3806:	619a      	str	r2, [r3, #24]
 * @brief Turn off Transmit LED
 */
void led_tx_off(void)
{
    port_pin_set_output_level(PIN_PA27, true);
}
    3808:	4770      	bx	lr
    380a:	46c0      	nop			; (mov r8, r8)
    380c:	41004400 	.word	0x41004400

00003810 <SysTick_Handler>:
 * Handles the interrupt from the timer
 */
void SysTick_Handler(void)
{
    /* increment the tick count */
    Millisecond_Counter++;
    3810:	4a02      	ldr	r2, [pc, #8]	; (381c <SysTick_Handler+0xc>)
    3812:	6813      	ldr	r3, [r2, #0]
    3814:	3301      	adds	r3, #1
    3816:	6013      	str	r3, [r2, #0]
}
    3818:	4770      	bx	lr
    381a:	46c0      	nop			; (mov r8, r8)
    381c:	20000160 	.word	0x20000160

00003820 <mstimer_now>:
 * The system time is the time elapsed since OS was started.
 * @return milliseconds since OS was started
 */
unsigned long mstimer_now(void)
{
    return Millisecond_Counter;
    3820:	4b01      	ldr	r3, [pc, #4]	; (3828 <mstimer_now+0x8>)
    3822:	6818      	ldr	r0, [r3, #0]
}
    3824:	4770      	bx	lr
    3826:	46c0      	nop			; (mov r8, r8)
    3828:	20000160 	.word	0x20000160

0000382c <mstimer_init>:

/**
 * @brief Initialization for timer
 */
void mstimer_init(void)
{
    382c:	b510      	push	{r4, lr}
    /* Setup SysTick Timer for 1ms interrupts  */
    if (SysTick_Config(SystemCoreClock / 1000)) {
    382e:	4b0f      	ldr	r3, [pc, #60]	; (386c <mstimer_init+0x40>)
    3830:	6818      	ldr	r0, [r3, #0]
    3832:	21fa      	movs	r1, #250	; 0xfa
    3834:	0089      	lsls	r1, r1, #2
    3836:	4b0e      	ldr	r3, [pc, #56]	; (3870 <mstimer_init+0x44>)
    3838:	4798      	blx	r3
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
    383a:	3801      	subs	r0, #1
    383c:	4b0d      	ldr	r3, [pc, #52]	; (3874 <mstimer_init+0x48>)
    383e:	4298      	cmp	r0, r3
    3840:	d811      	bhi.n	3866 <mstimer_init+0x3a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
    3842:	4a0d      	ldr	r2, [pc, #52]	; (3878 <mstimer_init+0x4c>)
    3844:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
    3846:	480d      	ldr	r0, [pc, #52]	; (387c <mstimer_init+0x50>)
    3848:	6a03      	ldr	r3, [r0, #32]
    384a:	021b      	lsls	r3, r3, #8
    384c:	0a1b      	lsrs	r3, r3, #8
    384e:	21c0      	movs	r1, #192	; 0xc0
    3850:	0609      	lsls	r1, r1, #24
    3852:	430b      	orrs	r3, r1
    3854:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
    3856:	2300      	movs	r3, #0
    3858:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    385a:	3307      	adds	r3, #7
    385c:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
    385e:	2300      	movs	r3, #0
    3860:	2b00      	cmp	r3, #0
    3862:	d002      	beq.n	386a <mstimer_init+0x3e>
    3864:	e7fe      	b.n	3864 <mstimer_init+0x38>
    return (1UL);                                                   /* Reload value impossible */
    3866:	2301      	movs	r3, #1
    3868:	e7fa      	b.n	3860 <mstimer_init+0x34>
        /* Capture error */
        while (1)
            ;
    }
    NVIC_EnableIRQ(SysTick_IRQn);
}
    386a:	bd10      	pop	{r4, pc}
    386c:	2000000c 	.word	0x2000000c
    3870:	00004e41 	.word	0x00004e41
    3874:	00ffffff 	.word	0x00ffffff
    3878:	e000e010 	.word	0xe000e010
    387c:	e000ed00 	.word	0xe000ed00

00003880 <rs485_clock_init>:

/**
 * Initialize the USART SERCOM module clock
 */
static void rs485_clock_init(void)
{
    3880:	b500      	push	{lr}
    3882:	b083      	sub	sp, #12
			PM->APBCMASK.reg |= mask;
    3884:	4a07      	ldr	r2, [pc, #28]	; (38a4 <rs485_clock_init+0x24>)
    3886:	6a13      	ldr	r3, [r2, #32]
    3888:	2120      	movs	r1, #32
    388a:	430b      	orrs	r3, r1
    388c:	6213      	str	r3, [r2, #32]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    388e:	a901      	add	r1, sp, #4
    3890:	2300      	movs	r3, #0
    3892:	700b      	strb	r3, [r1, #0]
    system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_SERCOM3);
    /* Turn on Generic clock for USART */
    system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    /*Default is generator 0. Other wise need to configure like below */
    /* gclk_chan_conf.source_generator = GCLK_GENERATOR_1; */
    system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3894:	2017      	movs	r0, #23
    3896:	4b04      	ldr	r3, [pc, #16]	; (38a8 <rs485_clock_init+0x28>)
    3898:	4798      	blx	r3
    system_gclk_chan_enable(gclk_index);
    389a:	2017      	movs	r0, #23
    389c:	4b03      	ldr	r3, [pc, #12]	; (38ac <rs485_clock_init+0x2c>)
    389e:	4798      	blx	r3
}
    38a0:	b003      	add	sp, #12
    38a2:	bd00      	pop	{pc}
    38a4:	40000400 	.word	0x40000400
    38a8:	000047d1 	.word	0x000047d1
    38ac:	00004749 	.word	0x00004749

000038b0 <rs485_pin_init>:

/**
 * Initialize the RTS pin
 */
static void rs485_pin_init(void)
{
    38b0:	b570      	push	{r4, r5, r6, lr}
	config->powersave  = false;
    38b2:	4c0b      	ldr	r4, [pc, #44]	; (38e0 <rs485_pin_init+0x30>)
    38b4:	2300      	movs	r3, #0
    38b6:	70a3      	strb	r3, [r4, #2]
	//Configure PIN_A24 as DE and PIN_A25 as /RE
    port_get_config_defaults(&RS485_Port_Config);
    RS485_Port_Config.direction = PORT_PIN_DIR_OUTPUT;
    38b8:	2601      	movs	r6, #1
    38ba:	7026      	strb	r6, [r4, #0]
	
    RS485_Port_Config.input_pull = PORT_PIN_PULL_DOWN;
    38bc:	3302      	adds	r3, #2
    38be:	7063      	strb	r3, [r4, #1]
	port_pin_set_config(RS485_DE, &RS485_Port_Config);
    38c0:	0021      	movs	r1, r4
    38c2:	2018      	movs	r0, #24
    38c4:	4d07      	ldr	r5, [pc, #28]	; (38e4 <rs485_pin_init+0x34>)
    38c6:	47a8      	blx	r5
	
	RS485_Port_Config.input_pull = PORT_PIN_PULL_UP;
    38c8:	7066      	strb	r6, [r4, #1]
    port_pin_set_config(RS485_RE, &RS485_Port_Config);
    38ca:	0021      	movs	r1, r4
    38cc:	2019      	movs	r0, #25
    38ce:	47a8      	blx	r5
		port_base->OUTCLR.reg = pin_mask;
    38d0:	4b05      	ldr	r3, [pc, #20]	; (38e8 <rs485_pin_init+0x38>)
    38d2:	2280      	movs	r2, #128	; 0x80
    38d4:	0492      	lsls	r2, r2, #18
    38d6:	615a      	str	r2, [r3, #20]
    38d8:	2280      	movs	r2, #128	; 0x80
    38da:	0452      	lsls	r2, r2, #17
    38dc:	615a      	str	r2, [r3, #20]

	
	
    port_pin_set_output_level(RS485_RE, false);
	port_pin_set_output_level(RS485_DE, false);
}
    38de:	bd70      	pop	{r4, r5, r6, pc}
    38e0:	20000168 	.word	0x20000168
    38e4:	000041d9 	.word	0x000041d9
    38e8:	41004400 	.word	0x41004400

000038ec <usart_read_callback>:
{
    38ec:	b510      	push	{r4, lr}
    if (!Transmitting) {
    38ee:	4b0a      	ldr	r3, [pc, #40]	; (3918 <usart_read_callback+0x2c>)
    38f0:	781b      	ldrb	r3, [r3, #0]
    38f2:	2b00      	cmp	r3, #0
    38f4:	d004      	beq.n	3900 <usart_read_callback+0x14>
    usart_read_job(&RS485_USART_Module, (uint16_t *)rx_buffer);
    38f6:	4909      	ldr	r1, [pc, #36]	; (391c <usart_read_callback+0x30>)
    38f8:	4809      	ldr	r0, [pc, #36]	; (3920 <usart_read_callback+0x34>)
    38fa:	4b0a      	ldr	r3, [pc, #40]	; (3924 <usart_read_callback+0x38>)
    38fc:	4798      	blx	r3
}
    38fe:	bd10      	pop	{r4, pc}
        FIFO_Put(&Receive_Queue, rx_buffer[0]);
    3900:	4b06      	ldr	r3, [pc, #24]	; (391c <usart_read_callback+0x30>)
    3902:	8819      	ldrh	r1, [r3, #0]
    3904:	b2c9      	uxtb	r1, r1
    3906:	4808      	ldr	r0, [pc, #32]	; (3928 <usart_read_callback+0x3c>)
    3908:	4b08      	ldr	r3, [pc, #32]	; (392c <usart_read_callback+0x40>)
    390a:	4798      	blx	r3
        RS485_Receive_Bytes++;
    390c:	4a08      	ldr	r2, [pc, #32]	; (3930 <usart_read_callback+0x44>)
    390e:	6813      	ldr	r3, [r2, #0]
    3910:	3301      	adds	r3, #1
    3912:	6013      	str	r3, [r2, #0]
    3914:	e7ef      	b.n	38f6 <usart_read_callback+0xa>
    3916:	46c0      	nop			; (mov r8, r8)
    3918:	200003f4 	.word	0x200003f4
    391c:	20000a38 	.word	0x20000a38
    3920:	200001b0 	.word	0x200001b0
    3924:	00003f41 	.word	0x00003f41
    3928:	200001e4 	.word	0x200001e4
    392c:	000012fd 	.word	0x000012fd
    3930:	2000016c 	.word	0x2000016c

00003934 <rs485_usart_init>:

/**
 * Initialize the USART SERCOM module for RS485
 */
static void rs485_usart_init(void)
{
    3934:	b570      	push	{r4, r5, r6, lr}
    enum status_code status;

    /* Disable this module since ASF expects it to be disabled. */
    RS485_USART->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    3936:	4935      	ldr	r1, [pc, #212]	; (3a0c <rs485_usart_init+0xd8>)
    3938:	680b      	ldr	r3, [r1, #0]
    393a:	2202      	movs	r2, #2
    393c:	4393      	bics	r3, r2
    393e:	600b      	str	r3, [r1, #0]
	config->data_order       = USART_DATAORDER_LSB;
    3940:	4a33      	ldr	r2, [pc, #204]	; (3a10 <rs485_usart_init+0xdc>)
    3942:	2380      	movs	r3, #128	; 0x80
    3944:	05db      	lsls	r3, r3, #23
    3946:	6013      	str	r3, [r2, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3948:	2300      	movs	r3, #0
    394a:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    394c:	20ff      	movs	r0, #255	; 0xff
    394e:	8110      	strh	r0, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    3950:	2000      	movs	r0, #0
    3952:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3954:	72d3      	strb	r3, [r2, #11]
	config->receiver_enable  = true;
    3956:	2401      	movs	r4, #1
    3958:	2524      	movs	r5, #36	; 0x24
    395a:	5554      	strb	r4, [r2, r5]
	config->transmitter_enable = true;
    395c:	3501      	adds	r5, #1
    395e:	5554      	strb	r4, [r2, r5]
	config->clock_polarity_inverted = false;
    3960:	3425      	adds	r4, #37	; 0x25
    3962:	5513      	strb	r3, [r2, r4]
	config->use_external_clock = false;
    3964:	3401      	adds	r4, #1
    3966:	5513      	strb	r3, [r2, r4]
	config->ext_clock_freq   = 0;
    3968:	6293      	str	r3, [r2, #40]	; 0x28
	config->run_in_standby   = false;
    396a:	3405      	adds	r4, #5
    396c:	5513      	strb	r3, [r2, r4]
	config->generator_source = GCLK_GENERATOR_0;
    396e:	3401      	adds	r4, #1
    3970:	5513      	strb	r3, [r2, r4]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    3972:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    3974:	8213      	strh	r3, [r2, #16]
	config->lin_slave_enable      = false;
    3976:	76d3      	strb	r3, [r2, #27]
	config->immediate_buffer_overflow_notification  = false;
    3978:	7610      	strb	r0, [r2, #24]
	config->start_frame_detection_enable            = false;
    397a:	7710      	strb	r0, [r2, #28]
	config->encoding_format_enable                  = false;
    397c:	7650      	strb	r0, [r2, #25]
	config->receive_pulse_length                    = 19;
    397e:	2313      	movs	r3, #19
    3980:	7693      	strb	r3, [r2, #26]
	config->collision_detection_enable              = false;
    3982:	7750      	strb	r0, [r2, #29]
    // Get default settings
    usart_get_config_defaults(&RS485_USART_Config);
    RS485_USART_Config.baudrate = Baud_Rate;
    3984:	4b23      	ldr	r3, [pc, #140]	; (3a14 <rs485_usart_init+0xe0>)
    3986:	681b      	ldr	r3, [r3, #0]
    3988:	6213      	str	r3, [r2, #32]
    RS485_USART_Config.mux_setting = USART_RX_1_TX_0_RTS_2_CTS_3;
    398a:	2390      	movs	r3, #144	; 0x90
    398c:	035b      	lsls	r3, r3, #13
    398e:	60d3      	str	r3, [r2, #12]
    RS485_USART_Config.pinmux_pad0 = RS485_TX;
    3990:	4b21      	ldr	r3, [pc, #132]	; (3a18 <rs485_usart_init+0xe4>)
    3992:	6313      	str	r3, [r2, #48]	; 0x30
    RS485_USART_Config.pinmux_pad1 = RS485_RX;
    3994:	4b21      	ldr	r3, [pc, #132]	; (3a1c <rs485_usart_init+0xe8>)
    3996:	6353      	str	r3, [r2, #52]	; 0x34
    RS485_USART_Config.pinmux_pad2 = PINMUX_UNUSED;
    3998:	2301      	movs	r3, #1
    399a:	425b      	negs	r3, r3
    399c:	6393      	str	r3, [r2, #56]	; 0x38
    RS485_USART_Config.pinmux_pad3 = PINMUX_UNUSED;
    399e:	63d3      	str	r3, [r2, #60]	; 0x3c
    status = usart_init(&RS485_USART_Module, RS485_USART, &RS485_USART_Config);
    39a0:	481f      	ldr	r0, [pc, #124]	; (3a20 <rs485_usart_init+0xec>)
    39a2:	4b20      	ldr	r3, [pc, #128]	; (3a24 <rs485_usart_init+0xf0>)
    39a4:	4798      	blx	r3
    while (status != STATUS_OK) {
    39a6:	2800      	cmp	r0, #0
    39a8:	d1fd      	bne.n	39a6 <rs485_usart_init+0x72>
	SercomUsart *const usart_hw = &(module->hw->USART);
    39aa:	4b1d      	ldr	r3, [pc, #116]	; (3a20 <rs485_usart_init+0xec>)
    39ac:	681c      	ldr	r4, [r3, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    39ae:	0020      	movs	r0, r4
    39b0:	4b1d      	ldr	r3, [pc, #116]	; (3a28 <rs485_usart_init+0xf4>)
    39b2:	4798      	blx	r3
    39b4:	231f      	movs	r3, #31
    39b6:	4018      	ands	r0, r3
    39b8:	3b1e      	subs	r3, #30
    39ba:	4083      	lsls	r3, r0
    39bc:	4a1b      	ldr	r2, [pc, #108]	; (3a2c <rs485_usart_init+0xf8>)
    39be:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    39c0:	4b17      	ldr	r3, [pc, #92]	; (3a20 <rs485_usart_init+0xec>)
    39c2:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    39c4:	69db      	ldr	r3, [r3, #28]
	while (usart_is_syncing(module)) {
    39c6:	2b00      	cmp	r3, #0
    39c8:	d1fa      	bne.n	39c0 <rs485_usart_init+0x8c>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    39ca:	6823      	ldr	r3, [r4, #0]
    39cc:	2202      	movs	r2, #2
    39ce:	4313      	orrs	r3, r2
    39d0:	6023      	str	r3, [r4, #0]
        /* hardware not initialized correctly - figure out why! */
    }
    usart_enable(&RS485_USART_Module);
#ifdef USART_CALLBACK_MODE
    usart_register_callback(&RS485_USART_Module, usart_read_callback,
    39d2:	4c13      	ldr	r4, [pc, #76]	; (3a20 <rs485_usart_init+0xec>)
    39d4:	3a01      	subs	r2, #1
    39d6:	4916      	ldr	r1, [pc, #88]	; (3a30 <rs485_usart_init+0xfc>)
    39d8:	0020      	movs	r0, r4
    39da:	4e16      	ldr	r6, [pc, #88]	; (3a34 <rs485_usart_init+0x100>)
    39dc:	47b0      	blx	r6
    39de:	2531      	movs	r5, #49	; 0x31
    39e0:	5d63      	ldrb	r3, [r4, r5]
    39e2:	2202      	movs	r2, #2
    39e4:	4313      	orrs	r3, r2
    39e6:	5563      	strb	r3, [r4, r5]
        USART_CALLBACK_BUFFER_RECEIVED);
    usart_enable_callback(&RS485_USART_Module, USART_CALLBACK_BUFFER_RECEIVED);
    usart_register_callback(&RS485_USART_Module, usart_write_callback,
    39e8:	2200      	movs	r2, #0
    39ea:	4913      	ldr	r1, [pc, #76]	; (3a38 <rs485_usart_init+0x104>)
    39ec:	0020      	movs	r0, r4
    39ee:	47b0      	blx	r6
    39f0:	5d63      	ldrb	r3, [r4, r5]
    39f2:	2201      	movs	r2, #1
    39f4:	4313      	orrs	r3, r2
    39f6:	5563      	strb	r3, [r4, r5]
        USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(
        &RS485_USART_Module, USART_CALLBACK_BUFFER_TRANSMITTED);
    system_interrupt_set_priority(
    39f8:	2100      	movs	r1, #0
    39fa:	200c      	movs	r0, #12
    39fc:	4b0f      	ldr	r3, [pc, #60]	; (3a3c <rs485_usart_init+0x108>)
    39fe:	4798      	blx	r3
        SYSTEM_INTERRUPT_MODULE_SERCOM3, SYSTEM_INTERRUPT_PRIORITY_LEVEL_0);
    /* initial callback call to prepare to begin receiving data */
    usart_read_job(&RS485_USART_Module, (uint16_t *)rx_buffer);
    3a00:	490f      	ldr	r1, [pc, #60]	; (3a40 <rs485_usart_init+0x10c>)
    3a02:	0020      	movs	r0, r4
    3a04:	4b0f      	ldr	r3, [pc, #60]	; (3a44 <rs485_usart_init+0x110>)
    3a06:	4798      	blx	r3
#endif    
}
    3a08:	bd70      	pop	{r4, r5, r6, pc}
    3a0a:	46c0      	nop			; (mov r8, r8)
    3a0c:	42001400 	.word	0x42001400
    3a10:	20000170 	.word	0x20000170
    3a14:	20000164 	.word	0x20000164
    3a18:	00160002 	.word	0x00160002
    3a1c:	00170002 	.word	0x00170002
    3a20:	200001b0 	.word	0x200001b0
    3a24:	00003d91 	.word	0x00003d91
    3a28:	00004155 	.word	0x00004155
    3a2c:	e000e100 	.word	0xe000e100
    3a30:	000038ed 	.word	0x000038ed
    3a34:	00003f29 	.word	0x00003f29
    3a38:	00003a95 	.word	0x00003a95
    3a3c:	00004821 	.word	0x00004821
    3a40:	20000a38 	.word	0x20000a38
    3a44:	00003f41 	.word	0x00003f41

00003a48 <rs485_rts_enable>:
{
    3a48:	b510      	push	{r4, lr}
    if (enable) {
    3a4a:	2800      	cmp	r0, #0
    3a4c:	d10c      	bne.n	3a68 <rs485_rts_enable+0x20>
    3a4e:	4b0d      	ldr	r3, [pc, #52]	; (3a84 <rs485_rts_enable+0x3c>)
    3a50:	2280      	movs	r2, #128	; 0x80
    3a52:	0492      	lsls	r2, r2, #18
    3a54:	615a      	str	r2, [r3, #20]
    3a56:	2280      	movs	r2, #128	; 0x80
    3a58:	0452      	lsls	r2, r2, #17
    3a5a:	615a      	str	r2, [r3, #20]
        led_tx_off();
    3a5c:	4b0a      	ldr	r3, [pc, #40]	; (3a88 <rs485_rts_enable+0x40>)
    3a5e:	4798      	blx	r3
        Transmitting = false;
    3a60:	2200      	movs	r2, #0
    3a62:	4b0a      	ldr	r3, [pc, #40]	; (3a8c <rs485_rts_enable+0x44>)
    3a64:	701a      	strb	r2, [r3, #0]
}
    3a66:	bd10      	pop	{r4, pc}
        Transmitting = true;
    3a68:	2201      	movs	r2, #1
    3a6a:	4b08      	ldr	r3, [pc, #32]	; (3a8c <rs485_rts_enable+0x44>)
    3a6c:	701a      	strb	r2, [r3, #0]
		port_base->OUTSET.reg = pin_mask;
    3a6e:	4b05      	ldr	r3, [pc, #20]	; (3a84 <rs485_rts_enable+0x3c>)
    3a70:	2280      	movs	r2, #128	; 0x80
    3a72:	0492      	lsls	r2, r2, #18
    3a74:	619a      	str	r2, [r3, #24]
    3a76:	2280      	movs	r2, #128	; 0x80
    3a78:	0452      	lsls	r2, r2, #17
    3a7a:	619a      	str	r2, [r3, #24]
        led_tx_on();
    3a7c:	4b04      	ldr	r3, [pc, #16]	; (3a90 <rs485_rts_enable+0x48>)
    3a7e:	4798      	blx	r3
    3a80:	e7f1      	b.n	3a66 <rs485_rts_enable+0x1e>
    3a82:	46c0      	nop			; (mov r8, r8)
    3a84:	41004400 	.word	0x41004400
    3a88:	00003801 	.word	0x00003801
    3a8c:	200003f4 	.word	0x200003f4
    3a90:	000037f1 	.word	0x000037f1

00003a94 <usart_write_callback>:
{
    3a94:	b510      	push	{r4, lr}
    rs485_rts_enable(false);
    3a96:	2000      	movs	r0, #0
    3a98:	4b01      	ldr	r3, [pc, #4]	; (3aa0 <usart_write_callback+0xc>)
    3a9a:	4798      	blx	r3
}
    3a9c:	bd10      	pop	{r4, pc}
    3a9e:	46c0      	nop			; (mov r8, r8)
    3aa0:	00003a49 	.word	0x00003a49

00003aa4 <rs485_baud_rate_set>:
    switch (baudrate) {
    3aa4:	2396      	movs	r3, #150	; 0x96
    3aa6:	021b      	lsls	r3, r3, #8
    3aa8:	4298      	cmp	r0, r3
    3aaa:	d103      	bne.n	3ab4 <rs485_baud_rate_set+0x10>
            Baud_Rate = baudrate;
    3aac:	4b02      	ldr	r3, [pc, #8]	; (3ab8 <rs485_baud_rate_set+0x14>)
    3aae:	6018      	str	r0, [r3, #0]
    bool valid = true;
    3ab0:	2001      	movs	r0, #1
}
    3ab2:	4770      	bx	lr
            valid = false;
    3ab4:	2000      	movs	r0, #0
    3ab6:	e7fc      	b.n	3ab2 <rs485_baud_rate_set+0xe>
    3ab8:	20000164 	.word	0x20000164

00003abc <rs485_init>:

/* SERCOM3 UART initialization */
void rs485_init(void)
{
    3abc:	b510      	push	{r4, lr}
    /* initialize the Rx and Tx byte queues */
    FIFO_Init(&Receive_Queue, &Receive_Queue_Data[0],
    3abe:	2280      	movs	r2, #128	; 0x80
    3ac0:	0092      	lsls	r2, r2, #2
    3ac2:	4905      	ldr	r1, [pc, #20]	; (3ad8 <rs485_init+0x1c>)
    3ac4:	4805      	ldr	r0, [pc, #20]	; (3adc <rs485_init+0x20>)
    3ac6:	4b06      	ldr	r3, [pc, #24]	; (3ae0 <rs485_init+0x24>)
    3ac8:	4798      	blx	r3
        (unsigned)sizeof(Receive_Queue_Data));
    rs485_clock_init();
    3aca:	4b06      	ldr	r3, [pc, #24]	; (3ae4 <rs485_init+0x28>)
    3acc:	4798      	blx	r3
    rs485_pin_init();
    3ace:	4b06      	ldr	r3, [pc, #24]	; (3ae8 <rs485_init+0x2c>)
    3ad0:	4798      	blx	r3
    rs485_usart_init();
    3ad2:	4b06      	ldr	r3, [pc, #24]	; (3aec <rs485_init+0x30>)
    3ad4:	4798      	blx	r3
}
    3ad6:	bd10      	pop	{r4, pc}
    3ad8:	200001f4 	.word	0x200001f4
    3adc:	200001e4 	.word	0x200001e4
    3ae0:	00001339 	.word	0x00001339
    3ae4:	00003881 	.word	0x00003881
    3ae8:	000038b1 	.word	0x000038b1
    3aec:	00003935 	.word	0x00003935

00003af0 <WDT_Handler>:
    3af0:	b510      	push	{r4, lr}
    3af2:	2201      	movs	r2, #1
    3af4:	4b03      	ldr	r3, [pc, #12]	; (3b04 <WDT_Handler+0x14>)
    3af6:	719a      	strb	r2, [r3, #6]
    3af8:	4b03      	ldr	r3, [pc, #12]	; (3b08 <WDT_Handler+0x18>)
    3afa:	681b      	ldr	r3, [r3, #0]
    3afc:	2b00      	cmp	r3, #0
    3afe:	d000      	beq.n	3b02 <WDT_Handler+0x12>
    3b00:	4798      	blx	r3
    3b02:	bd10      	pop	{r4, pc}
    3b04:	40001000 	.word	0x40001000
    3b08:	20000a40 	.word	0x20000a40

00003b0c <_tc_interrupt_handler>:
    3b0c:	b570      	push	{r4, r5, r6, lr}
    3b0e:	0080      	lsls	r0, r0, #2
    3b10:	4b16      	ldr	r3, [pc, #88]	; (3b6c <_tc_interrupt_handler+0x60>)
    3b12:	58c5      	ldr	r5, [r0, r3]
    3b14:	682b      	ldr	r3, [r5, #0]
    3b16:	7b9c      	ldrb	r4, [r3, #14]
    3b18:	7e2a      	ldrb	r2, [r5, #24]
    3b1a:	7e6b      	ldrb	r3, [r5, #25]
    3b1c:	4014      	ands	r4, r2
    3b1e:	401c      	ands	r4, r3
    3b20:	07e3      	lsls	r3, r4, #31
    3b22:	d406      	bmi.n	3b32 <_tc_interrupt_handler+0x26>
    3b24:	07a3      	lsls	r3, r4, #30
    3b26:	d40b      	bmi.n	3b40 <_tc_interrupt_handler+0x34>
    3b28:	06e3      	lsls	r3, r4, #27
    3b2a:	d410      	bmi.n	3b4e <_tc_interrupt_handler+0x42>
    3b2c:	06a3      	lsls	r3, r4, #26
    3b2e:	d415      	bmi.n	3b5c <_tc_interrupt_handler+0x50>
    3b30:	bd70      	pop	{r4, r5, r6, pc}
    3b32:	0028      	movs	r0, r5
    3b34:	68ab      	ldr	r3, [r5, #8]
    3b36:	4798      	blx	r3
    3b38:	2301      	movs	r3, #1
    3b3a:	682a      	ldr	r2, [r5, #0]
    3b3c:	7393      	strb	r3, [r2, #14]
    3b3e:	e7f1      	b.n	3b24 <_tc_interrupt_handler+0x18>
    3b40:	0028      	movs	r0, r5
    3b42:	68eb      	ldr	r3, [r5, #12]
    3b44:	4798      	blx	r3
    3b46:	2302      	movs	r3, #2
    3b48:	682a      	ldr	r2, [r5, #0]
    3b4a:	7393      	strb	r3, [r2, #14]
    3b4c:	e7ec      	b.n	3b28 <_tc_interrupt_handler+0x1c>
    3b4e:	0028      	movs	r0, r5
    3b50:	692b      	ldr	r3, [r5, #16]
    3b52:	4798      	blx	r3
    3b54:	2310      	movs	r3, #16
    3b56:	682a      	ldr	r2, [r5, #0]
    3b58:	7393      	strb	r3, [r2, #14]
    3b5a:	e7e7      	b.n	3b2c <_tc_interrupt_handler+0x20>
    3b5c:	0028      	movs	r0, r5
    3b5e:	696b      	ldr	r3, [r5, #20]
    3b60:	4798      	blx	r3
    3b62:	682b      	ldr	r3, [r5, #0]
    3b64:	2220      	movs	r2, #32
    3b66:	739a      	strb	r2, [r3, #14]
    3b68:	e7e2      	b.n	3b30 <_tc_interrupt_handler+0x24>
    3b6a:	46c0      	nop			; (mov r8, r8)
    3b6c:	20000a44 	.word	0x20000a44

00003b70 <TC3_Handler>:
    3b70:	b510      	push	{r4, lr}
    3b72:	2000      	movs	r0, #0
    3b74:	4b01      	ldr	r3, [pc, #4]	; (3b7c <TC3_Handler+0xc>)
    3b76:	4798      	blx	r3
    3b78:	bd10      	pop	{r4, pc}
    3b7a:	46c0      	nop			; (mov r8, r8)
    3b7c:	00003b0d 	.word	0x00003b0d

00003b80 <TC4_Handler>:
    3b80:	b510      	push	{r4, lr}
    3b82:	2001      	movs	r0, #1
    3b84:	4b01      	ldr	r3, [pc, #4]	; (3b8c <TC4_Handler+0xc>)
    3b86:	4798      	blx	r3
    3b88:	bd10      	pop	{r4, pc}
    3b8a:	46c0      	nop			; (mov r8, r8)
    3b8c:	00003b0d 	.word	0x00003b0d

00003b90 <TC5_Handler>:
    3b90:	b510      	push	{r4, lr}
    3b92:	2002      	movs	r0, #2
    3b94:	4b01      	ldr	r3, [pc, #4]	; (3b9c <TC5_Handler+0xc>)
    3b96:	4798      	blx	r3
    3b98:	bd10      	pop	{r4, pc}
    3b9a:	46c0      	nop			; (mov r8, r8)
    3b9c:	00003b0d 	.word	0x00003b0d

00003ba0 <TC6_Handler>:
    3ba0:	b510      	push	{r4, lr}
    3ba2:	2003      	movs	r0, #3
    3ba4:	4b01      	ldr	r3, [pc, #4]	; (3bac <TC6_Handler+0xc>)
    3ba6:	4798      	blx	r3
    3ba8:	bd10      	pop	{r4, pc}
    3baa:	46c0      	nop			; (mov r8, r8)
    3bac:	00003b0d 	.word	0x00003b0d

00003bb0 <TC7_Handler>:
    3bb0:	b510      	push	{r4, lr}
    3bb2:	2004      	movs	r0, #4
    3bb4:	4b01      	ldr	r3, [pc, #4]	; (3bbc <TC7_Handler+0xc>)
    3bb6:	4798      	blx	r3
    3bb8:	bd10      	pop	{r4, pc}
    3bba:	46c0      	nop			; (mov r8, r8)
    3bbc:	00003b0d 	.word	0x00003b0d

00003bc0 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    3bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bc2:	46de      	mov	lr, fp
    3bc4:	4657      	mov	r7, sl
    3bc6:	464e      	mov	r6, r9
    3bc8:	4645      	mov	r5, r8
    3bca:	b5e0      	push	{r5, r6, r7, lr}
    3bcc:	b087      	sub	sp, #28
    3bce:	0005      	movs	r5, r0
    3bd0:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3bd2:	6806      	ldr	r6, [r0, #0]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3bd4:	0030      	movs	r0, r6
    3bd6:	4b69      	ldr	r3, [pc, #420]	; (3d7c <_usart_set_config+0x1bc>)
    3bd8:	4798      	blx	r3
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3bda:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    3bdc:	2200      	movs	r2, #0
    3bde:	230e      	movs	r3, #14
    3be0:	a902      	add	r1, sp, #8
    3be2:	468c      	mov	ip, r1
    3be4:	4463      	add	r3, ip
    3be6:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    3be8:	8a22      	ldrh	r2, [r4, #16]
    3bea:	2380      	movs	r3, #128	; 0x80
    3bec:	01db      	lsls	r3, r3, #7
    3bee:	429a      	cmp	r2, r3
    3bf0:	d03b      	beq.n	3c6a <_usart_set_config+0xaa>
    3bf2:	d90c      	bls.n	3c0e <_usart_set_config+0x4e>
    3bf4:	23c0      	movs	r3, #192	; 0xc0
    3bf6:	01db      	lsls	r3, r3, #7
    3bf8:	429a      	cmp	r2, r3
    3bfa:	d031      	beq.n	3c60 <_usart_set_config+0xa0>
    3bfc:	2380      	movs	r3, #128	; 0x80
    3bfe:	021b      	lsls	r3, r3, #8
    3c00:	429a      	cmp	r2, r3
    3c02:	d10d      	bne.n	3c20 <_usart_set_config+0x60>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3c04:	2303      	movs	r3, #3
    3c06:	4698      	mov	r8, r3
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3c08:	2300      	movs	r3, #0
    3c0a:	469a      	mov	sl, r3
			break;
    3c0c:	e00c      	b.n	3c28 <_usart_set_config+0x68>
	switch (config->sample_rate) {
    3c0e:	2380      	movs	r3, #128	; 0x80
    3c10:	019b      	lsls	r3, r3, #6
    3c12:	429a      	cmp	r2, r3
    3c14:	d104      	bne.n	3c20 <_usart_set_config+0x60>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3c16:	2310      	movs	r3, #16
    3c18:	4698      	mov	r8, r3
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3c1a:	3b0f      	subs	r3, #15
    3c1c:	469a      	mov	sl, r3
			break;
    3c1e:	e003      	b.n	3c28 <_usart_set_config+0x68>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3c20:	2310      	movs	r3, #16
    3c22:	4698      	mov	r8, r3
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3c24:	2300      	movs	r3, #0
    3c26:	469a      	mov	sl, r3
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3c28:	6823      	ldr	r3, [r4, #0]
    3c2a:	68e1      	ldr	r1, [r4, #12]
    3c2c:	430b      	orrs	r3, r1
		(uint32_t)config->mux_setting |
    3c2e:	6961      	ldr	r1, [r4, #20]
    3c30:	430b      	orrs	r3, r1
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    3c32:	4313      	orrs	r3, r2
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3c34:	7e22      	ldrb	r2, [r4, #24]
    3c36:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    3c38:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3c3a:	2226      	movs	r2, #38	; 0x26
    3c3c:	5ca2      	ldrb	r2, [r4, r2]
    3c3e:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    3c40:	4313      	orrs	r3, r2
    3c42:	4699      	mov	r9, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    3c44:	6862      	ldr	r2, [r4, #4]
    3c46:	9203      	str	r2, [sp, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    3c48:	2a00      	cmp	r2, #0
    3c4a:	d021      	beq.n	3c90 <_usart_set_config+0xd0>
    3c4c:	2380      	movs	r3, #128	; 0x80
    3c4e:	055b      	lsls	r3, r3, #21
    3c50:	429a      	cmp	r2, r3
    3c52:	d13e      	bne.n	3cd2 <_usart_set_config+0x112>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    3c54:	2327      	movs	r3, #39	; 0x27
    3c56:	5ce3      	ldrb	r3, [r4, r3]
    3c58:	2b00      	cmp	r3, #0
    3c5a:	d00b      	beq.n	3c74 <_usart_set_config+0xb4>
	enum status_code status_code = STATUS_OK;
    3c5c:	2000      	movs	r0, #0
    3c5e:	e039      	b.n	3cd4 <_usart_set_config+0x114>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3c60:	2308      	movs	r3, #8
    3c62:	4698      	mov	r8, r3
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3c64:	3b07      	subs	r3, #7
    3c66:	469a      	mov	sl, r3
			break;
    3c68:	e7de      	b.n	3c28 <_usart_set_config+0x68>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3c6a:	2308      	movs	r3, #8
    3c6c:	4698      	mov	r8, r3
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3c6e:	2300      	movs	r3, #0
    3c70:	469a      	mov	sl, r3
    3c72:	e7d9      	b.n	3c28 <_usart_set_config+0x68>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    3c74:	6a23      	ldr	r3, [r4, #32]
    3c76:	4698      	mov	r8, r3
    3c78:	b2c0      	uxtb	r0, r0
    3c7a:	4b41      	ldr	r3, [pc, #260]	; (3d80 <_usart_set_config+0x1c0>)
    3c7c:	4798      	blx	r3
    3c7e:	0001      	movs	r1, r0
    3c80:	220e      	movs	r2, #14
    3c82:	ab02      	add	r3, sp, #8
    3c84:	469c      	mov	ip, r3
    3c86:	4462      	add	r2, ip
    3c88:	4640      	mov	r0, r8
    3c8a:	4b3e      	ldr	r3, [pc, #248]	; (3d84 <_usart_set_config+0x1c4>)
    3c8c:	4798      	blx	r3
    3c8e:	e021      	b.n	3cd4 <_usart_set_config+0x114>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    3c90:	2327      	movs	r3, #39	; 0x27
    3c92:	5ce3      	ldrb	r3, [r4, r3]
    3c94:	2b00      	cmp	r3, #0
    3c96:	d00b      	beq.n	3cb0 <_usart_set_config+0xf0>
				status_code =
    3c98:	4643      	mov	r3, r8
    3c9a:	9300      	str	r3, [sp, #0]
    3c9c:	4653      	mov	r3, sl
    3c9e:	220e      	movs	r2, #14
    3ca0:	a902      	add	r1, sp, #8
    3ca2:	468c      	mov	ip, r1
    3ca4:	4462      	add	r2, ip
    3ca6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    3ca8:	6a20      	ldr	r0, [r4, #32]
    3caa:	4f37      	ldr	r7, [pc, #220]	; (3d88 <_usart_set_config+0x1c8>)
    3cac:	47b8      	blx	r7
    3cae:	e011      	b.n	3cd4 <_usart_set_config+0x114>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    3cb0:	6a23      	ldr	r3, [r4, #32]
    3cb2:	469b      	mov	fp, r3
    3cb4:	b2c0      	uxtb	r0, r0
    3cb6:	4b32      	ldr	r3, [pc, #200]	; (3d80 <_usart_set_config+0x1c0>)
    3cb8:	4798      	blx	r3
    3cba:	0001      	movs	r1, r0
				status_code =
    3cbc:	4643      	mov	r3, r8
    3cbe:	9300      	str	r3, [sp, #0]
    3cc0:	4653      	mov	r3, sl
    3cc2:	220e      	movs	r2, #14
    3cc4:	a802      	add	r0, sp, #8
    3cc6:	4684      	mov	ip, r0
    3cc8:	4462      	add	r2, ip
    3cca:	4658      	mov	r0, fp
    3ccc:	4f2e      	ldr	r7, [pc, #184]	; (3d88 <_usart_set_config+0x1c8>)
    3cce:	47b8      	blx	r7
    3cd0:	e000      	b.n	3cd4 <_usart_set_config+0x114>
	enum status_code status_code = STATUS_OK;
    3cd2:	2000      	movs	r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    3cd4:	2800      	cmp	r0, #0
    3cd6:	d142      	bne.n	3d5e <_usart_set_config+0x19e>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    3cd8:	7e63      	ldrb	r3, [r4, #25]
    3cda:	2b00      	cmp	r3, #0
    3cdc:	d001      	beq.n	3ce2 <_usart_set_config+0x122>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3cde:	7ea3      	ldrb	r3, [r4, #26]
    3ce0:	73b3      	strb	r3, [r6, #14]
	}
#endif

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    3ce2:	230e      	movs	r3, #14
    3ce4:	aa02      	add	r2, sp, #8
    3ce6:	4694      	mov	ip, r2
    3ce8:	4463      	add	r3, ip
    3cea:	881b      	ldrh	r3, [r3, #0]
    3cec:	81b3      	strh	r3, [r6, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    3cee:	464b      	mov	r3, r9
    3cf0:	9a03      	ldr	r2, [sp, #12]
    3cf2:	4313      	orrs	r3, r2

	if (config->use_external_clock == false) {
    3cf4:	2227      	movs	r2, #39	; 0x27
    3cf6:	5ca2      	ldrb	r2, [r4, r2]
    3cf8:	2a00      	cmp	r2, #0
    3cfa:	d101      	bne.n	3d00 <_usart_set_config+0x140>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    3cfc:	3204      	adds	r2, #4
    3cfe:	4313      	orrs	r3, r2
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3d00:	7e61      	ldrb	r1, [r4, #25]
    3d02:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3d04:	7f22      	ldrb	r2, [r4, #28]
    3d06:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3d08:	4311      	orrs	r1, r2
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3d0a:	7f62      	ldrb	r2, [r4, #29]
    3d0c:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3d0e:	4311      	orrs	r1, r2
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3d10:	2224      	movs	r2, #36	; 0x24
    3d12:	5ca2      	ldrb	r2, [r4, r2]
    3d14:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3d16:	4311      	orrs	r1, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    3d18:	2225      	movs	r2, #37	; 0x25
    3d1a:	5ca2      	ldrb	r2, [r4, r2]
    3d1c:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3d1e:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
    3d20:	7aa2      	ldrb	r2, [r4, #10]
    3d22:	4311      	orrs	r1, r2
	ctrlb |= (uint32_t)config->character_size;
    3d24:	7ae2      	ldrb	r2, [r4, #11]
    3d26:	4311      	orrs	r1, r2
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    3d28:	8922      	ldrh	r2, [r4, #8]
    3d2a:	2aff      	cmp	r2, #255	; 0xff
    3d2c:	d01e      	beq.n	3d6c <_usart_set_config+0x1ac>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    3d2e:	2780      	movs	r7, #128	; 0x80
    3d30:	047f      	lsls	r7, r7, #17
    3d32:	433b      	orrs	r3, r7
		ctrlb |= config->parity;
    3d34:	4311      	orrs	r1, r2
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3d36:	222c      	movs	r2, #44	; 0x2c
    3d38:	5ca2      	ldrb	r2, [r4, r2]
    3d3a:	2a00      	cmp	r2, #0
    3d3c:	d103      	bne.n	3d46 <_usart_set_config+0x186>
    3d3e:	4a13      	ldr	r2, [pc, #76]	; (3d8c <_usart_set_config+0x1cc>)
    3d40:	7892      	ldrb	r2, [r2, #2]
    3d42:	0792      	lsls	r2, r2, #30
    3d44:	d501      	bpl.n	3d4a <_usart_set_config+0x18a>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    3d46:	2280      	movs	r2, #128	; 0x80
    3d48:	4313      	orrs	r3, r2
	SercomUsart *const usart_hw = &(module->hw->USART);
    3d4a:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3d4c:	69d2      	ldr	r2, [r2, #28]
	while (usart_is_syncing(module)) {
    3d4e:	2a00      	cmp	r2, #0
    3d50:	d1fb      	bne.n	3d4a <_usart_set_config+0x18a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    3d52:	6071      	str	r1, [r6, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3d54:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3d56:	69d2      	ldr	r2, [r2, #28]
	while (usart_is_syncing(module)) {
    3d58:	2a00      	cmp	r2, #0
    3d5a:	d1fb      	bne.n	3d54 <_usart_set_config+0x194>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    3d5c:	6033      	str	r3, [r6, #0]
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
}
    3d5e:	b007      	add	sp, #28
    3d60:	bc3c      	pop	{r2, r3, r4, r5}
    3d62:	4690      	mov	r8, r2
    3d64:	4699      	mov	r9, r3
    3d66:	46a2      	mov	sl, r4
    3d68:	46ab      	mov	fp, r5
    3d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(config->lin_slave_enable) {
    3d6c:	7ee2      	ldrb	r2, [r4, #27]
    3d6e:	2a00      	cmp	r2, #0
    3d70:	d0e1      	beq.n	3d36 <_usart_set_config+0x176>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    3d72:	2280      	movs	r2, #128	; 0x80
    3d74:	04d2      	lsls	r2, r2, #19
    3d76:	4313      	orrs	r3, r2
    3d78:	e7dd      	b.n	3d36 <_usart_set_config+0x176>
    3d7a:	46c0      	nop			; (mov r8, r8)
    3d7c:	00000a21 	.word	0x00000a21
    3d80:	000047ed 	.word	0x000047ed
    3d84:	00000795 	.word	0x00000795
    3d88:	000007c1 	.word	0x000007c1
    3d8c:	41002000 	.word	0x41002000

00003d90 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    3d90:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d92:	b089      	sub	sp, #36	; 0x24
    3d94:	0006      	movs	r6, r0
    3d96:	000c      	movs	r4, r1
    3d98:	0017      	movs	r7, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    3d9a:	6031      	str	r1, [r6, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3d9c:	0008      	movs	r0, r1
    3d9e:	4b42      	ldr	r3, [pc, #264]	; (3ea8 <usart_init+0x118>)
    3da0:	4798      	blx	r3
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3da2:	1c82      	adds	r2, r0, #2
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3da4:	3014      	adds	r0, #20
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3da6:	6823      	ldr	r3, [r4, #0]
    3da8:	07db      	lsls	r3, r3, #31
    3daa:	d503      	bpl.n	3db4 <usart_init+0x24>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    3dac:	2505      	movs	r5, #5
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    3dae:	0028      	movs	r0, r5
    3db0:	b009      	add	sp, #36	; 0x24
    3db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3db4:	6823      	ldr	r3, [r4, #0]
    3db6:	079b      	lsls	r3, r3, #30
    3db8:	d501      	bpl.n	3dbe <usart_init+0x2e>
		return STATUS_ERR_DENIED;
    3dba:	251c      	movs	r5, #28
    3dbc:	e7f7      	b.n	3dae <usart_init+0x1e>
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3dbe:	2301      	movs	r3, #1
    3dc0:	4093      	lsls	r3, r2
    3dc2:	4a3a      	ldr	r2, [pc, #232]	; (3eac <usart_init+0x11c>)
    3dc4:	6a11      	ldr	r1, [r2, #32]
    3dc6:	430b      	orrs	r3, r1
    3dc8:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3dca:	252d      	movs	r5, #45	; 0x2d
    3dcc:	5d7b      	ldrb	r3, [r7, r5]
    3dce:	a907      	add	r1, sp, #28
    3dd0:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3dd2:	b2c3      	uxtb	r3, r0
    3dd4:	9301      	str	r3, [sp, #4]
    3dd6:	0018      	movs	r0, r3
    3dd8:	4b35      	ldr	r3, [pc, #212]	; (3eb0 <usart_init+0x120>)
    3dda:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3ddc:	9801      	ldr	r0, [sp, #4]
    3dde:	4b35      	ldr	r3, [pc, #212]	; (3eb4 <usart_init+0x124>)
    3de0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3de2:	5d78      	ldrb	r0, [r7, r5]
    3de4:	2100      	movs	r1, #0
    3de6:	4b34      	ldr	r3, [pc, #208]	; (3eb8 <usart_init+0x128>)
    3de8:	4798      	blx	r3
	module->character_size = config->character_size;
    3dea:	7afb      	ldrb	r3, [r7, #11]
    3dec:	7173      	strb	r3, [r6, #5]
	module->receiver_enabled = config->receiver_enable;
    3dee:	2324      	movs	r3, #36	; 0x24
    3df0:	5cfb      	ldrb	r3, [r7, r3]
    3df2:	71b3      	strb	r3, [r6, #6]
	module->transmitter_enabled = config->transmitter_enable;
    3df4:	2325      	movs	r3, #37	; 0x25
    3df6:	5cfb      	ldrb	r3, [r7, r3]
    3df8:	71f3      	strb	r3, [r6, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    3dfa:	7efb      	ldrb	r3, [r7, #27]
    3dfc:	7233      	strb	r3, [r6, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3dfe:	7f3b      	ldrb	r3, [r7, #28]
    3e00:	7273      	strb	r3, [r6, #9]
	status_code = _usart_set_config(module, config);
    3e02:	0039      	movs	r1, r7
    3e04:	0030      	movs	r0, r6
    3e06:	4b2d      	ldr	r3, [pc, #180]	; (3ebc <usart_init+0x12c>)
    3e08:	4798      	blx	r3
    3e0a:	1e05      	subs	r5, r0, #0
	if(status_code != STATUS_OK) {
    3e0c:	d1cf      	bne.n	3dae <usart_init+0x1e>
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3e0e:	ab06      	add	r3, sp, #24
    3e10:	2280      	movs	r2, #128	; 0x80
    3e12:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3e14:	2200      	movs	r2, #0
    3e16:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    3e18:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3e1a:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    3e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3e1e:	9302      	str	r3, [sp, #8]
    3e20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    3e22:	9303      	str	r3, [sp, #12]
    3e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    3e26:	9304      	str	r3, [sp, #16]
			config->pinmux_pad2, config->pinmux_pad3
    3e28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3e2a:	9301      	str	r3, [sp, #4]
	uint32_t pad_pinmuxes[] = {
    3e2c:	9305      	str	r3, [sp, #20]
	for (uint8_t pad = 0; pad < 4; pad++) {
    3e2e:	2700      	movs	r7, #0
    3e30:	e006      	b.n	3e40 <usart_init+0xb0>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3e32:	0039      	movs	r1, r7
    3e34:	0020      	movs	r0, r4
    3e36:	4b22      	ldr	r3, [pc, #136]	; (3ec0 <usart_init+0x130>)
    3e38:	4798      	blx	r3
    3e3a:	e008      	b.n	3e4e <usart_init+0xbe>
	for (uint8_t pad = 0; pad < 4; pad++) {
    3e3c:	3701      	adds	r7, #1
    3e3e:	b2ff      	uxtb	r7, r7
    3e40:	2f03      	cmp	r7, #3
    3e42:	d80d      	bhi.n	3e60 <usart_init+0xd0>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3e44:	00bb      	lsls	r3, r7, #2
    3e46:	aa02      	add	r2, sp, #8
    3e48:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    3e4a:	2800      	cmp	r0, #0
    3e4c:	d0f1      	beq.n	3e32 <usart_init+0xa2>
		if (current_pinmux != PINMUX_UNUSED) {
    3e4e:	1c43      	adds	r3, r0, #1
    3e50:	d0f4      	beq.n	3e3c <usart_init+0xac>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3e52:	a906      	add	r1, sp, #24
    3e54:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3e56:	0c00      	lsrs	r0, r0, #16
    3e58:	b2c0      	uxtb	r0, r0
    3e5a:	4b1a      	ldr	r3, [pc, #104]	; (3ec4 <usart_init+0x134>)
    3e5c:	4798      	blx	r3
    3e5e:	e7ed      	b.n	3e3c <usart_init+0xac>
    3e60:	2200      	movs	r2, #0
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    3e62:	2a05      	cmp	r2, #5
    3e64:	d806      	bhi.n	3e74 <usart_init+0xe4>
		module->callback[i]            = NULL;
    3e66:	1c93      	adds	r3, r2, #2
    3e68:	009b      	lsls	r3, r3, #2
    3e6a:	18f3      	adds	r3, r6, r3
    3e6c:	2100      	movs	r1, #0
    3e6e:	6059      	str	r1, [r3, #4]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    3e70:	3201      	adds	r2, #1
    3e72:	e7f6      	b.n	3e62 <usart_init+0xd2>
	module->tx_buffer_ptr              = NULL;
    3e74:	2200      	movs	r2, #0
    3e76:	62b2      	str	r2, [r6, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    3e78:	6272      	str	r2, [r6, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    3e7a:	2300      	movs	r3, #0
    3e7c:	85f2      	strh	r2, [r6, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    3e7e:	85b2      	strh	r2, [r6, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    3e80:	3230      	adds	r2, #48	; 0x30
    3e82:	54b3      	strb	r3, [r6, r2]
	module->callback_enable_mask       = 0x00;
    3e84:	3201      	adds	r2, #1
    3e86:	54b3      	strb	r3, [r6, r2]
	module->rx_status                  = STATUS_OK;
    3e88:	3201      	adds	r2, #1
    3e8a:	54b3      	strb	r3, [r6, r2]
	module->tx_status                  = STATUS_OK;
    3e8c:	3201      	adds	r2, #1
    3e8e:	54b3      	strb	r3, [r6, r2]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    3e90:	6830      	ldr	r0, [r6, #0]
    3e92:	4b05      	ldr	r3, [pc, #20]	; (3ea8 <usart_init+0x118>)
    3e94:	4798      	blx	r3
    3e96:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    3e98:	490b      	ldr	r1, [pc, #44]	; (3ec8 <usart_init+0x138>)
    3e9a:	4b0c      	ldr	r3, [pc, #48]	; (3ecc <usart_init+0x13c>)
    3e9c:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    3e9e:	00a4      	lsls	r4, r4, #2
    3ea0:	4b0b      	ldr	r3, [pc, #44]	; (3ed0 <usart_init+0x140>)
    3ea2:	50e6      	str	r6, [r4, r3]
	return status_code;
    3ea4:	e783      	b.n	3dae <usart_init+0x1e>
    3ea6:	46c0      	nop			; (mov r8, r8)
    3ea8:	00000a21 	.word	0x00000a21
    3eac:	40000400 	.word	0x40000400
    3eb0:	000047d1 	.word	0x000047d1
    3eb4:	00004749 	.word	0x00004749
    3eb8:	0000085d 	.word	0x0000085d
    3ebc:	00003bc1 	.word	0x00003bc1
    3ec0:	000008a9 	.word	0x000008a9
    3ec4:	00004909 	.word	0x00004909
    3ec8:	00003f71 	.word	0x00003f71
    3ecc:	00004115 	.word	0x00004115
    3ed0:	20000a58 	.word	0x20000a58

00003ed4 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    3ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ed6:	0004      	movs	r4, r0
    3ed8:	000d      	movs	r5, r1
    3eda:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3edc:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    3ede:	4b10      	ldr	r3, [pc, #64]	; (3f20 <_usart_read_buffer+0x4c>)
    3ee0:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    3ee2:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    3ee4:	b29b      	uxth	r3, r3
    3ee6:	2b00      	cmp	r3, #0
    3ee8:	d003      	beq.n	3ef2 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    3eea:	4b0e      	ldr	r3, [pc, #56]	; (3f24 <_usart_read_buffer+0x50>)
    3eec:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    3eee:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    3ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    3ef2:	85a6      	strh	r6, [r4, #44]	; 0x2c
    3ef4:	4b0b      	ldr	r3, [pc, #44]	; (3f24 <_usart_read_buffer+0x50>)
    3ef6:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    3ef8:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    3efa:	2205      	movs	r2, #5
    3efc:	2332      	movs	r3, #50	; 0x32
    3efe:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    3f00:	3b2e      	subs	r3, #46	; 0x2e
    3f02:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    3f04:	7a23      	ldrb	r3, [r4, #8]
    3f06:	2b00      	cmp	r3, #0
    3f08:	d001      	beq.n	3f0e <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    3f0a:	2320      	movs	r3, #32
    3f0c:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    3f0e:	7a63      	ldrb	r3, [r4, #9]
    3f10:	2b00      	cmp	r3, #0
    3f12:	d003      	beq.n	3f1c <_usart_read_buffer+0x48>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    3f14:	2308      	movs	r3, #8
    3f16:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    3f18:	2000      	movs	r0, #0
    3f1a:	e7e9      	b.n	3ef0 <_usart_read_buffer+0x1c>
    3f1c:	2000      	movs	r0, #0
    3f1e:	e7e7      	b.n	3ef0 <_usart_read_buffer+0x1c>
    3f20:	00004201 	.word	0x00004201
    3f24:	00004241 	.word	0x00004241

00003f28 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3f28:	1c93      	adds	r3, r2, #2
    3f2a:	009b      	lsls	r3, r3, #2
    3f2c:	18c3      	adds	r3, r0, r3
    3f2e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    3f30:	2301      	movs	r3, #1
    3f32:	4093      	lsls	r3, r2
    3f34:	001a      	movs	r2, r3
    3f36:	2130      	movs	r1, #48	; 0x30
    3f38:	5c43      	ldrb	r3, [r0, r1]
    3f3a:	4313      	orrs	r3, r2
    3f3c:	5443      	strb	r3, [r0, r1]
}
    3f3e:	4770      	bx	lr

00003f40 <usart_read_job>:
 * \retval  STATUS_BUSY  If operation was not completed
 */
enum status_code usart_read_job(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    3f40:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	/* Call internal read buffer function with length 1 */
	return _usart_read_buffer(module, (uint8_t *)rx_data, 1);
    3f42:	2201      	movs	r2, #1
    3f44:	4b01      	ldr	r3, [pc, #4]	; (3f4c <usart_read_job+0xc>)
    3f46:	4798      	blx	r3
}
    3f48:	bd10      	pop	{r4, pc}
    3f4a:	46c0      	nop			; (mov r8, r8)
    3f4c:	00003ed5 	.word	0x00003ed5

00003f50 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    3f50:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    3f52:	2a00      	cmp	r2, #0
    3f54:	d101      	bne.n	3f5a <usart_read_buffer_job+0xa>
		return STATUS_ERR_INVALID_ARG;
    3f56:	2017      	movs	r0, #23
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    3f58:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    3f5a:	7983      	ldrb	r3, [r0, #6]
    3f5c:	2b00      	cmp	r3, #0
    3f5e:	d101      	bne.n	3f64 <usart_read_buffer_job+0x14>
		return STATUS_ERR_DENIED;
    3f60:	201c      	movs	r0, #28
    3f62:	e7f9      	b.n	3f58 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    3f64:	4b01      	ldr	r3, [pc, #4]	; (3f6c <usart_read_buffer_job+0x1c>)
    3f66:	4798      	blx	r3
    3f68:	e7f6      	b.n	3f58 <usart_read_buffer_job+0x8>
    3f6a:	46c0      	nop			; (mov r8, r8)
    3f6c:	00003ed5 	.word	0x00003ed5

00003f70 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    3f70:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f72:	46c6      	mov	lr, r8
    3f74:	b500      	push	{lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    3f76:	0080      	lsls	r0, r0, #2
    3f78:	4b64      	ldr	r3, [pc, #400]	; (410c <_usart_interrupt_handler+0x19c>)
    3f7a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    3f7c:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3f7e:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    3f80:	2b00      	cmp	r3, #0
    3f82:	d1fc      	bne.n	3f7e <_usart_interrupt_handler+0xe>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    3f84:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    3f86:	7da6      	ldrb	r6, [r4, #22]
    3f88:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    3f8a:	2330      	movs	r3, #48	; 0x30
    3f8c:	5ceb      	ldrb	r3, [r5, r3]
			module->callback_enable_mask;
    3f8e:	2231      	movs	r2, #49	; 0x31
    3f90:	5caf      	ldrb	r7, [r5, r2]
	callback_status = module->callback_reg_mask &
    3f92:	401f      	ands	r7, r3

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    3f94:	07f3      	lsls	r3, r6, #31
    3f96:	d525      	bpl.n	3fe4 <_usart_interrupt_handler+0x74>
		if (module->remaining_tx_buffer_length) {
    3f98:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3f9a:	b29b      	uxth	r3, r3
    3f9c:	2b00      	cmp	r3, #0
    3f9e:	d01f      	beq.n	3fe0 <_usart_interrupt_handler+0x70>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3fa0:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    3fa2:	780a      	ldrb	r2, [r1, #0]
    3fa4:	b2d2      	uxtb	r2, r2
    3fa6:	b293      	uxth	r3, r2
    3fa8:	4698      	mov	r8, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    3faa:	1c48      	adds	r0, r1, #1
    3fac:	62a8      	str	r0, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3fae:	796b      	ldrb	r3, [r5, #5]
    3fb0:	2b01      	cmp	r3, #1
    3fb2:	d00e      	beq.n	3fd2 <_usart_interrupt_handler+0x62>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    3fb4:	4643      	mov	r3, r8
    3fb6:	05db      	lsls	r3, r3, #23
    3fb8:	0ddb      	lsrs	r3, r3, #23
    3fba:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    3fbc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3fbe:	3b01      	subs	r3, #1
    3fc0:	b29b      	uxth	r3, r3
    3fc2:	85eb      	strh	r3, [r5, #46]	; 0x2e
    3fc4:	2b00      	cmp	r3, #0
    3fc6:	d10d      	bne.n	3fe4 <_usart_interrupt_handler+0x74>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3fc8:	3301      	adds	r3, #1
    3fca:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    3fcc:	3301      	adds	r3, #1
    3fce:	75a3      	strb	r3, [r4, #22]
    3fd0:	e008      	b.n	3fe4 <_usart_interrupt_handler+0x74>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    3fd2:	784b      	ldrb	r3, [r1, #1]
    3fd4:	021b      	lsls	r3, r3, #8
    3fd6:	4313      	orrs	r3, r2
    3fd8:	4698      	mov	r8, r3
				(module->tx_buffer_ptr)++;
    3fda:	1c88      	adds	r0, r1, #2
    3fdc:	62a8      	str	r0, [r5, #40]	; 0x28
    3fde:	e7e9      	b.n	3fb4 <_usart_interrupt_handler+0x44>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3fe0:	2301      	movs	r3, #1
    3fe2:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    3fe4:	07b3      	lsls	r3, r6, #30
    3fe6:	d506      	bpl.n	3ff6 <_usart_interrupt_handler+0x86>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    3fe8:	2302      	movs	r3, #2
    3fea:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    3fec:	2200      	movs	r2, #0
    3fee:	3331      	adds	r3, #49	; 0x31
    3ff0:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    3ff2:	07fb      	lsls	r3, r7, #31
    3ff4:	d41c      	bmi.n	4030 <_usart_interrupt_handler+0xc0>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    3ff6:	0773      	lsls	r3, r6, #29
    3ff8:	d564      	bpl.n	40c4 <_usart_interrupt_handler+0x154>

		if (module->remaining_rx_buffer_length) {
    3ffa:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3ffc:	b29b      	uxth	r3, r3
    3ffe:	2b00      	cmp	r3, #0
    4000:	d05e      	beq.n	40c0 <_usart_interrupt_handler+0x150>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4002:	8b62      	ldrh	r2, [r4, #26]
    4004:	b2d2      	uxtb	r2, r2
    4006:	233f      	movs	r3, #63	; 0x3f
    4008:	4013      	ands	r3, r2
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    400a:	0711      	lsls	r1, r2, #28
    400c:	d501      	bpl.n	4012 <_usart_interrupt_handler+0xa2>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    400e:	2337      	movs	r3, #55	; 0x37
    4010:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4012:	2b00      	cmp	r3, #0
    4014:	d031      	beq.n	407a <_usart_interrupt_handler+0x10a>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4016:	079a      	lsls	r2, r3, #30
    4018:	d50e      	bpl.n	4038 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    401a:	221a      	movs	r2, #26
    401c:	2332      	movs	r3, #50	; 0x32
    401e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4020:	3b30      	subs	r3, #48	; 0x30
    4022:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    4024:	077b      	lsls	r3, r7, #29
    4026:	d54d      	bpl.n	40c4 <_usart_interrupt_handler+0x154>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    4028:	0028      	movs	r0, r5
    402a:	696b      	ldr	r3, [r5, #20]
    402c:	4798      	blx	r3
    402e:	e049      	b.n	40c4 <_usart_interrupt_handler+0x154>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    4030:	0028      	movs	r0, r5
    4032:	68eb      	ldr	r3, [r5, #12]
    4034:	4798      	blx	r3
    4036:	e7de      	b.n	3ff6 <_usart_interrupt_handler+0x86>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4038:	075a      	lsls	r2, r3, #29
    403a:	d505      	bpl.n	4048 <_usart_interrupt_handler+0xd8>
					module->rx_status = STATUS_ERR_OVERFLOW;
    403c:	221e      	movs	r2, #30
    403e:	2332      	movs	r3, #50	; 0x32
    4040:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4042:	3b2e      	subs	r3, #46	; 0x2e
    4044:	8363      	strh	r3, [r4, #26]
    4046:	e7ed      	b.n	4024 <_usart_interrupt_handler+0xb4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4048:	07da      	lsls	r2, r3, #31
    404a:	d505      	bpl.n	4058 <_usart_interrupt_handler+0xe8>
					module->rx_status = STATUS_ERR_BAD_DATA;
    404c:	2213      	movs	r2, #19
    404e:	2332      	movs	r3, #50	; 0x32
    4050:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4052:	3b31      	subs	r3, #49	; 0x31
    4054:	8363      	strh	r3, [r4, #26]
    4056:	e7e5      	b.n	4024 <_usart_interrupt_handler+0xb4>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    4058:	06da      	lsls	r2, r3, #27
    405a:	d505      	bpl.n	4068 <_usart_interrupt_handler+0xf8>
					module->rx_status = STATUS_ERR_PROTOCOL;
    405c:	2242      	movs	r2, #66	; 0x42
    405e:	2332      	movs	r3, #50	; 0x32
    4060:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    4062:	3b22      	subs	r3, #34	; 0x22
    4064:	8363      	strh	r3, [r4, #26]
    4066:	e7dd      	b.n	4024 <_usart_interrupt_handler+0xb4>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    4068:	2220      	movs	r2, #32
    406a:	421a      	tst	r2, r3
    406c:	d0da      	beq.n	4024 <_usart_interrupt_handler+0xb4>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    406e:	3221      	adds	r2, #33	; 0x21
    4070:	2332      	movs	r3, #50	; 0x32
    4072:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    4074:	3b12      	subs	r3, #18
    4076:	8363      	strh	r3, [r4, #26]
    4078:	e7d4      	b.n	4024 <_usart_interrupt_handler+0xb4>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    407a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    407c:	05db      	lsls	r3, r3, #23
    407e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    4080:	b2da      	uxtb	r2, r3
    4082:	6a69      	ldr	r1, [r5, #36]	; 0x24
    4084:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    4086:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    4088:	1c51      	adds	r1, r2, #1
    408a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    408c:	7969      	ldrb	r1, [r5, #5]
    408e:	2901      	cmp	r1, #1
    4090:	d010      	beq.n	40b4 <_usart_interrupt_handler+0x144>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    4092:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4094:	3b01      	subs	r3, #1
    4096:	b29b      	uxth	r3, r3
    4098:	85ab      	strh	r3, [r5, #44]	; 0x2c
    409a:	2b00      	cmp	r3, #0
    409c:	d112      	bne.n	40c4 <_usart_interrupt_handler+0x154>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    409e:	3304      	adds	r3, #4
    40a0:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    40a2:	2200      	movs	r2, #0
    40a4:	332e      	adds	r3, #46	; 0x2e
    40a6:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    40a8:	07bb      	lsls	r3, r7, #30
    40aa:	d50b      	bpl.n	40c4 <_usart_interrupt_handler+0x154>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    40ac:	0028      	movs	r0, r5
    40ae:	692b      	ldr	r3, [r5, #16]
    40b0:	4798      	blx	r3
    40b2:	e007      	b.n	40c4 <_usart_interrupt_handler+0x154>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    40b4:	0a1b      	lsrs	r3, r3, #8
    40b6:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    40b8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    40ba:	3301      	adds	r3, #1
    40bc:	626b      	str	r3, [r5, #36]	; 0x24
    40be:	e7e8      	b.n	4092 <_usart_interrupt_handler+0x122>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    40c0:	2304      	movs	r3, #4
    40c2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    40c4:	06f3      	lsls	r3, r6, #27
    40c6:	d504      	bpl.n	40d2 <_usart_interrupt_handler+0x162>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    40c8:	2310      	movs	r3, #16
    40ca:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    40cc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    40ce:	06fb      	lsls	r3, r7, #27
    40d0:	d410      	bmi.n	40f4 <_usart_interrupt_handler+0x184>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    40d2:	06b3      	lsls	r3, r6, #26
    40d4:	d504      	bpl.n	40e0 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    40d6:	2320      	movs	r3, #32
    40d8:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    40da:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    40dc:	073b      	lsls	r3, r7, #28
    40de:	d40d      	bmi.n	40fc <_usart_interrupt_handler+0x18c>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    40e0:	0733      	lsls	r3, r6, #28
    40e2:	d504      	bpl.n	40ee <_usart_interrupt_handler+0x17e>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    40e4:	2308      	movs	r3, #8
    40e6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    40e8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    40ea:	06bb      	lsls	r3, r7, #26
    40ec:	d40a      	bmi.n	4104 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    40ee:	bc04      	pop	{r2}
    40f0:	4690      	mov	r8, r2
    40f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    40f4:	0028      	movs	r0, r5
    40f6:	69eb      	ldr	r3, [r5, #28]
    40f8:	4798      	blx	r3
    40fa:	e7ea      	b.n	40d2 <_usart_interrupt_handler+0x162>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    40fc:	0028      	movs	r0, r5
    40fe:	69ab      	ldr	r3, [r5, #24]
    4100:	4798      	blx	r3
    4102:	e7ed      	b.n	40e0 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    4104:	6a2b      	ldr	r3, [r5, #32]
    4106:	0028      	movs	r0, r5
    4108:	4798      	blx	r3
}
    410a:	e7f0      	b.n	40ee <_usart_interrupt_handler+0x17e>
    410c:	20000a58 	.word	0x20000a58

00004110 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    4110:	4770      	bx	lr
	...

00004114 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    4114:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    4116:	4b0b      	ldr	r3, [pc, #44]	; (4144 <_sercom_set_handler+0x30>)
    4118:	781b      	ldrb	r3, [r3, #0]
    411a:	2b00      	cmp	r3, #0
    411c:	d008      	beq.n	4130 <_sercom_set_handler+0x1c>
    411e:	e00c      	b.n	413a <_sercom_set_handler+0x26>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4120:	009a      	lsls	r2, r3, #2
    4122:	4d09      	ldr	r5, [pc, #36]	; (4148 <_sercom_set_handler+0x34>)
    4124:	4c09      	ldr	r4, [pc, #36]	; (414c <_sercom_set_handler+0x38>)
    4126:	5115      	str	r5, [r2, r4]
			_sercom_instances[i] = NULL;
    4128:	2500      	movs	r5, #0
    412a:	4c09      	ldr	r4, [pc, #36]	; (4150 <_sercom_set_handler+0x3c>)
    412c:	5115      	str	r5, [r2, r4]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    412e:	3301      	adds	r3, #1
    4130:	2b05      	cmp	r3, #5
    4132:	d9f5      	bls.n	4120 <_sercom_set_handler+0xc>
		}

		_handler_table_initialized = true;
    4134:	2201      	movs	r2, #1
    4136:	4b03      	ldr	r3, [pc, #12]	; (4144 <_sercom_set_handler+0x30>)
    4138:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    413a:	0080      	lsls	r0, r0, #2
    413c:	4b03      	ldr	r3, [pc, #12]	; (414c <_sercom_set_handler+0x38>)
    413e:	50c1      	str	r1, [r0, r3]
}
    4140:	bd30      	pop	{r4, r5, pc}
    4142:	46c0      	nop			; (mov r8, r8)
    4144:	200003f5 	.word	0x200003f5
    4148:	00004111 	.word	0x00004111
    414c:	200003f8 	.word	0x200003f8
    4150:	20000a58 	.word	0x20000a58

00004154 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4154:	b500      	push	{lr}
    4156:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    4158:	4b05      	ldr	r3, [pc, #20]	; (4170 <_sercom_get_interrupt_vector+0x1c>)
    415a:	681a      	ldr	r2, [r3, #0]
    415c:	9200      	str	r2, [sp, #0]
    415e:	889b      	ldrh	r3, [r3, #4]
    4160:	466a      	mov	r2, sp
    4162:	8093      	strh	r3, [r2, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    4164:	4b03      	ldr	r3, [pc, #12]	; (4174 <_sercom_get_interrupt_vector+0x20>)
    4166:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    4168:	466b      	mov	r3, sp
    416a:	5618      	ldrsb	r0, [r3, r0]
}
    416c:	b003      	add	sp, #12
    416e:	bd00      	pop	{pc}
    4170:	00005a44 	.word	0x00005a44
    4174:	00000a21 	.word	0x00000a21

00004178 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    4178:	b510      	push	{r4, lr}
    417a:	4b02      	ldr	r3, [pc, #8]	; (4184 <SERCOM0_Handler+0xc>)
    417c:	681b      	ldr	r3, [r3, #0]
    417e:	2000      	movs	r0, #0
    4180:	4798      	blx	r3
    4182:	bd10      	pop	{r4, pc}
    4184:	200003f8 	.word	0x200003f8

00004188 <SERCOM1_Handler>:
    4188:	b510      	push	{r4, lr}
    418a:	4b02      	ldr	r3, [pc, #8]	; (4194 <SERCOM1_Handler+0xc>)
    418c:	685b      	ldr	r3, [r3, #4]
    418e:	2001      	movs	r0, #1
    4190:	4798      	blx	r3
    4192:	bd10      	pop	{r4, pc}
    4194:	200003f8 	.word	0x200003f8

00004198 <SERCOM2_Handler>:
    4198:	b510      	push	{r4, lr}
    419a:	4b02      	ldr	r3, [pc, #8]	; (41a4 <SERCOM2_Handler+0xc>)
    419c:	689b      	ldr	r3, [r3, #8]
    419e:	2002      	movs	r0, #2
    41a0:	4798      	blx	r3
    41a2:	bd10      	pop	{r4, pc}
    41a4:	200003f8 	.word	0x200003f8

000041a8 <SERCOM3_Handler>:
    41a8:	b510      	push	{r4, lr}
    41aa:	4b02      	ldr	r3, [pc, #8]	; (41b4 <SERCOM3_Handler+0xc>)
    41ac:	68db      	ldr	r3, [r3, #12]
    41ae:	2003      	movs	r0, #3
    41b0:	4798      	blx	r3
    41b2:	bd10      	pop	{r4, pc}
    41b4:	200003f8 	.word	0x200003f8

000041b8 <SERCOM4_Handler>:
    41b8:	b510      	push	{r4, lr}
    41ba:	4b02      	ldr	r3, [pc, #8]	; (41c4 <SERCOM4_Handler+0xc>)
    41bc:	691b      	ldr	r3, [r3, #16]
    41be:	2004      	movs	r0, #4
    41c0:	4798      	blx	r3
    41c2:	bd10      	pop	{r4, pc}
    41c4:	200003f8 	.word	0x200003f8

000041c8 <SERCOM5_Handler>:
    41c8:	b510      	push	{r4, lr}
    41ca:	4b02      	ldr	r3, [pc, #8]	; (41d4 <SERCOM5_Handler+0xc>)
    41cc:	695b      	ldr	r3, [r3, #20]
    41ce:	2005      	movs	r0, #5
    41d0:	4798      	blx	r3
    41d2:	bd10      	pop	{r4, pc}
    41d4:	200003f8 	.word	0x200003f8

000041d8 <port_pin_set_config>:
    41d8:	b500      	push	{lr}
    41da:	b083      	sub	sp, #12
    41dc:	ab01      	add	r3, sp, #4
    41de:	2280      	movs	r2, #128	; 0x80
    41e0:	701a      	strb	r2, [r3, #0]
    41e2:	780a      	ldrb	r2, [r1, #0]
    41e4:	705a      	strb	r2, [r3, #1]
    41e6:	784a      	ldrb	r2, [r1, #1]
    41e8:	709a      	strb	r2, [r3, #2]
    41ea:	788a      	ldrb	r2, [r1, #2]
    41ec:	70da      	strb	r2, [r3, #3]
    41ee:	0019      	movs	r1, r3
    41f0:	4b01      	ldr	r3, [pc, #4]	; (41f8 <port_pin_set_config+0x20>)
    41f2:	4798      	blx	r3
    41f4:	b003      	add	sp, #12
    41f6:	bd00      	pop	{pc}
    41f8:	00004909 	.word	0x00004909

000041fc <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    41fc:	4770      	bx	lr
	...

00004200 <cpu_irq_enter_critical>:
    4200:	4b0c      	ldr	r3, [pc, #48]	; (4234 <cpu_irq_enter_critical+0x34>)
    4202:	681b      	ldr	r3, [r3, #0]
    4204:	2b00      	cmp	r3, #0
    4206:	d106      	bne.n	4216 <cpu_irq_enter_critical+0x16>
    4208:	f3ef 8310 	mrs	r3, PRIMASK
    420c:	2b00      	cmp	r3, #0
    420e:	d007      	beq.n	4220 <cpu_irq_enter_critical+0x20>
    4210:	2200      	movs	r2, #0
    4212:	4b09      	ldr	r3, [pc, #36]	; (4238 <cpu_irq_enter_critical+0x38>)
    4214:	701a      	strb	r2, [r3, #0]
    4216:	4a07      	ldr	r2, [pc, #28]	; (4234 <cpu_irq_enter_critical+0x34>)
    4218:	6813      	ldr	r3, [r2, #0]
    421a:	3301      	adds	r3, #1
    421c:	6013      	str	r3, [r2, #0]
    421e:	4770      	bx	lr
    4220:	b672      	cpsid	i
    4222:	f3bf 8f5f 	dmb	sy
    4226:	2200      	movs	r2, #0
    4228:	4b04      	ldr	r3, [pc, #16]	; (423c <cpu_irq_enter_critical+0x3c>)
    422a:	701a      	strb	r2, [r3, #0]
    422c:	3201      	adds	r2, #1
    422e:	4b02      	ldr	r3, [pc, #8]	; (4238 <cpu_irq_enter_critical+0x38>)
    4230:	701a      	strb	r2, [r3, #0]
    4232:	e7f0      	b.n	4216 <cpu_irq_enter_critical+0x16>
    4234:	20000410 	.word	0x20000410
    4238:	20000414 	.word	0x20000414
    423c:	2000000b 	.word	0x2000000b

00004240 <cpu_irq_leave_critical>:
    4240:	4b08      	ldr	r3, [pc, #32]	; (4264 <cpu_irq_leave_critical+0x24>)
    4242:	681a      	ldr	r2, [r3, #0]
    4244:	3a01      	subs	r2, #1
    4246:	601a      	str	r2, [r3, #0]
    4248:	681b      	ldr	r3, [r3, #0]
    424a:	2b00      	cmp	r3, #0
    424c:	d109      	bne.n	4262 <cpu_irq_leave_critical+0x22>
    424e:	4b06      	ldr	r3, [pc, #24]	; (4268 <cpu_irq_leave_critical+0x28>)
    4250:	781b      	ldrb	r3, [r3, #0]
    4252:	2b00      	cmp	r3, #0
    4254:	d005      	beq.n	4262 <cpu_irq_leave_critical+0x22>
    4256:	2201      	movs	r2, #1
    4258:	4b04      	ldr	r3, [pc, #16]	; (426c <cpu_irq_leave_critical+0x2c>)
    425a:	701a      	strb	r2, [r3, #0]
    425c:	f3bf 8f5f 	dmb	sy
    4260:	b662      	cpsie	i
    4262:	4770      	bx	lr
    4264:	20000410 	.word	0x20000410
    4268:	20000414 	.word	0x20000414
    426c:	2000000b 	.word	0x2000000b

00004270 <_switch_peripheral_gclk>:
    4270:	b510      	push	{r4, lr}
    4272:	b082      	sub	sp, #8
    4274:	2201      	movs	r2, #1
    4276:	ab01      	add	r3, sp, #4
    4278:	701a      	strb	r2, [r3, #0]
    427a:	2400      	movs	r4, #0
    427c:	e004      	b.n	4288 <_switch_peripheral_gclk+0x18>
    427e:	b2e0      	uxtb	r0, r4
    4280:	a901      	add	r1, sp, #4
    4282:	4b03      	ldr	r3, [pc, #12]	; (4290 <_switch_peripheral_gclk+0x20>)
    4284:	4798      	blx	r3
    4286:	3401      	adds	r4, #1
    4288:	2c24      	cmp	r4, #36	; 0x24
    428a:	d9f8      	bls.n	427e <_switch_peripheral_gclk+0xe>
    428c:	b002      	add	sp, #8
    428e:	bd10      	pop	{r4, pc}
    4290:	000047d1 	.word	0x000047d1

00004294 <system_clock_source_get_hz>:
    4294:	b510      	push	{r4, lr}
    4296:	2808      	cmp	r0, #8
    4298:	d834      	bhi.n	4304 <system_clock_source_get_hz+0x70>
    429a:	0080      	lsls	r0, r0, #2
    429c:	4b1c      	ldr	r3, [pc, #112]	; (4310 <system_clock_source_get_hz+0x7c>)
    429e:	581b      	ldr	r3, [r3, r0]
    42a0:	469f      	mov	pc, r3
    42a2:	2080      	movs	r0, #128	; 0x80
    42a4:	0200      	lsls	r0, r0, #8
    42a6:	bd10      	pop	{r4, pc}
    42a8:	4b1a      	ldr	r3, [pc, #104]	; (4314 <system_clock_source_get_hz+0x80>)
    42aa:	6918      	ldr	r0, [r3, #16]
    42ac:	e7fb      	b.n	42a6 <system_clock_source_get_hz+0x12>
    42ae:	4b1a      	ldr	r3, [pc, #104]	; (4318 <system_clock_source_get_hz+0x84>)
    42b0:	6a1b      	ldr	r3, [r3, #32]
    42b2:	059b      	lsls	r3, r3, #22
    42b4:	0f9b      	lsrs	r3, r3, #30
    42b6:	4819      	ldr	r0, [pc, #100]	; (431c <system_clock_source_get_hz+0x88>)
    42b8:	40d8      	lsrs	r0, r3
    42ba:	e7f4      	b.n	42a6 <system_clock_source_get_hz+0x12>
    42bc:	4b15      	ldr	r3, [pc, #84]	; (4314 <system_clock_source_get_hz+0x80>)
    42be:	6958      	ldr	r0, [r3, #20]
    42c0:	e7f1      	b.n	42a6 <system_clock_source_get_hz+0x12>
    42c2:	4b14      	ldr	r3, [pc, #80]	; (4314 <system_clock_source_get_hz+0x80>)
    42c4:	681b      	ldr	r3, [r3, #0]
    42c6:	079b      	lsls	r3, r3, #30
    42c8:	d51e      	bpl.n	4308 <system_clock_source_get_hz+0x74>
    42ca:	4b13      	ldr	r3, [pc, #76]	; (4318 <system_clock_source_get_hz+0x84>)
    42cc:	68db      	ldr	r3, [r3, #12]
    42ce:	06db      	lsls	r3, r3, #27
    42d0:	d5fb      	bpl.n	42ca <system_clock_source_get_hz+0x36>
    42d2:	4b10      	ldr	r3, [pc, #64]	; (4314 <system_clock_source_get_hz+0x80>)
    42d4:	681a      	ldr	r2, [r3, #0]
    42d6:	2324      	movs	r3, #36	; 0x24
    42d8:	4013      	ands	r3, r2
    42da:	2b04      	cmp	r3, #4
    42dc:	d001      	beq.n	42e2 <system_clock_source_get_hz+0x4e>
    42de:	4810      	ldr	r0, [pc, #64]	; (4320 <system_clock_source_get_hz+0x8c>)
    42e0:	e7e1      	b.n	42a6 <system_clock_source_get_hz+0x12>
    42e2:	2000      	movs	r0, #0
    42e4:	4b0f      	ldr	r3, [pc, #60]	; (4324 <system_clock_source_get_hz+0x90>)
    42e6:	4798      	blx	r3
    42e8:	4b0a      	ldr	r3, [pc, #40]	; (4314 <system_clock_source_get_hz+0x80>)
    42ea:	689b      	ldr	r3, [r3, #8]
    42ec:	041b      	lsls	r3, r3, #16
    42ee:	0c1b      	lsrs	r3, r3, #16
    42f0:	4358      	muls	r0, r3
    42f2:	e7d8      	b.n	42a6 <system_clock_source_get_hz+0x12>
    42f4:	2350      	movs	r3, #80	; 0x50
    42f6:	4a08      	ldr	r2, [pc, #32]	; (4318 <system_clock_source_get_hz+0x84>)
    42f8:	5cd3      	ldrb	r3, [r2, r3]
    42fa:	075b      	lsls	r3, r3, #29
    42fc:	d506      	bpl.n	430c <system_clock_source_get_hz+0x78>
    42fe:	4b05      	ldr	r3, [pc, #20]	; (4314 <system_clock_source_get_hz+0x80>)
    4300:	68d8      	ldr	r0, [r3, #12]
    4302:	e7d0      	b.n	42a6 <system_clock_source_get_hz+0x12>
    4304:	2000      	movs	r0, #0
    4306:	e7ce      	b.n	42a6 <system_clock_source_get_hz+0x12>
    4308:	2000      	movs	r0, #0
    430a:	e7cc      	b.n	42a6 <system_clock_source_get_hz+0x12>
    430c:	2000      	movs	r0, #0
    430e:	e7ca      	b.n	42a6 <system_clock_source_get_hz+0x12>
    4310:	00005a4c 	.word	0x00005a4c
    4314:	20000418 	.word	0x20000418
    4318:	40000800 	.word	0x40000800
    431c:	007a1200 	.word	0x007a1200
    4320:	02dc6c00 	.word	0x02dc6c00
    4324:	000047ed 	.word	0x000047ed

00004328 <system_clock_source_osc8m_set_config>:
    4328:	b570      	push	{r4, r5, r6, lr}
    432a:	4d0c      	ldr	r5, [pc, #48]	; (435c <system_clock_source_osc8m_set_config+0x34>)
    432c:	6a2e      	ldr	r6, [r5, #32]
    432e:	7802      	ldrb	r2, [r0, #0]
    4330:	2103      	movs	r1, #3
    4332:	400a      	ands	r2, r1
    4334:	0212      	lsls	r2, r2, #8
    4336:	490a      	ldr	r1, [pc, #40]	; (4360 <system_clock_source_osc8m_set_config+0x38>)
    4338:	4031      	ands	r1, r6
    433a:	4311      	orrs	r1, r2
    433c:	7882      	ldrb	r2, [r0, #2]
    433e:	2401      	movs	r4, #1
    4340:	4022      	ands	r2, r4
    4342:	01d2      	lsls	r2, r2, #7
    4344:	2380      	movs	r3, #128	; 0x80
    4346:	4399      	bics	r1, r3
    4348:	430a      	orrs	r2, r1
    434a:	7843      	ldrb	r3, [r0, #1]
    434c:	4023      	ands	r3, r4
    434e:	019b      	lsls	r3, r3, #6
    4350:	2140      	movs	r1, #64	; 0x40
    4352:	438a      	bics	r2, r1
    4354:	4313      	orrs	r3, r2
    4356:	622b      	str	r3, [r5, #32]
    4358:	bd70      	pop	{r4, r5, r6, pc}
    435a:	46c0      	nop			; (mov r8, r8)
    435c:	40000800 	.word	0x40000800
    4360:	fffffcff 	.word	0xfffffcff

00004364 <system_clock_source_osc32k_set_config>:
    4364:	b5f0      	push	{r4, r5, r6, r7, lr}
    4366:	4f15      	ldr	r7, [pc, #84]	; (43bc <system_clock_source_osc32k_set_config+0x58>)
    4368:	69be      	ldr	r6, [r7, #24]
    436a:	7842      	ldrb	r2, [r0, #1]
    436c:	2301      	movs	r3, #1
    436e:	401a      	ands	r2, r3
    4370:	00d2      	lsls	r2, r2, #3
    4372:	2108      	movs	r1, #8
    4374:	438e      	bics	r6, r1
    4376:	4332      	orrs	r2, r6
    4378:	7885      	ldrb	r5, [r0, #2]
    437a:	401d      	ands	r5, r3
    437c:	00ad      	lsls	r5, r5, #2
    437e:	3904      	subs	r1, #4
    4380:	438a      	bics	r2, r1
    4382:	4315      	orrs	r5, r2
    4384:	7801      	ldrb	r1, [r0, #0]
    4386:	2407      	movs	r4, #7
    4388:	400c      	ands	r4, r1
    438a:	0224      	lsls	r4, r4, #8
    438c:	490c      	ldr	r1, [pc, #48]	; (43c0 <system_clock_source_osc32k_set_config+0x5c>)
    438e:	400d      	ands	r5, r1
    4390:	432c      	orrs	r4, r5
    4392:	7901      	ldrb	r1, [r0, #4]
    4394:	4019      	ands	r1, r3
    4396:	01c9      	lsls	r1, r1, #7
    4398:	2280      	movs	r2, #128	; 0x80
    439a:	4394      	bics	r4, r2
    439c:	4321      	orrs	r1, r4
    439e:	78c2      	ldrb	r2, [r0, #3]
    43a0:	401a      	ands	r2, r3
    43a2:	0192      	lsls	r2, r2, #6
    43a4:	2440      	movs	r4, #64	; 0x40
    43a6:	43a1      	bics	r1, r4
    43a8:	430a      	orrs	r2, r1
    43aa:	7941      	ldrb	r1, [r0, #5]
    43ac:	400b      	ands	r3, r1
    43ae:	031b      	lsls	r3, r3, #12
    43b0:	4904      	ldr	r1, [pc, #16]	; (43c4 <system_clock_source_osc32k_set_config+0x60>)
    43b2:	400a      	ands	r2, r1
    43b4:	4313      	orrs	r3, r2
    43b6:	61bb      	str	r3, [r7, #24]
    43b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43ba:	46c0      	nop			; (mov r8, r8)
    43bc:	40000800 	.word	0x40000800
    43c0:	fffff8ff 	.word	0xfffff8ff
    43c4:	ffffefff 	.word	0xffffefff

000043c8 <system_clock_source_enable>:
    43c8:	2808      	cmp	r0, #8
    43ca:	d84a      	bhi.n	4462 <system_clock_source_enable+0x9a>
    43cc:	0080      	lsls	r0, r0, #2
    43ce:	4b26      	ldr	r3, [pc, #152]	; (4468 <system_clock_source_enable+0xa0>)
    43d0:	581b      	ldr	r3, [r3, r0]
    43d2:	469f      	mov	pc, r3
    43d4:	2000      	movs	r0, #0
    43d6:	4770      	bx	lr
    43d8:	4a24      	ldr	r2, [pc, #144]	; (446c <system_clock_source_enable+0xa4>)
    43da:	6a13      	ldr	r3, [r2, #32]
    43dc:	2102      	movs	r1, #2
    43de:	430b      	orrs	r3, r1
    43e0:	6213      	str	r3, [r2, #32]
    43e2:	2000      	movs	r0, #0
    43e4:	e7f7      	b.n	43d6 <system_clock_source_enable+0xe>
    43e6:	4a21      	ldr	r2, [pc, #132]	; (446c <system_clock_source_enable+0xa4>)
    43e8:	6993      	ldr	r3, [r2, #24]
    43ea:	2102      	movs	r1, #2
    43ec:	430b      	orrs	r3, r1
    43ee:	6193      	str	r3, [r2, #24]
    43f0:	2000      	movs	r0, #0
    43f2:	e7f0      	b.n	43d6 <system_clock_source_enable+0xe>
    43f4:	4a1d      	ldr	r2, [pc, #116]	; (446c <system_clock_source_enable+0xa4>)
    43f6:	8a13      	ldrh	r3, [r2, #16]
    43f8:	2102      	movs	r1, #2
    43fa:	430b      	orrs	r3, r1
    43fc:	b29b      	uxth	r3, r3
    43fe:	8213      	strh	r3, [r2, #16]
    4400:	2000      	movs	r0, #0
    4402:	e7e8      	b.n	43d6 <system_clock_source_enable+0xe>
    4404:	4a19      	ldr	r2, [pc, #100]	; (446c <system_clock_source_enable+0xa4>)
    4406:	8a93      	ldrh	r3, [r2, #20]
    4408:	2102      	movs	r1, #2
    440a:	430b      	orrs	r3, r1
    440c:	b29b      	uxth	r3, r3
    440e:	8293      	strh	r3, [r2, #20]
    4410:	2000      	movs	r0, #0
    4412:	e7e0      	b.n	43d6 <system_clock_source_enable+0xe>
    4414:	4916      	ldr	r1, [pc, #88]	; (4470 <system_clock_source_enable+0xa8>)
    4416:	680b      	ldr	r3, [r1, #0]
    4418:	2202      	movs	r2, #2
    441a:	4313      	orrs	r3, r2
    441c:	600b      	str	r3, [r1, #0]
    441e:	4b13      	ldr	r3, [pc, #76]	; (446c <system_clock_source_enable+0xa4>)
    4420:	849a      	strh	r2, [r3, #36]	; 0x24
    4422:	4b12      	ldr	r3, [pc, #72]	; (446c <system_clock_source_enable+0xa4>)
    4424:	68db      	ldr	r3, [r3, #12]
    4426:	06db      	lsls	r3, r3, #27
    4428:	d5fb      	bpl.n	4422 <system_clock_source_enable+0x5a>
    442a:	4a11      	ldr	r2, [pc, #68]	; (4470 <system_clock_source_enable+0xa8>)
    442c:	6891      	ldr	r1, [r2, #8]
    442e:	4b0f      	ldr	r3, [pc, #60]	; (446c <system_clock_source_enable+0xa4>)
    4430:	62d9      	str	r1, [r3, #44]	; 0x2c
    4432:	6852      	ldr	r2, [r2, #4]
    4434:	629a      	str	r2, [r3, #40]	; 0x28
    4436:	2200      	movs	r2, #0
    4438:	849a      	strh	r2, [r3, #36]	; 0x24
    443a:	4b0c      	ldr	r3, [pc, #48]	; (446c <system_clock_source_enable+0xa4>)
    443c:	68db      	ldr	r3, [r3, #12]
    443e:	06db      	lsls	r3, r3, #27
    4440:	d5fb      	bpl.n	443a <system_clock_source_enable+0x72>
    4442:	4b0b      	ldr	r3, [pc, #44]	; (4470 <system_clock_source_enable+0xa8>)
    4444:	681b      	ldr	r3, [r3, #0]
    4446:	b29b      	uxth	r3, r3
    4448:	4a08      	ldr	r2, [pc, #32]	; (446c <system_clock_source_enable+0xa4>)
    444a:	8493      	strh	r3, [r2, #36]	; 0x24
    444c:	2000      	movs	r0, #0
    444e:	e7c2      	b.n	43d6 <system_clock_source_enable+0xe>
    4450:	4906      	ldr	r1, [pc, #24]	; (446c <system_clock_source_enable+0xa4>)
    4452:	2244      	movs	r2, #68	; 0x44
    4454:	5c8b      	ldrb	r3, [r1, r2]
    4456:	2002      	movs	r0, #2
    4458:	4303      	orrs	r3, r0
    445a:	b2db      	uxtb	r3, r3
    445c:	548b      	strb	r3, [r1, r2]
    445e:	2000      	movs	r0, #0
    4460:	e7b9      	b.n	43d6 <system_clock_source_enable+0xe>
    4462:	2017      	movs	r0, #23
    4464:	e7b7      	b.n	43d6 <system_clock_source_enable+0xe>
    4466:	46c0      	nop			; (mov r8, r8)
    4468:	00005a70 	.word	0x00005a70
    446c:	40000800 	.word	0x40000800
    4470:	20000418 	.word	0x20000418

00004474 <system_clock_init>:
    4474:	b5f0      	push	{r4, r5, r6, r7, lr}
    4476:	b087      	sub	sp, #28
    4478:	4c29      	ldr	r4, [pc, #164]	; (4520 <system_clock_init+0xac>)
    447a:	23c2      	movs	r3, #194	; 0xc2
    447c:	00db      	lsls	r3, r3, #3
    447e:	60a3      	str	r3, [r4, #8]
    4480:	4b28      	ldr	r3, [pc, #160]	; (4524 <system_clock_init+0xb0>)
    4482:	6859      	ldr	r1, [r3, #4]
    4484:	221e      	movs	r2, #30
    4486:	4391      	bics	r1, r2
    4488:	6059      	str	r1, [r3, #4]
    448a:	4b27      	ldr	r3, [pc, #156]	; (4528 <system_clock_init+0xb4>)
    448c:	4798      	blx	r3
    448e:	4b27      	ldr	r3, [pc, #156]	; (452c <system_clock_init+0xb8>)
    4490:	6819      	ldr	r1, [r3, #0]
    4492:	0989      	lsrs	r1, r1, #6
    4494:	69a2      	ldr	r2, [r4, #24]
    4496:	237f      	movs	r3, #127	; 0x7f
    4498:	400b      	ands	r3, r1
    449a:	041b      	lsls	r3, r3, #16
    449c:	4924      	ldr	r1, [pc, #144]	; (4530 <system_clock_init+0xbc>)
    449e:	400a      	ands	r2, r1
    44a0:	4313      	orrs	r3, r2
    44a2:	61a3      	str	r3, [r4, #24]
    44a4:	a804      	add	r0, sp, #16
    44a6:	2501      	movs	r5, #1
    44a8:	7045      	strb	r5, [r0, #1]
    44aa:	7085      	strb	r5, [r0, #2]
    44ac:	2400      	movs	r4, #0
    44ae:	70c4      	strb	r4, [r0, #3]
    44b0:	7105      	strb	r5, [r0, #4]
    44b2:	2307      	movs	r3, #7
    44b4:	7003      	strb	r3, [r0, #0]
    44b6:	7144      	strb	r4, [r0, #5]
    44b8:	4b1e      	ldr	r3, [pc, #120]	; (4534 <system_clock_init+0xc0>)
    44ba:	4798      	blx	r3
    44bc:	2004      	movs	r0, #4
    44be:	4e1e      	ldr	r6, [pc, #120]	; (4538 <system_clock_init+0xc4>)
    44c0:	47b0      	blx	r6
    44c2:	a803      	add	r0, sp, #12
    44c4:	7044      	strb	r4, [r0, #1]
    44c6:	7085      	strb	r5, [r0, #2]
    44c8:	7004      	strb	r4, [r0, #0]
    44ca:	4b1c      	ldr	r3, [pc, #112]	; (453c <system_clock_init+0xc8>)
    44cc:	4798      	blx	r3
    44ce:	2006      	movs	r0, #6
    44d0:	47b0      	blx	r6
    44d2:	4b1b      	ldr	r3, [pc, #108]	; (4540 <system_clock_init+0xcc>)
    44d4:	4798      	blx	r3
    44d6:	466b      	mov	r3, sp
    44d8:	705c      	strb	r4, [r3, #1]
    44da:	721c      	strb	r4, [r3, #8]
    44dc:	725c      	strb	r4, [r3, #9]
    44de:	2304      	movs	r3, #4
    44e0:	466a      	mov	r2, sp
    44e2:	7013      	strb	r3, [r2, #0]
    44e4:	331c      	adds	r3, #28
    44e6:	9301      	str	r3, [sp, #4]
    44e8:	4669      	mov	r1, sp
    44ea:	2002      	movs	r0, #2
    44ec:	4f15      	ldr	r7, [pc, #84]	; (4544 <system_clock_init+0xd0>)
    44ee:	47b8      	blx	r7
    44f0:	2002      	movs	r0, #2
    44f2:	4e15      	ldr	r6, [pc, #84]	; (4548 <system_clock_init+0xd4>)
    44f4:	47b0      	blx	r6
    44f6:	4b15      	ldr	r3, [pc, #84]	; (454c <system_clock_init+0xd8>)
    44f8:	721c      	strb	r4, [r3, #8]
    44fa:	725c      	strb	r4, [r3, #9]
    44fc:	729c      	strb	r4, [r3, #10]
    44fe:	72dc      	strb	r4, [r3, #11]
    4500:	9501      	str	r5, [sp, #4]
    4502:	466b      	mov	r3, sp
    4504:	705c      	strb	r4, [r3, #1]
    4506:	2306      	movs	r3, #6
    4508:	466a      	mov	r2, sp
    450a:	7013      	strb	r3, [r2, #0]
    450c:	7214      	strb	r4, [r2, #8]
    450e:	7254      	strb	r4, [r2, #9]
    4510:	4669      	mov	r1, sp
    4512:	2000      	movs	r0, #0
    4514:	47b8      	blx	r7
    4516:	2000      	movs	r0, #0
    4518:	47b0      	blx	r6
    451a:	b007      	add	sp, #28
    451c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    451e:	46c0      	nop			; (mov r8, r8)
    4520:	40000800 	.word	0x40000800
    4524:	41004000 	.word	0x41004000
    4528:	00004271 	.word	0x00004271
    452c:	00806024 	.word	0x00806024
    4530:	ff80ffff 	.word	0xff80ffff
    4534:	00004365 	.word	0x00004365
    4538:	000043c9 	.word	0x000043c9
    453c:	00004329 	.word	0x00004329
    4540:	00004551 	.word	0x00004551
    4544:	00004575 	.word	0x00004575
    4548:	00004645 	.word	0x00004645
    454c:	40000400 	.word	0x40000400

00004550 <system_gclk_init>:
    4550:	4a06      	ldr	r2, [pc, #24]	; (456c <system_gclk_init+0x1c>)
    4552:	6993      	ldr	r3, [r2, #24]
    4554:	2108      	movs	r1, #8
    4556:	430b      	orrs	r3, r1
    4558:	6193      	str	r3, [r2, #24]
    455a:	2201      	movs	r2, #1
    455c:	4b04      	ldr	r3, [pc, #16]	; (4570 <system_gclk_init+0x20>)
    455e:	701a      	strb	r2, [r3, #0]
    4560:	4b03      	ldr	r3, [pc, #12]	; (4570 <system_gclk_init+0x20>)
    4562:	781b      	ldrb	r3, [r3, #0]
    4564:	07db      	lsls	r3, r3, #31
    4566:	d4fb      	bmi.n	4560 <system_gclk_init+0x10>
    4568:	4770      	bx	lr
    456a:	46c0      	nop			; (mov r8, r8)
    456c:	40000400 	.word	0x40000400
    4570:	40000c00 	.word	0x40000c00

00004574 <system_gclk_gen_set_config>:
    4574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4576:	0006      	movs	r6, r0
    4578:	0005      	movs	r5, r0
    457a:	780c      	ldrb	r4, [r1, #0]
    457c:	0224      	lsls	r4, r4, #8
    457e:	4304      	orrs	r4, r0
    4580:	784b      	ldrb	r3, [r1, #1]
    4582:	2b00      	cmp	r3, #0
    4584:	d002      	beq.n	458c <system_gclk_gen_set_config+0x18>
    4586:	2380      	movs	r3, #128	; 0x80
    4588:	02db      	lsls	r3, r3, #11
    458a:	431c      	orrs	r4, r3
    458c:	7a4b      	ldrb	r3, [r1, #9]
    458e:	2b00      	cmp	r3, #0
    4590:	d002      	beq.n	4598 <system_gclk_gen_set_config+0x24>
    4592:	2380      	movs	r3, #128	; 0x80
    4594:	031b      	lsls	r3, r3, #12
    4596:	431c      	orrs	r4, r3
    4598:	6848      	ldr	r0, [r1, #4]
    459a:	2801      	cmp	r0, #1
    459c:	d912      	bls.n	45c4 <system_gclk_gen_set_config+0x50>
    459e:	1e43      	subs	r3, r0, #1
    45a0:	4203      	tst	r3, r0
    45a2:	d03d      	beq.n	4620 <system_gclk_gen_set_config+0xac>
    45a4:	0205      	lsls	r5, r0, #8
    45a6:	4335      	orrs	r5, r6
    45a8:	2380      	movs	r3, #128	; 0x80
    45aa:	029b      	lsls	r3, r3, #10
    45ac:	431c      	orrs	r4, r3
    45ae:	e009      	b.n	45c4 <system_gclk_gen_set_config+0x50>
    45b0:	3201      	adds	r2, #1
    45b2:	005b      	lsls	r3, r3, #1
    45b4:	4283      	cmp	r3, r0
    45b6:	d3fb      	bcc.n	45b0 <system_gclk_gen_set_config+0x3c>
    45b8:	0212      	lsls	r2, r2, #8
    45ba:	4332      	orrs	r2, r6
    45bc:	0015      	movs	r5, r2
    45be:	2380      	movs	r3, #128	; 0x80
    45c0:	035b      	lsls	r3, r3, #13
    45c2:	431c      	orrs	r4, r3
    45c4:	7a0b      	ldrb	r3, [r1, #8]
    45c6:	2b00      	cmp	r3, #0
    45c8:	d002      	beq.n	45d0 <system_gclk_gen_set_config+0x5c>
    45ca:	2380      	movs	r3, #128	; 0x80
    45cc:	039b      	lsls	r3, r3, #14
    45ce:	431c      	orrs	r4, r3
    45d0:	4b18      	ldr	r3, [pc, #96]	; (4634 <system_gclk_gen_set_config+0xc0>)
    45d2:	785b      	ldrb	r3, [r3, #1]
    45d4:	b25b      	sxtb	r3, r3
    45d6:	2b00      	cmp	r3, #0
    45d8:	db25      	blt.n	4626 <system_gclk_gen_set_config+0xb2>
    45da:	2700      	movs	r7, #0
    45dc:	2f00      	cmp	r7, #0
    45de:	d1f7      	bne.n	45d0 <system_gclk_gen_set_config+0x5c>
    45e0:	4b15      	ldr	r3, [pc, #84]	; (4638 <system_gclk_gen_set_config+0xc4>)
    45e2:	4798      	blx	r3
    45e4:	4b15      	ldr	r3, [pc, #84]	; (463c <system_gclk_gen_set_config+0xc8>)
    45e6:	701e      	strb	r6, [r3, #0]
    45e8:	4b12      	ldr	r3, [pc, #72]	; (4634 <system_gclk_gen_set_config+0xc0>)
    45ea:	785b      	ldrb	r3, [r3, #1]
    45ec:	b25b      	sxtb	r3, r3
    45ee:	2b00      	cmp	r3, #0
    45f0:	db1b      	blt.n	462a <system_gclk_gen_set_config+0xb6>
    45f2:	003a      	movs	r2, r7
    45f4:	2a00      	cmp	r2, #0
    45f6:	d1f7      	bne.n	45e8 <system_gclk_gen_set_config+0x74>
    45f8:	4b0e      	ldr	r3, [pc, #56]	; (4634 <system_gclk_gen_set_config+0xc0>)
    45fa:	609d      	str	r5, [r3, #8]
    45fc:	4b0d      	ldr	r3, [pc, #52]	; (4634 <system_gclk_gen_set_config+0xc0>)
    45fe:	785b      	ldrb	r3, [r3, #1]
    4600:	b25b      	sxtb	r3, r3
    4602:	2b00      	cmp	r3, #0
    4604:	db13      	blt.n	462e <system_gclk_gen_set_config+0xba>
    4606:	0013      	movs	r3, r2
    4608:	2b00      	cmp	r3, #0
    460a:	d1f7      	bne.n	45fc <system_gclk_gen_set_config+0x88>
    460c:	4a09      	ldr	r2, [pc, #36]	; (4634 <system_gclk_gen_set_config+0xc0>)
    460e:	6853      	ldr	r3, [r2, #4]
    4610:	2180      	movs	r1, #128	; 0x80
    4612:	0249      	lsls	r1, r1, #9
    4614:	400b      	ands	r3, r1
    4616:	431c      	orrs	r4, r3
    4618:	6054      	str	r4, [r2, #4]
    461a:	4b09      	ldr	r3, [pc, #36]	; (4640 <system_gclk_gen_set_config+0xcc>)
    461c:	4798      	blx	r3
    461e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4620:	2302      	movs	r3, #2
    4622:	2200      	movs	r2, #0
    4624:	e7c6      	b.n	45b4 <system_gclk_gen_set_config+0x40>
    4626:	2701      	movs	r7, #1
    4628:	e7d8      	b.n	45dc <system_gclk_gen_set_config+0x68>
    462a:	2201      	movs	r2, #1
    462c:	e7e2      	b.n	45f4 <system_gclk_gen_set_config+0x80>
    462e:	2301      	movs	r3, #1
    4630:	e7ea      	b.n	4608 <system_gclk_gen_set_config+0x94>
    4632:	46c0      	nop			; (mov r8, r8)
    4634:	40000c00 	.word	0x40000c00
    4638:	00004201 	.word	0x00004201
    463c:	40000c08 	.word	0x40000c08
    4640:	00004241 	.word	0x00004241

00004644 <system_gclk_gen_enable>:
    4644:	b570      	push	{r4, r5, r6, lr}
    4646:	0005      	movs	r5, r0
    4648:	4b10      	ldr	r3, [pc, #64]	; (468c <system_gclk_gen_enable+0x48>)
    464a:	785b      	ldrb	r3, [r3, #1]
    464c:	b25b      	sxtb	r3, r3
    464e:	2b00      	cmp	r3, #0
    4650:	db17      	blt.n	4682 <system_gclk_gen_enable+0x3e>
    4652:	2400      	movs	r4, #0
    4654:	2c00      	cmp	r4, #0
    4656:	d1f7      	bne.n	4648 <system_gclk_gen_enable+0x4>
    4658:	4b0d      	ldr	r3, [pc, #52]	; (4690 <system_gclk_gen_enable+0x4c>)
    465a:	4798      	blx	r3
    465c:	4b0d      	ldr	r3, [pc, #52]	; (4694 <system_gclk_gen_enable+0x50>)
    465e:	701d      	strb	r5, [r3, #0]
    4660:	4b0a      	ldr	r3, [pc, #40]	; (468c <system_gclk_gen_enable+0x48>)
    4662:	785b      	ldrb	r3, [r3, #1]
    4664:	b25b      	sxtb	r3, r3
    4666:	2b00      	cmp	r3, #0
    4668:	db0d      	blt.n	4686 <system_gclk_gen_enable+0x42>
    466a:	0023      	movs	r3, r4
    466c:	2b00      	cmp	r3, #0
    466e:	d1f7      	bne.n	4660 <system_gclk_gen_enable+0x1c>
    4670:	4a06      	ldr	r2, [pc, #24]	; (468c <system_gclk_gen_enable+0x48>)
    4672:	6851      	ldr	r1, [r2, #4]
    4674:	2380      	movs	r3, #128	; 0x80
    4676:	025b      	lsls	r3, r3, #9
    4678:	430b      	orrs	r3, r1
    467a:	6053      	str	r3, [r2, #4]
    467c:	4b06      	ldr	r3, [pc, #24]	; (4698 <system_gclk_gen_enable+0x54>)
    467e:	4798      	blx	r3
    4680:	bd70      	pop	{r4, r5, r6, pc}
    4682:	2401      	movs	r4, #1
    4684:	e7e6      	b.n	4654 <system_gclk_gen_enable+0x10>
    4686:	2301      	movs	r3, #1
    4688:	e7f0      	b.n	466c <system_gclk_gen_enable+0x28>
    468a:	46c0      	nop			; (mov r8, r8)
    468c:	40000c00 	.word	0x40000c00
    4690:	00004201 	.word	0x00004201
    4694:	40000c04 	.word	0x40000c04
    4698:	00004241 	.word	0x00004241

0000469c <system_gclk_gen_get_hz>:
    469c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    469e:	0007      	movs	r7, r0
    46a0:	4b22      	ldr	r3, [pc, #136]	; (472c <system_gclk_gen_get_hz+0x90>)
    46a2:	785b      	ldrb	r3, [r3, #1]
    46a4:	b25b      	sxtb	r3, r3
    46a6:	2b00      	cmp	r3, #0
    46a8:	db34      	blt.n	4714 <system_gclk_gen_get_hz+0x78>
    46aa:	2500      	movs	r5, #0
    46ac:	2d00      	cmp	r5, #0
    46ae:	d1f7      	bne.n	46a0 <system_gclk_gen_get_hz+0x4>
    46b0:	4b1f      	ldr	r3, [pc, #124]	; (4730 <system_gclk_gen_get_hz+0x94>)
    46b2:	4798      	blx	r3
    46b4:	4b1f      	ldr	r3, [pc, #124]	; (4734 <system_gclk_gen_get_hz+0x98>)
    46b6:	701f      	strb	r7, [r3, #0]
    46b8:	4b1c      	ldr	r3, [pc, #112]	; (472c <system_gclk_gen_get_hz+0x90>)
    46ba:	785b      	ldrb	r3, [r3, #1]
    46bc:	b25b      	sxtb	r3, r3
    46be:	2b00      	cmp	r3, #0
    46c0:	db2a      	blt.n	4718 <system_gclk_gen_get_hz+0x7c>
    46c2:	002c      	movs	r4, r5
    46c4:	2c00      	cmp	r4, #0
    46c6:	d1f7      	bne.n	46b8 <system_gclk_gen_get_hz+0x1c>
    46c8:	4e18      	ldr	r6, [pc, #96]	; (472c <system_gclk_gen_get_hz+0x90>)
    46ca:	6870      	ldr	r0, [r6, #4]
    46cc:	04c0      	lsls	r0, r0, #19
    46ce:	0ec0      	lsrs	r0, r0, #27
    46d0:	4b19      	ldr	r3, [pc, #100]	; (4738 <system_gclk_gen_get_hz+0x9c>)
    46d2:	4798      	blx	r3
    46d4:	0005      	movs	r5, r0
    46d6:	4b17      	ldr	r3, [pc, #92]	; (4734 <system_gclk_gen_get_hz+0x98>)
    46d8:	701f      	strb	r7, [r3, #0]
    46da:	6876      	ldr	r6, [r6, #4]
    46dc:	02f6      	lsls	r6, r6, #11
    46de:	0ff6      	lsrs	r6, r6, #31
    46e0:	4b16      	ldr	r3, [pc, #88]	; (473c <system_gclk_gen_get_hz+0xa0>)
    46e2:	701f      	strb	r7, [r3, #0]
    46e4:	4b11      	ldr	r3, [pc, #68]	; (472c <system_gclk_gen_get_hz+0x90>)
    46e6:	785b      	ldrb	r3, [r3, #1]
    46e8:	b25b      	sxtb	r3, r3
    46ea:	2b00      	cmp	r3, #0
    46ec:	db16      	blt.n	471c <system_gclk_gen_get_hz+0x80>
    46ee:	0023      	movs	r3, r4
    46f0:	2b00      	cmp	r3, #0
    46f2:	d1f7      	bne.n	46e4 <system_gclk_gen_get_hz+0x48>
    46f4:	4b0d      	ldr	r3, [pc, #52]	; (472c <system_gclk_gen_get_hz+0x90>)
    46f6:	689c      	ldr	r4, [r3, #8]
    46f8:	0224      	lsls	r4, r4, #8
    46fa:	0c24      	lsrs	r4, r4, #16
    46fc:	4b10      	ldr	r3, [pc, #64]	; (4740 <system_gclk_gen_get_hz+0xa4>)
    46fe:	4798      	blx	r3
    4700:	2e00      	cmp	r6, #0
    4702:	d10d      	bne.n	4720 <system_gclk_gen_get_hz+0x84>
    4704:	2c01      	cmp	r4, #1
    4706:	d90b      	bls.n	4720 <system_gclk_gen_get_hz+0x84>
    4708:	0021      	movs	r1, r4
    470a:	0028      	movs	r0, r5
    470c:	4b0d      	ldr	r3, [pc, #52]	; (4744 <system_gclk_gen_get_hz+0xa8>)
    470e:	4798      	blx	r3
    4710:	0005      	movs	r5, r0
    4712:	e009      	b.n	4728 <system_gclk_gen_get_hz+0x8c>
    4714:	2501      	movs	r5, #1
    4716:	e7c9      	b.n	46ac <system_gclk_gen_get_hz+0x10>
    4718:	2401      	movs	r4, #1
    471a:	e7d3      	b.n	46c4 <system_gclk_gen_get_hz+0x28>
    471c:	2301      	movs	r3, #1
    471e:	e7e7      	b.n	46f0 <system_gclk_gen_get_hz+0x54>
    4720:	2e00      	cmp	r6, #0
    4722:	d001      	beq.n	4728 <system_gclk_gen_get_hz+0x8c>
    4724:	3401      	adds	r4, #1
    4726:	40e5      	lsrs	r5, r4
    4728:	0028      	movs	r0, r5
    472a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    472c:	40000c00 	.word	0x40000c00
    4730:	00004201 	.word	0x00004201
    4734:	40000c04 	.word	0x40000c04
    4738:	00004295 	.word	0x00004295
    473c:	40000c08 	.word	0x40000c08
    4740:	00004241 	.word	0x00004241
    4744:	00004e41 	.word	0x00004e41

00004748 <system_gclk_chan_enable>:
    4748:	b510      	push	{r4, lr}
    474a:	0004      	movs	r4, r0
    474c:	4b06      	ldr	r3, [pc, #24]	; (4768 <system_gclk_chan_enable+0x20>)
    474e:	4798      	blx	r3
    4750:	4b06      	ldr	r3, [pc, #24]	; (476c <system_gclk_chan_enable+0x24>)
    4752:	701c      	strb	r4, [r3, #0]
    4754:	4a06      	ldr	r2, [pc, #24]	; (4770 <system_gclk_chan_enable+0x28>)
    4756:	8853      	ldrh	r3, [r2, #2]
    4758:	2180      	movs	r1, #128	; 0x80
    475a:	01c9      	lsls	r1, r1, #7
    475c:	430b      	orrs	r3, r1
    475e:	8053      	strh	r3, [r2, #2]
    4760:	4b04      	ldr	r3, [pc, #16]	; (4774 <system_gclk_chan_enable+0x2c>)
    4762:	4798      	blx	r3
    4764:	bd10      	pop	{r4, pc}
    4766:	46c0      	nop			; (mov r8, r8)
    4768:	00004201 	.word	0x00004201
    476c:	40000c02 	.word	0x40000c02
    4770:	40000c00 	.word	0x40000c00
    4774:	00004241 	.word	0x00004241

00004778 <system_gclk_chan_disable>:
    4778:	b510      	push	{r4, lr}
    477a:	0004      	movs	r4, r0
    477c:	4b0e      	ldr	r3, [pc, #56]	; (47b8 <system_gclk_chan_disable+0x40>)
    477e:	4798      	blx	r3
    4780:	4b0e      	ldr	r3, [pc, #56]	; (47bc <system_gclk_chan_disable+0x44>)
    4782:	701c      	strb	r4, [r3, #0]
    4784:	490e      	ldr	r1, [pc, #56]	; (47c0 <system_gclk_chan_disable+0x48>)
    4786:	884b      	ldrh	r3, [r1, #2]
    4788:	051b      	lsls	r3, r3, #20
    478a:	0f1a      	lsrs	r2, r3, #28
    478c:	884b      	ldrh	r3, [r1, #2]
    478e:	480d      	ldr	r0, [pc, #52]	; (47c4 <system_gclk_chan_disable+0x4c>)
    4790:	4003      	ands	r3, r0
    4792:	804b      	strh	r3, [r1, #2]
    4794:	884b      	ldrh	r3, [r1, #2]
    4796:	480c      	ldr	r0, [pc, #48]	; (47c8 <system_gclk_chan_disable+0x50>)
    4798:	4003      	ands	r3, r0
    479a:	804b      	strh	r3, [r1, #2]
    479c:	4b08      	ldr	r3, [pc, #32]	; (47c0 <system_gclk_chan_disable+0x48>)
    479e:	885b      	ldrh	r3, [r3, #2]
    47a0:	045b      	lsls	r3, r3, #17
    47a2:	d4fb      	bmi.n	479c <system_gclk_chan_disable+0x24>
    47a4:	4806      	ldr	r0, [pc, #24]	; (47c0 <system_gclk_chan_disable+0x48>)
    47a6:	8841      	ldrh	r1, [r0, #2]
    47a8:	0213      	lsls	r3, r2, #8
    47aa:	4a06      	ldr	r2, [pc, #24]	; (47c4 <system_gclk_chan_disable+0x4c>)
    47ac:	400a      	ands	r2, r1
    47ae:	4313      	orrs	r3, r2
    47b0:	8043      	strh	r3, [r0, #2]
    47b2:	4b06      	ldr	r3, [pc, #24]	; (47cc <system_gclk_chan_disable+0x54>)
    47b4:	4798      	blx	r3
    47b6:	bd10      	pop	{r4, pc}
    47b8:	00004201 	.word	0x00004201
    47bc:	40000c02 	.word	0x40000c02
    47c0:	40000c00 	.word	0x40000c00
    47c4:	fffff0ff 	.word	0xfffff0ff
    47c8:	ffffbfff 	.word	0xffffbfff
    47cc:	00004241 	.word	0x00004241

000047d0 <system_gclk_chan_set_config>:
    47d0:	b510      	push	{r4, lr}
    47d2:	780c      	ldrb	r4, [r1, #0]
    47d4:	0224      	lsls	r4, r4, #8
    47d6:	4304      	orrs	r4, r0
    47d8:	4b02      	ldr	r3, [pc, #8]	; (47e4 <system_gclk_chan_set_config+0x14>)
    47da:	4798      	blx	r3
    47dc:	b2a4      	uxth	r4, r4
    47de:	4b02      	ldr	r3, [pc, #8]	; (47e8 <system_gclk_chan_set_config+0x18>)
    47e0:	805c      	strh	r4, [r3, #2]
    47e2:	bd10      	pop	{r4, pc}
    47e4:	00004779 	.word	0x00004779
    47e8:	40000c00 	.word	0x40000c00

000047ec <system_gclk_chan_get_hz>:
    47ec:	b510      	push	{r4, lr}
    47ee:	0004      	movs	r4, r0
    47f0:	4b06      	ldr	r3, [pc, #24]	; (480c <system_gclk_chan_get_hz+0x20>)
    47f2:	4798      	blx	r3
    47f4:	4b06      	ldr	r3, [pc, #24]	; (4810 <system_gclk_chan_get_hz+0x24>)
    47f6:	701c      	strb	r4, [r3, #0]
    47f8:	4b06      	ldr	r3, [pc, #24]	; (4814 <system_gclk_chan_get_hz+0x28>)
    47fa:	885c      	ldrh	r4, [r3, #2]
    47fc:	0524      	lsls	r4, r4, #20
    47fe:	0f24      	lsrs	r4, r4, #28
    4800:	4b05      	ldr	r3, [pc, #20]	; (4818 <system_gclk_chan_get_hz+0x2c>)
    4802:	4798      	blx	r3
    4804:	0020      	movs	r0, r4
    4806:	4b05      	ldr	r3, [pc, #20]	; (481c <system_gclk_chan_get_hz+0x30>)
    4808:	4798      	blx	r3
    480a:	bd10      	pop	{r4, pc}
    480c:	00004201 	.word	0x00004201
    4810:	40000c02 	.word	0x40000c02
    4814:	40000c00 	.word	0x40000c00
    4818:	00004241 	.word	0x00004241
    481c:	0000469d 	.word	0x0000469d

00004820 <system_interrupt_set_priority>:
    4820:	b530      	push	{r4, r5, lr}
    4822:	2800      	cmp	r0, #0
    4824:	db19      	blt.n	485a <system_interrupt_set_priority+0x3a>
    4826:	17c3      	asrs	r3, r0, #31
    4828:	2403      	movs	r4, #3
    482a:	0022      	movs	r2, r4
    482c:	401a      	ands	r2, r3
    482e:	1812      	adds	r2, r2, r0
    4830:	1092      	asrs	r2, r2, #2
    4832:	b2d2      	uxtb	r2, r2
    4834:	0f9b      	lsrs	r3, r3, #30
    4836:	18c0      	adds	r0, r0, r3
    4838:	4020      	ands	r0, r4
    483a:	1ac3      	subs	r3, r0, r3
    483c:	00db      	lsls	r3, r3, #3
    483e:	b2db      	uxtb	r3, r3
    4840:	3306      	adds	r3, #6
    4842:	b2db      	uxtb	r3, r3
    4844:	4d09      	ldr	r5, [pc, #36]	; (486c <system_interrupt_set_priority+0x4c>)
    4846:	32c0      	adds	r2, #192	; 0xc0
    4848:	0092      	lsls	r2, r2, #2
    484a:	5950      	ldr	r0, [r2, r5]
    484c:	409c      	lsls	r4, r3
    484e:	43a0      	bics	r0, r4
    4850:	4099      	lsls	r1, r3
    4852:	4301      	orrs	r1, r0
    4854:	5151      	str	r1, [r2, r5]
    4856:	2000      	movs	r0, #0
    4858:	bd30      	pop	{r4, r5, pc}
    485a:	1c43      	adds	r3, r0, #1
    485c:	d001      	beq.n	4862 <system_interrupt_set_priority+0x42>
    485e:	2017      	movs	r0, #23
    4860:	e7fa      	b.n	4858 <system_interrupt_set_priority+0x38>
    4862:	0789      	lsls	r1, r1, #30
    4864:	4b02      	ldr	r3, [pc, #8]	; (4870 <system_interrupt_set_priority+0x50>)
    4866:	6219      	str	r1, [r3, #32]
    4868:	2000      	movs	r0, #0
    486a:	e7f5      	b.n	4858 <system_interrupt_set_priority+0x38>
    486c:	e000e100 	.word	0xe000e100
    4870:	e000ed00 	.word	0xe000ed00

00004874 <_system_pinmux_config>:
    4874:	b570      	push	{r4, r5, r6, lr}
    4876:	78d3      	ldrb	r3, [r2, #3]
    4878:	2b00      	cmp	r3, #0
    487a:	d120      	bne.n	48be <_system_pinmux_config+0x4a>
    487c:	7815      	ldrb	r5, [r2, #0]
    487e:	2d80      	cmp	r5, #128	; 0x80
    4880:	d01b      	beq.n	48ba <_system_pinmux_config+0x46>
    4882:	062d      	lsls	r5, r5, #24
    4884:	2380      	movs	r3, #128	; 0x80
    4886:	025b      	lsls	r3, r3, #9
    4888:	431d      	orrs	r5, r3
    488a:	7853      	ldrb	r3, [r2, #1]
    488c:	2b00      	cmp	r3, #0
    488e:	d001      	beq.n	4894 <_system_pinmux_config+0x20>
    4890:	2b02      	cmp	r3, #2
    4892:	d10a      	bne.n	48aa <_system_pinmux_config+0x36>
    4894:	2380      	movs	r3, #128	; 0x80
    4896:	029b      	lsls	r3, r3, #10
    4898:	432b      	orrs	r3, r5
    489a:	7894      	ldrb	r4, [r2, #2]
    489c:	2c00      	cmp	r4, #0
    489e:	d002      	beq.n	48a6 <_system_pinmux_config+0x32>
    48a0:	23c0      	movs	r3, #192	; 0xc0
    48a2:	02db      	lsls	r3, r3, #11
    48a4:	432b      	orrs	r3, r5
    48a6:	6041      	str	r1, [r0, #4]
    48a8:	001d      	movs	r5, r3
    48aa:	7853      	ldrb	r3, [r2, #1]
    48ac:	3b01      	subs	r3, #1
    48ae:	b2db      	uxtb	r3, r3
    48b0:	2b01      	cmp	r3, #1
    48b2:	d806      	bhi.n	48c2 <_system_pinmux_config+0x4e>
    48b4:	4b13      	ldr	r3, [pc, #76]	; (4904 <_system_pinmux_config+0x90>)
    48b6:	401d      	ands	r5, r3
    48b8:	e003      	b.n	48c2 <_system_pinmux_config+0x4e>
    48ba:	2500      	movs	r5, #0
    48bc:	e7e5      	b.n	488a <_system_pinmux_config+0x16>
    48be:	6041      	str	r1, [r0, #4]
    48c0:	2500      	movs	r5, #0
    48c2:	040c      	lsls	r4, r1, #16
    48c4:	0c24      	lsrs	r4, r4, #16
    48c6:	0c0b      	lsrs	r3, r1, #16
    48c8:	432c      	orrs	r4, r5
    48ca:	26a0      	movs	r6, #160	; 0xa0
    48cc:	05f6      	lsls	r6, r6, #23
    48ce:	4334      	orrs	r4, r6
    48d0:	6284      	str	r4, [r0, #40]	; 0x28
    48d2:	432b      	orrs	r3, r5
    48d4:	24d0      	movs	r4, #208	; 0xd0
    48d6:	0624      	lsls	r4, r4, #24
    48d8:	4323      	orrs	r3, r4
    48da:	6283      	str	r3, [r0, #40]	; 0x28
    48dc:	78d3      	ldrb	r3, [r2, #3]
    48de:	2b00      	cmp	r3, #0
    48e0:	d10a      	bne.n	48f8 <_system_pinmux_config+0x84>
    48e2:	036b      	lsls	r3, r5, #13
    48e4:	d503      	bpl.n	48ee <_system_pinmux_config+0x7a>
    48e6:	7893      	ldrb	r3, [r2, #2]
    48e8:	2b01      	cmp	r3, #1
    48ea:	d006      	beq.n	48fa <_system_pinmux_config+0x86>
    48ec:	6141      	str	r1, [r0, #20]
    48ee:	7853      	ldrb	r3, [r2, #1]
    48f0:	3b01      	subs	r3, #1
    48f2:	b2db      	uxtb	r3, r3
    48f4:	2b01      	cmp	r3, #1
    48f6:	d902      	bls.n	48fe <_system_pinmux_config+0x8a>
    48f8:	bd70      	pop	{r4, r5, r6, pc}
    48fa:	6181      	str	r1, [r0, #24]
    48fc:	e7f7      	b.n	48ee <_system_pinmux_config+0x7a>
    48fe:	6081      	str	r1, [r0, #8]
    4900:	e7fa      	b.n	48f8 <_system_pinmux_config+0x84>
    4902:	46c0      	nop			; (mov r8, r8)
    4904:	fffbffff 	.word	0xfffbffff

00004908 <system_pinmux_pin_set_config>:
    4908:	b510      	push	{r4, lr}
    490a:	000a      	movs	r2, r1
    490c:	09c1      	lsrs	r1, r0, #7
    490e:	0943      	lsrs	r3, r0, #5
    4910:	2900      	cmp	r1, #0
    4912:	d10b      	bne.n	492c <system_pinmux_pin_set_config+0x24>
    4914:	01db      	lsls	r3, r3, #7
    4916:	4906      	ldr	r1, [pc, #24]	; (4930 <system_pinmux_pin_set_config+0x28>)
    4918:	468c      	mov	ip, r1
    491a:	4463      	add	r3, ip
    491c:	241f      	movs	r4, #31
    491e:	4020      	ands	r0, r4
    4920:	2101      	movs	r1, #1
    4922:	4081      	lsls	r1, r0
    4924:	0018      	movs	r0, r3
    4926:	4b03      	ldr	r3, [pc, #12]	; (4934 <system_pinmux_pin_set_config+0x2c>)
    4928:	4798      	blx	r3
    492a:	bd10      	pop	{r4, pc}
    492c:	2300      	movs	r3, #0
    492e:	e7f5      	b.n	491c <system_pinmux_pin_set_config+0x14>
    4930:	41004400 	.word	0x41004400
    4934:	00004875 	.word	0x00004875

00004938 <_system_dummy_init>:
    4938:	4770      	bx	lr
	...

0000493c <system_init>:
    493c:	b510      	push	{r4, lr}
    493e:	4b05      	ldr	r3, [pc, #20]	; (4954 <system_init+0x18>)
    4940:	4798      	blx	r3
    4942:	4b05      	ldr	r3, [pc, #20]	; (4958 <system_init+0x1c>)
    4944:	4798      	blx	r3
    4946:	4b05      	ldr	r3, [pc, #20]	; (495c <system_init+0x20>)
    4948:	4798      	blx	r3
    494a:	4b05      	ldr	r3, [pc, #20]	; (4960 <system_init+0x24>)
    494c:	4798      	blx	r3
    494e:	4b05      	ldr	r3, [pc, #20]	; (4964 <system_init+0x28>)
    4950:	4798      	blx	r3
    4952:	bd10      	pop	{r4, pc}
    4954:	00004475 	.word	0x00004475
    4958:	000041fd 	.word	0x000041fd
    495c:	00004939 	.word	0x00004939
    4960:	0000032d 	.word	0x0000032d
    4964:	00004939 	.word	0x00004939

00004968 <Dummy_Handler>:
    4968:	e7fe      	b.n	4968 <Dummy_Handler>
	...

0000496c <Reset_Handler>:
    496c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    496e:	4a23      	ldr	r2, [pc, #140]	; (49fc <Reset_Handler+0x90>)
    4970:	4b23      	ldr	r3, [pc, #140]	; (4a00 <Reset_Handler+0x94>)
    4972:	429a      	cmp	r2, r3
    4974:	d009      	beq.n	498a <Reset_Handler+0x1e>
    4976:	4b22      	ldr	r3, [pc, #136]	; (4a00 <Reset_Handler+0x94>)
    4978:	4a20      	ldr	r2, [pc, #128]	; (49fc <Reset_Handler+0x90>)
    497a:	e003      	b.n	4984 <Reset_Handler+0x18>
    497c:	6811      	ldr	r1, [r2, #0]
    497e:	6019      	str	r1, [r3, #0]
    4980:	3304      	adds	r3, #4
    4982:	3204      	adds	r2, #4
    4984:	491f      	ldr	r1, [pc, #124]	; (4a04 <Reset_Handler+0x98>)
    4986:	428b      	cmp	r3, r1
    4988:	d3f8      	bcc.n	497c <Reset_Handler+0x10>
    498a:	4b1f      	ldr	r3, [pc, #124]	; (4a08 <Reset_Handler+0x9c>)
    498c:	e002      	b.n	4994 <Reset_Handler+0x28>
    498e:	2200      	movs	r2, #0
    4990:	601a      	str	r2, [r3, #0]
    4992:	3304      	adds	r3, #4
    4994:	4a1d      	ldr	r2, [pc, #116]	; (4a0c <Reset_Handler+0xa0>)
    4996:	4293      	cmp	r3, r2
    4998:	d3f9      	bcc.n	498e <Reset_Handler+0x22>
    499a:	4a1d      	ldr	r2, [pc, #116]	; (4a10 <Reset_Handler+0xa4>)
    499c:	21ff      	movs	r1, #255	; 0xff
    499e:	4b1d      	ldr	r3, [pc, #116]	; (4a14 <Reset_Handler+0xa8>)
    49a0:	438b      	bics	r3, r1
    49a2:	6093      	str	r3, [r2, #8]
    49a4:	39fd      	subs	r1, #253	; 0xfd
    49a6:	2390      	movs	r3, #144	; 0x90
    49a8:	005b      	lsls	r3, r3, #1
    49aa:	4a1b      	ldr	r2, [pc, #108]	; (4a18 <Reset_Handler+0xac>)
    49ac:	50d1      	str	r1, [r2, r3]
    49ae:	4a1b      	ldr	r2, [pc, #108]	; (4a1c <Reset_Handler+0xb0>)
    49b0:	78d3      	ldrb	r3, [r2, #3]
    49b2:	2503      	movs	r5, #3
    49b4:	43ab      	bics	r3, r5
    49b6:	2402      	movs	r4, #2
    49b8:	4323      	orrs	r3, r4
    49ba:	70d3      	strb	r3, [r2, #3]
    49bc:	78d3      	ldrb	r3, [r2, #3]
    49be:	270c      	movs	r7, #12
    49c0:	43bb      	bics	r3, r7
    49c2:	2608      	movs	r6, #8
    49c4:	4333      	orrs	r3, r6
    49c6:	70d3      	strb	r3, [r2, #3]
    49c8:	4b15      	ldr	r3, [pc, #84]	; (4a20 <Reset_Handler+0xb4>)
    49ca:	7b98      	ldrb	r0, [r3, #14]
    49cc:	2230      	movs	r2, #48	; 0x30
    49ce:	4390      	bics	r0, r2
    49d0:	2220      	movs	r2, #32
    49d2:	4310      	orrs	r0, r2
    49d4:	7398      	strb	r0, [r3, #14]
    49d6:	7b99      	ldrb	r1, [r3, #14]
    49d8:	43b9      	bics	r1, r7
    49da:	4331      	orrs	r1, r6
    49dc:	7399      	strb	r1, [r3, #14]
    49de:	7b9a      	ldrb	r2, [r3, #14]
    49e0:	43aa      	bics	r2, r5
    49e2:	4322      	orrs	r2, r4
    49e4:	739a      	strb	r2, [r3, #14]
    49e6:	4a0f      	ldr	r2, [pc, #60]	; (4a24 <Reset_Handler+0xb8>)
    49e8:	6851      	ldr	r1, [r2, #4]
    49ea:	2380      	movs	r3, #128	; 0x80
    49ec:	430b      	orrs	r3, r1
    49ee:	6053      	str	r3, [r2, #4]
    49f0:	4b0d      	ldr	r3, [pc, #52]	; (4a28 <Reset_Handler+0xbc>)
    49f2:	4798      	blx	r3
    49f4:	4b0d      	ldr	r3, [pc, #52]	; (4a2c <Reset_Handler+0xc0>)
    49f6:	4798      	blx	r3
    49f8:	e7fe      	b.n	49f8 <Reset_Handler+0x8c>
    49fa:	46c0      	nop			; (mov r8, r8)
    49fc:	00005b20 	.word	0x00005b20
    4a00:	20000000 	.word	0x20000000
    4a04:	20000074 	.word	0x20000074
    4a08:	20000074 	.word	0x20000074
    4a0c:	20000a8c 	.word	0x20000a8c
    4a10:	e000ed00 	.word	0xe000ed00
    4a14:	00000000 	.word	0x00000000
    4a18:	41007000 	.word	0x41007000
    4a1c:	41005000 	.word	0x41005000
    4a20:	41004800 	.word	0x41004800
    4a24:	41004000 	.word	0x41004000
    4a28:	00004fad 	.word	0x00004fad
    4a2c:	00004ba9 	.word	0x00004ba9

00004a30 <_sbrk>:
    4a30:	0003      	movs	r3, r0
    4a32:	4a06      	ldr	r2, [pc, #24]	; (4a4c <_sbrk+0x1c>)
    4a34:	6812      	ldr	r2, [r2, #0]
    4a36:	2a00      	cmp	r2, #0
    4a38:	d004      	beq.n	4a44 <_sbrk+0x14>
    4a3a:	4a04      	ldr	r2, [pc, #16]	; (4a4c <_sbrk+0x1c>)
    4a3c:	6810      	ldr	r0, [r2, #0]
    4a3e:	18c3      	adds	r3, r0, r3
    4a40:	6013      	str	r3, [r2, #0]
    4a42:	4770      	bx	lr
    4a44:	4902      	ldr	r1, [pc, #8]	; (4a50 <_sbrk+0x20>)
    4a46:	4a01      	ldr	r2, [pc, #4]	; (4a4c <_sbrk+0x1c>)
    4a48:	6011      	str	r1, [r2, #0]
    4a4a:	e7f6      	b.n	4a3a <_sbrk+0xa>
    4a4c:	20000430 	.word	0x20000430
    4a50:	20002a90 	.word	0x20002a90

00004a54 <clock_osc8m_init>:
	* Parameters       : void
	* Return Values(s) : void
	* Description      : Initializes the 8 MHz oscillator to be used as the
	*  system clock source.
	*/
void clock_osc8m_init(void){
    4a54:	b500      	push	{lr}
    4a56:	b083      	sub	sp, #12
	//create system clock config struct
	struct system_clock_source_osc8m_config osc8_config;

	//config the 8 MHz oscillator
	//divide by 1 = 8 MHz clock
	osc8_config.prescaler = SYSTEM_OSC8M_DIV_1;
    4a58:	a801      	add	r0, sp, #4
    4a5a:	2300      	movs	r3, #0
    4a5c:	7003      	strb	r3, [r0, #0]
	//run on demand
	osc8_config.on_demand = true;
    4a5e:	2201      	movs	r2, #1
    4a60:	7082      	strb	r2, [r0, #2]
	//don't run in standby
	osc8_config.run_in_standby = false;
    4a62:	7043      	strb	r3, [r0, #1]
	    
	//set the 8MHz internal oscillator config
	system_clock_source_osc8m_set_config(&osc8_config);
    4a64:	4b01      	ldr	r3, [pc, #4]	; (4a6c <clock_osc8m_init+0x18>)
    4a66:	4798      	blx	r3
}//end clock_osc8m_init
    4a68:	b003      	add	sp, #12
    4a6a:	bd00      	pop	{pc}
    4a6c:	00004329 	.word	0x00004329

00004a70 <clock_gclk0_init>:
	* Parameters       : void
	* Return Values(s) : void
	* Description      : Initializes GCLK0, so it can be used by 
	*  peripherals. Uses the 8 MHz oscillator as its source.
	*/
void clock_gclk0_init(void){
    4a70:	b500      	push	{lr}
    4a72:	b085      	sub	sp, #20
	//create GLCK0 config struct (for driving peripherals)
	struct system_gclk_gen_config gclk0_config;

	//init MCLK
	system_gclk_init();
    4a74:	4b0a      	ldr	r3, [pc, #40]	; (4aa0 <clock_gclk0_init+0x30>)
    4a76:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    4a78:	2300      	movs	r3, #0
    4a7a:	4a0a      	ldr	r2, [pc, #40]	; (4aa4 <clock_gclk0_init+0x34>)
    4a7c:	7213      	strb	r3, [r2, #8]
	    
	//set CPU clock division factor to 1 = 8 MHz CPU
	system_cpu_clock_set_divider(SYSTEM_MAIN_CLOCK_DIV_1);
	    
	//use the 8 MHz source
	gclk0_config.source_clock = SYSTEM_CLOCK_SOURCE_OSC8M;
    4a7e:	a901      	add	r1, sp, #4
    4a80:	2206      	movs	r2, #6
    4a82:	700a      	strb	r2, [r1, #0]
	//don't output it to a pin (requires additional config)
	gclk0_config.output_enable = false;
    4a84:	724b      	strb	r3, [r1, #9]
	//We're not outputting it to a pin, so don't need to set it high when disabled
	gclk0_config.high_when_disabled = false;
    4a86:	704b      	strb	r3, [r1, #1]
	//division factor of 1, we're already at 8 MHz
	gclk0_config.division_factor = 1;
    4a88:	3a05      	subs	r2, #5
    4a8a:	604a      	str	r2, [r1, #4]
	//don't run in standby
	gclk0_config.run_in_standby = false;
    4a8c:	720b      	strb	r3, [r1, #8]
	//set GCLK0's config
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk0_config);
    4a8e:	2000      	movs	r0, #0
    4a90:	4b05      	ldr	r3, [pc, #20]	; (4aa8 <clock_gclk0_init+0x38>)
    4a92:	4798      	blx	r3
	//enable GCLK0
	system_gclk_gen_enable(GCLK_GENERATOR_0);
    4a94:	2000      	movs	r0, #0
    4a96:	4b05      	ldr	r3, [pc, #20]	; (4aac <clock_gclk0_init+0x3c>)
    4a98:	4798      	blx	r3
}//end clock_gclk0_init
    4a9a:	b005      	add	sp, #20
    4a9c:	bd00      	pop	{pc}
    4a9e:	46c0      	nop			; (mov r8, r8)
    4aa0:	00004551 	.word	0x00004551
    4aa4:	40000400 	.word	0x40000400
    4aa8:	00004575 	.word	0x00004575
    4aac:	00004645 	.word	0x00004645

00004ab0 <sys_clock_init>:
void sys_clock_init(void){
    4ab0:	b510      	push	{r4, lr}
	clock_osc8m_init();
    4ab2:	4b05      	ldr	r3, [pc, #20]	; (4ac8 <sys_clock_init+0x18>)
    4ab4:	4798      	blx	r3
	clock_gclk0_init();
    4ab6:	4b05      	ldr	r3, [pc, #20]	; (4acc <sys_clock_init+0x1c>)
    4ab8:	4798      	blx	r3
	clock_osc32k_init();
    4aba:	4b05      	ldr	r3, [pc, #20]	; (4ad0 <sys_clock_init+0x20>)
    4abc:	4798      	blx	r3
	clock_gclk2_init();
    4abe:	4b05      	ldr	r3, [pc, #20]	; (4ad4 <sys_clock_init+0x24>)
    4ac0:	4798      	blx	r3
	delay_init();
    4ac2:	4b05      	ldr	r3, [pc, #20]	; (4ad8 <sys_clock_init+0x28>)
    4ac4:	4798      	blx	r3
}//end sys_clock_init
    4ac6:	bd10      	pop	{r4, pc}
    4ac8:	00004a55 	.word	0x00004a55
    4acc:	00004a71 	.word	0x00004a71
    4ad0:	000032d1 	.word	0x000032d1
    4ad4:	000032f9 	.word	0x000032f9
    4ad8:	00000115 	.word	0x00000115

00004adc <configure_port_pins>:
/* Function Name    : configure_port_pins
	* Parameters       : void
	* Return Values(s) : void
	* Description      : config select pins for lcd 
	*/
void configure_port_pins(void){
    4adc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ade:	46c6      	mov	lr, r8
    4ae0:	b500      	push	{lr}
    4ae2:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
    4ae4:	ac01      	add	r4, sp, #4
    4ae6:	2501      	movs	r5, #1
    4ae8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    4aea:	2300      	movs	r3, #0
    4aec:	4698      	mov	r8, r3
    4aee:	70a3      	strb	r3, [r4, #2]
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);

	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    4af0:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(PIN_PB16, &config_port_pin);
    4af2:	0021      	movs	r1, r4
    4af4:	2030      	movs	r0, #48	; 0x30
    4af6:	4e0f      	ldr	r6, [pc, #60]	; (4b34 <configure_port_pins+0x58>)
    4af8:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    4afa:	4f0f      	ldr	r7, [pc, #60]	; (4b38 <configure_port_pins+0x5c>)
    4afc:	2280      	movs	r2, #128	; 0x80
    4afe:	0252      	lsls	r2, r2, #9
    4b00:	4b0e      	ldr	r3, [pc, #56]	; (4b3c <configure_port_pins+0x60>)
    4b02:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(PIN_PB16, 1);

	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    4b04:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(PIN_PA19, &config_port_pin);
    4b06:	0021      	movs	r1, r4
    4b08:	2013      	movs	r0, #19
    4b0a:	47b0      	blx	r6
    4b0c:	2380      	movs	r3, #128	; 0x80
    4b0e:	031b      	lsls	r3, r3, #12
    4b10:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(PIN_PA19, 1);

	// configure outputs
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    4b12:	7025      	strb	r5, [r4, #0]
	config_port_pin.input_pull = LCD_PD_PULL;
    4b14:	4643      	mov	r3, r8
    4b16:	7063      	strb	r3, [r4, #1]
	port_pin_set_config(LCD_PD, &config_port_pin);
    4b18:	0021      	movs	r1, r4
    4b1a:	2008      	movs	r0, #8
    4b1c:	47b0      	blx	r6
    4b1e:	2380      	movs	r3, #128	; 0x80
    4b20:	005b      	lsls	r3, r3, #1
    4b22:	61bb      	str	r3, [r7, #24]
	
	port_pin_set_output_level(LCD_PD, LCD_PD_DIS);
	
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    4b24:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(EEPROM_CS,&config_port_pin);
    4b26:	0021      	movs	r1, r4
    4b28:	200d      	movs	r0, #13
    4b2a:	47b0      	blx	r6
	port_pin_set_output_level(PIN_PB15, true);	
	
*/


}//end configure_port_pins
    4b2c:	b002      	add	sp, #8
    4b2e:	bc04      	pop	{r2}
    4b30:	4690      	mov	r8, r2
    4b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b34:	000041d9 	.word	0x000041d9
    4b38:	41004400 	.word	0x41004400
    4b3c:	41004480 	.word	0x41004480

00004b40 <sim_system_init>:
void sim_system_init(void){
    4b40:	b510      	push	{r4, lr}
	system_init();
    4b42:	4b0d      	ldr	r3, [pc, #52]	; (4b78 <sim_system_init+0x38>)
    4b44:	4798      	blx	r3
	sys_clock_init();
    4b46:	4b0d      	ldr	r3, [pc, #52]	; (4b7c <sim_system_init+0x3c>)
    4b48:	4798      	blx	r3
	configure_port_pins();
    4b4a:	4b0d      	ldr	r3, [pc, #52]	; (4b80 <sim_system_init+0x40>)
    4b4c:	4798      	blx	r3
	lcd_spi_init();
    4b4e:	4b0d      	ldr	r3, [pc, #52]	; (4b84 <sim_system_init+0x44>)
    4b50:	4798      	blx	r3
	configure_ext_ints();
    4b52:	4b0d      	ldr	r3, [pc, #52]	; (4b88 <sim_system_init+0x48>)
    4b54:	4798      	blx	r3
	configure_ext_int_callback();
    4b56:	4b0d      	ldr	r3, [pc, #52]	; (4b8c <sim_system_init+0x4c>)
    4b58:	4798      	blx	r3
	lcd_init_seq(); 
    4b5a:	4b0d      	ldr	r3, [pc, #52]	; (4b90 <sim_system_init+0x50>)
    4b5c:	4798      	blx	r3
	lcd_int_mask(LCD_DEFAULT_MASK);
    4b5e:	2104      	movs	r1, #4
    4b60:	480c      	ldr	r0, [pc, #48]	; (4b94 <sim_system_init+0x54>)
    4b62:	4c0d      	ldr	r4, [pc, #52]	; (4b98 <sim_system_init+0x58>)
    4b64:	47a0      	blx	r4
	lcd_int_enable();
    4b66:	2101      	movs	r1, #1
    4b68:	480c      	ldr	r0, [pc, #48]	; (4b9c <sim_system_init+0x5c>)
    4b6a:	47a0      	blx	r4
	spieeprom_init();
    4b6c:	4b0c      	ldr	r3, [pc, #48]	; (4ba0 <sim_system_init+0x60>)
    4b6e:	4798      	blx	r3
    uartfiber_init();
    4b70:	4b0c      	ldr	r3, [pc, #48]	; (4ba4 <sim_system_init+0x64>)
    4b72:	4798      	blx	r3
}//end sim_system_init
    4b74:	bd10      	pop	{r4, pc}
    4b76:	46c0      	nop			; (mov r8, r8)
    4b78:	0000493d 	.word	0x0000493d
    4b7c:	00004ab1 	.word	0x00004ab1
    4b80:	00004add 	.word	0x00004add
    4b84:	00003331 	.word	0x00003331
    4b88:	000031cd 	.word	0x000031cd
    4b8c:	000031f5 	.word	0x000031f5
    4b90:	00003675 	.word	0x00003675
    4b94:	003020b0 	.word	0x003020b0
    4b98:	00003579 	.word	0x00003579
    4b9c:	003020ac 	.word	0x003020ac
    4ba0:	00001365 	.word	0x00001365
    4ba4:	00001535 	.word	0x00001535

00004ba8 <main>:
int main(void){
    4ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4baa:	b085      	sub	sp, #20
	sim_system_init();
    4bac:	4b79      	ldr	r3, [pc, #484]	; (4d94 <main+0x1ec>)
    4bae:	4798      	blx	r3
	cpu_irq_enable();
    4bb0:	4d79      	ldr	r5, [pc, #484]	; (4d98 <main+0x1f0>)
    4bb2:	2601      	movs	r6, #1
    4bb4:	702e      	strb	r6, [r5, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    4bb6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4bba:	b662      	cpsie	i
	configure_rtc_calendar();
    4bbc:	4b77      	ldr	r3, [pc, #476]	; (4d9c <main+0x1f4>)
    4bbe:	4798      	blx	r3
	phost = &host;
    4bc0:	4c77      	ldr	r4, [pc, #476]	; (4da0 <main+0x1f8>)
    4bc2:	4878      	ldr	r0, [pc, #480]	; (4da4 <main+0x1fc>)
    4bc4:	6020      	str	r0, [r4, #0]
	Ft_Gpu_Hal_Open(phost);
    4bc6:	4b78      	ldr	r3, [pc, #480]	; (4da8 <main+0x200>)
    4bc8:	4798      	blx	r3
	Ft_Gpu_Hal_Wr8(phost, REG_INT_EN, 1);
    4bca:	2201      	movs	r2, #1
    4bcc:	4977      	ldr	r1, [pc, #476]	; (4dac <main+0x204>)
    4bce:	6820      	ldr	r0, [r4, #0]
    4bd0:	4f77      	ldr	r7, [pc, #476]	; (4db0 <main+0x208>)
    4bd2:	47b8      	blx	r7
	Ft_Gpu_Hal_Wr8(phost, REG_INT_MASK, 6);
    4bd4:	6820      	ldr	r0, [r4, #0]
    4bd6:	2206      	movs	r2, #6
    4bd8:	4976      	ldr	r1, [pc, #472]	; (4db4 <main+0x20c>)
    4bda:	47b8      	blx	r7
	delay_ms(2000);
    4bdc:	20fa      	movs	r0, #250	; 0xfa
    4bde:	00c0      	lsls	r0, r0, #3
    4be0:	4b75      	ldr	r3, [pc, #468]	; (4db8 <main+0x210>)
    4be2:	4798      	blx	r3
	cpu_irq_enable();
    4be4:	702e      	strb	r6, [r5, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    4be6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4bea:	b662      	cpsie	i
	mstimer_init();
    4bec:	4b73      	ldr	r3, [pc, #460]	; (4dbc <main+0x214>)
    4bee:	4798      	blx	r3
	rs485_baud_rate_set(38400);
    4bf0:	2096      	movs	r0, #150	; 0x96
    4bf2:	0200      	lsls	r0, r0, #8
    4bf4:	4b72      	ldr	r3, [pc, #456]	; (4dc0 <main+0x218>)
    4bf6:	4798      	blx	r3
	rs485_init();
    4bf8:	4b72      	ldr	r3, [pc, #456]	; (4dc4 <main+0x21c>)
    4bfa:	4798      	blx	r3
	mstimer_set(&Blink_Timer, 125);
    4bfc:	217d      	movs	r1, #125	; 0x7d
    4bfe:	4872      	ldr	r0, [pc, #456]	; (4dc8 <main+0x220>)
    4c00:	4b72      	ldr	r3, [pc, #456]	; (4dcc <main+0x224>)
    4c02:	4798      	blx	r3
    4c04:	e010      	b.n	4c28 <main+0x80>
		Ft_Gpu_CoCmd_Button(phost, disWid*.23,disHei*0.23,(disWid*0.25),(disHei*0.25),30, (tag == attn)? OPT_FLAT:0,"  Attenuation  ");
    4c06:	33ff      	adds	r3, #255	; 0xff
    4c08:	e04a      	b.n	4ca0 <main+0xf8>
		Ft_Gpu_CoCmd_Button(phost, disWid*.52,disHei*0.23,(disWid*0.25),(disHei*0.25),30, (tag == hist)? OPT_FLAT:0,"  History  ");
    4c0a:	33fe      	adds	r3, #254	; 0xfe
    4c0c:	e05f      	b.n	4cce <main+0x126>
		Ft_Gpu_CoCmd_Button(phost, disWid*.23,disHei*0.52, disWid*0.25,disHei*0.25,30, (tag == rssi)? OPT_FLAT:0,"  RSSI  ");
    4c0e:	33fd      	adds	r3, #253	; 0xfd
    4c10:	e075      	b.n	4cfe <main+0x156>
		Ft_Gpu_CoCmd_Button(phost, disWid*.52,(disHei*0.52),(disWid*0.25),(disHei*0.25),30, (tag == sett)? OPT_FLAT:0,"  Settings  ");
    4c12:	33fc      	adds	r3, #252	; 0xfc
    4c14:	e08b      	b.n	4d2e <main+0x186>
			if(tempTag == attn)			    attnOp(&current_fiber1_data);	//attnOp(current_fiber1_data, current_fiber2_data);
    4c16:	486e      	ldr	r0, [pc, #440]	; (4dd0 <main+0x228>)
    4c18:	4b6e      	ldr	r3, [pc, #440]	; (4dd4 <main+0x22c>)
    4c1a:	4798      	blx	r3
			tempTag = 0;
    4c1c:	2200      	movs	r2, #0
    4c1e:	4b6e      	ldr	r3, [pc, #440]	; (4dd8 <main+0x230>)
    4c20:	701a      	strb	r2, [r3, #0]
			delay_ms(50);
    4c22:	2032      	movs	r0, #50	; 0x32
    4c24:	4b64      	ldr	r3, [pc, #400]	; (4db8 <main+0x210>)
    4c26:	4798      	blx	r3
    4c28:	4d6c      	ldr	r5, [pc, #432]	; (4ddc <main+0x234>)
    4c2a:	4e6d      	ldr	r6, [pc, #436]	; (4de0 <main+0x238>)
    4c2c:	2780      	movs	r7, #128	; 0x80
    4c2e:	027f      	lsls	r7, r7, #9
    4c30:	61b7      	str	r7, [r6, #24]
		delay_ms(1);
    4c32:	2001      	movs	r0, #1
    4c34:	4c60      	ldr	r4, [pc, #384]	; (4db8 <main+0x210>)
    4c36:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    4c38:	6177      	str	r7, [r6, #20]
		delay_ms(1);
    4c3a:	2001      	movs	r0, #1
    4c3c:	47a0      	blx	r4
		port_base->OUTSET.reg = pin_mask;
    4c3e:	2680      	movs	r6, #128	; 0x80
    4c40:	0336      	lsls	r6, r6, #12
    4c42:	61ae      	str	r6, [r5, #24]
		delay_ms(1);
    4c44:	2001      	movs	r0, #1
    4c46:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    4c48:	616e      	str	r6, [r5, #20]
		tag = 0;
    4c4a:	4d66      	ldr	r5, [pc, #408]	; (4de4 <main+0x23c>)
    4c4c:	2300      	movs	r3, #0
    4c4e:	702b      	strb	r3, [r5, #0]
		disStart();
    4c50:	4b65      	ldr	r3, [pc, #404]	; (4de8 <main+0x240>)
    4c52:	4798      	blx	r3
		Ft_Gpu_CoCmd_Gradient(phost, 0, 0x060A39, 0, disWid, disHei, 0x0A4F7A);
    4c54:	4c52      	ldr	r4, [pc, #328]	; (4da0 <main+0x1f8>)
    4c56:	6820      	ldr	r0, [r4, #0]
    4c58:	4b64      	ldr	r3, [pc, #400]	; (4dec <main+0x244>)
    4c5a:	9302      	str	r3, [sp, #8]
    4c5c:	23f0      	movs	r3, #240	; 0xf0
    4c5e:	005b      	lsls	r3, r3, #1
    4c60:	9301      	str	r3, [sp, #4]
    4c62:	3341      	adds	r3, #65	; 0x41
    4c64:	33ff      	adds	r3, #255	; 0xff
    4c66:	9300      	str	r3, [sp, #0]
    4c68:	2300      	movs	r3, #0
    4c6a:	4a61      	ldr	r2, [pc, #388]	; (4df0 <main+0x248>)
    4c6c:	2100      	movs	r1, #0
    4c6e:	4e61      	ldr	r6, [pc, #388]	; (4df4 <main+0x24c>)
    4c70:	47b0      	blx	r6
		Ft_Gpu_Hal_WrCmd32(phost,COLOR_RGB(0,0,0));
    4c72:	2180      	movs	r1, #128	; 0x80
    4c74:	04c9      	lsls	r1, r1, #19
    4c76:	6820      	ldr	r0, [r4, #0]
    4c78:	4e5f      	ldr	r6, [pc, #380]	; (4df8 <main+0x250>)
    4c7a:	47b0      	blx	r6
		printTime();
    4c7c:	4b5f      	ldr	r3, [pc, #380]	; (4dfc <main+0x254>)
    4c7e:	4798      	blx	r3
		Ft_Gpu_Hal_WrCmd32(phost,COLOR_RGB(255,255,255));
    4c80:	495f      	ldr	r1, [pc, #380]	; (4e00 <main+0x258>)
    4c82:	6820      	ldr	r0, [r4, #0]
    4c84:	47b0      	blx	r6
		tag = Ft_Gpu_Hal_Rd8(phost,REG_TOUCH_TAG);
    4c86:	495f      	ldr	r1, [pc, #380]	; (4e04 <main+0x25c>)
    4c88:	6820      	ldr	r0, [r4, #0]
    4c8a:	4b5f      	ldr	r3, [pc, #380]	; (4e08 <main+0x260>)
    4c8c:	4798      	blx	r3
    4c8e:	7028      	strb	r0, [r5, #0]
		Ft_Gpu_Hal_WrCmd32(phost,TAG(attn));
    4c90:	495e      	ldr	r1, [pc, #376]	; (4e0c <main+0x264>)
    4c92:	6820      	ldr	r0, [r4, #0]
    4c94:	47b0      	blx	r6
		Ft_Gpu_CoCmd_Button(phost, disWid*.23,disHei*0.23,(disWid*0.25),(disHei*0.25),30, (tag == attn)? OPT_FLAT:0,"  Attenuation  ");
    4c96:	6820      	ldr	r0, [r4, #0]
    4c98:	782b      	ldrb	r3, [r5, #0]
    4c9a:	2b01      	cmp	r3, #1
    4c9c:	d0b3      	beq.n	4c06 <main+0x5e>
    4c9e:	2300      	movs	r3, #0
    4ca0:	4a5b      	ldr	r2, [pc, #364]	; (4e10 <main+0x268>)
    4ca2:	9203      	str	r2, [sp, #12]
    4ca4:	9302      	str	r3, [sp, #8]
    4ca6:	231e      	movs	r3, #30
    4ca8:	9301      	str	r3, [sp, #4]
    4caa:	335a      	adds	r3, #90	; 0x5a
    4cac:	9300      	str	r3, [sp, #0]
    4cae:	3350      	adds	r3, #80	; 0x50
    4cb0:	226e      	movs	r2, #110	; 0x6e
    4cb2:	21b8      	movs	r1, #184	; 0xb8
    4cb4:	4c57      	ldr	r4, [pc, #348]	; (4e14 <main+0x26c>)
    4cb6:	47a0      	blx	r4
		Ft_Gpu_Hal_WrCmd32(phost,TAG(hist));
    4cb8:	4c39      	ldr	r4, [pc, #228]	; (4da0 <main+0x1f8>)
    4cba:	4957      	ldr	r1, [pc, #348]	; (4e18 <main+0x270>)
    4cbc:	6820      	ldr	r0, [r4, #0]
    4cbe:	4b4e      	ldr	r3, [pc, #312]	; (4df8 <main+0x250>)
    4cc0:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost, disWid*.52,disHei*0.23,(disWid*0.25),(disHei*0.25),30, (tag == hist)? OPT_FLAT:0,"  History  ");
    4cc2:	6820      	ldr	r0, [r4, #0]
    4cc4:	4b47      	ldr	r3, [pc, #284]	; (4de4 <main+0x23c>)
    4cc6:	781b      	ldrb	r3, [r3, #0]
    4cc8:	2b02      	cmp	r3, #2
    4cca:	d09e      	beq.n	4c0a <main+0x62>
    4ccc:	2300      	movs	r3, #0
    4cce:	4a53      	ldr	r2, [pc, #332]	; (4e1c <main+0x274>)
    4cd0:	9203      	str	r2, [sp, #12]
    4cd2:	9302      	str	r3, [sp, #8]
    4cd4:	231e      	movs	r3, #30
    4cd6:	9301      	str	r3, [sp, #4]
    4cd8:	335a      	adds	r3, #90	; 0x5a
    4cda:	9300      	str	r3, [sp, #0]
    4cdc:	3350      	adds	r3, #80	; 0x50
    4cde:	226e      	movs	r2, #110	; 0x6e
    4ce0:	21d0      	movs	r1, #208	; 0xd0
    4ce2:	0049      	lsls	r1, r1, #1
    4ce4:	4c4b      	ldr	r4, [pc, #300]	; (4e14 <main+0x26c>)
    4ce6:	47a0      	blx	r4
		Ft_Gpu_Hal_WrCmd32(phost,TAG(rssi));
    4ce8:	4c2d      	ldr	r4, [pc, #180]	; (4da0 <main+0x1f8>)
    4cea:	494d      	ldr	r1, [pc, #308]	; (4e20 <main+0x278>)
    4cec:	6820      	ldr	r0, [r4, #0]
    4cee:	4b42      	ldr	r3, [pc, #264]	; (4df8 <main+0x250>)
    4cf0:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost, disWid*.23,disHei*0.52, disWid*0.25,disHei*0.25,30, (tag == rssi)? OPT_FLAT:0,"  RSSI  ");
    4cf2:	6820      	ldr	r0, [r4, #0]
    4cf4:	4b3b      	ldr	r3, [pc, #236]	; (4de4 <main+0x23c>)
    4cf6:	781b      	ldrb	r3, [r3, #0]
    4cf8:	2b03      	cmp	r3, #3
    4cfa:	d088      	beq.n	4c0e <main+0x66>
    4cfc:	2300      	movs	r3, #0
    4cfe:	4a49      	ldr	r2, [pc, #292]	; (4e24 <main+0x27c>)
    4d00:	9203      	str	r2, [sp, #12]
    4d02:	9302      	str	r3, [sp, #8]
    4d04:	231e      	movs	r3, #30
    4d06:	9301      	str	r3, [sp, #4]
    4d08:	335a      	adds	r3, #90	; 0x5a
    4d0a:	9300      	str	r3, [sp, #0]
    4d0c:	3350      	adds	r3, #80	; 0x50
    4d0e:	22f9      	movs	r2, #249	; 0xf9
    4d10:	21b8      	movs	r1, #184	; 0xb8
    4d12:	4c40      	ldr	r4, [pc, #256]	; (4e14 <main+0x26c>)
    4d14:	47a0      	blx	r4
		Ft_Gpu_Hal_WrCmd32(phost,TAG(sett));
    4d16:	4c22      	ldr	r4, [pc, #136]	; (4da0 <main+0x1f8>)
    4d18:	4943      	ldr	r1, [pc, #268]	; (4e28 <main+0x280>)
    4d1a:	6820      	ldr	r0, [r4, #0]
    4d1c:	4b36      	ldr	r3, [pc, #216]	; (4df8 <main+0x250>)
    4d1e:	4798      	blx	r3
		Ft_Gpu_CoCmd_Button(phost, disWid*.52,(disHei*0.52),(disWid*0.25),(disHei*0.25),30, (tag == sett)? OPT_FLAT:0,"  Settings  ");
    4d20:	6820      	ldr	r0, [r4, #0]
    4d22:	4b30      	ldr	r3, [pc, #192]	; (4de4 <main+0x23c>)
    4d24:	781b      	ldrb	r3, [r3, #0]
    4d26:	2b04      	cmp	r3, #4
    4d28:	d100      	bne.n	4d2c <main+0x184>
    4d2a:	e772      	b.n	4c12 <main+0x6a>
    4d2c:	2300      	movs	r3, #0
    4d2e:	4a3f      	ldr	r2, [pc, #252]	; (4e2c <main+0x284>)
    4d30:	9203      	str	r2, [sp, #12]
    4d32:	9302      	str	r3, [sp, #8]
    4d34:	231e      	movs	r3, #30
    4d36:	9301      	str	r3, [sp, #4]
    4d38:	335a      	adds	r3, #90	; 0x5a
    4d3a:	9300      	str	r3, [sp, #0]
    4d3c:	3350      	adds	r3, #80	; 0x50
    4d3e:	22f9      	movs	r2, #249	; 0xf9
    4d40:	21d0      	movs	r1, #208	; 0xd0
    4d42:	0049      	lsls	r1, r1, #1
    4d44:	4c33      	ldr	r4, [pc, #204]	; (4e14 <main+0x26c>)
    4d46:	47a0      	blx	r4
		disEnd();
    4d48:	4b39      	ldr	r3, [pc, #228]	; (4e30 <main+0x288>)
    4d4a:	4798      	blx	r3
		if(tag!=0)		tempTag = tag;
    4d4c:	4b25      	ldr	r3, [pc, #148]	; (4de4 <main+0x23c>)
    4d4e:	781b      	ldrb	r3, [r3, #0]
    4d50:	2b00      	cmp	r3, #0
    4d52:	d001      	beq.n	4d58 <main+0x1b0>
    4d54:	4a20      	ldr	r2, [pc, #128]	; (4dd8 <main+0x230>)
    4d56:	7013      	strb	r3, [r2, #0]
		if (tempTag != tag && tag == 0 && tag!=back){
    4d58:	4a1f      	ldr	r2, [pc, #124]	; (4dd8 <main+0x230>)
    4d5a:	7812      	ldrb	r2, [r2, #0]
    4d5c:	4293      	cmp	r3, r2
    4d5e:	d100      	bne.n	4d62 <main+0x1ba>
    4d60:	e762      	b.n	4c28 <main+0x80>
    4d62:	2b00      	cmp	r3, #0
    4d64:	d000      	beq.n	4d68 <main+0x1c0>
    4d66:	e75f      	b.n	4c28 <main+0x80>
    4d68:	2b06      	cmp	r3, #6
    4d6a:	d100      	bne.n	4d6e <main+0x1c6>
    4d6c:	e75c      	b.n	4c28 <main+0x80>
			if(tempTag == attn)			    attnOp(&current_fiber1_data);	//attnOp(current_fiber1_data, current_fiber2_data);
    4d6e:	2a01      	cmp	r2, #1
    4d70:	d100      	bne.n	4d74 <main+0x1cc>
    4d72:	e750      	b.n	4c16 <main+0x6e>
			else if(tempTag == hist)		historyOp();
    4d74:	2a02      	cmp	r2, #2
    4d76:	d007      	beq.n	4d88 <main+0x1e0>
			else if(tempTag == sett)		settingOp();
    4d78:	2a04      	cmp	r2, #4
    4d7a:	d008      	beq.n	4d8e <main+0x1e6>
			else if(tempTag == rssi)		rssiOp();
    4d7c:	2a03      	cmp	r2, #3
    4d7e:	d000      	beq.n	4d82 <main+0x1da>
    4d80:	e74c      	b.n	4c1c <main+0x74>
    4d82:	4b2c      	ldr	r3, [pc, #176]	; (4e34 <main+0x28c>)
    4d84:	4798      	blx	r3
    4d86:	e749      	b.n	4c1c <main+0x74>
			else if(tempTag == hist)		historyOp();
    4d88:	4b2b      	ldr	r3, [pc, #172]	; (4e38 <main+0x290>)
    4d8a:	4798      	blx	r3
    4d8c:	e746      	b.n	4c1c <main+0x74>
			else if(tempTag == sett)		settingOp();
    4d8e:	4b2b      	ldr	r3, [pc, #172]	; (4e3c <main+0x294>)
    4d90:	4798      	blx	r3
    4d92:	e743      	b.n	4c1c <main+0x74>
    4d94:	00004b41 	.word	0x00004b41
    4d98:	2000000b 	.word	0x2000000b
    4d9c:	0000320d 	.word	0x0000320d
    4da0:	200007cc 	.word	0x200007cc
    4da4:	200004b4 	.word	0x200004b4
    4da8:	00001aad 	.word	0x00001aad
    4dac:	003020ac 	.word	0x003020ac
    4db0:	00001c5d 	.word	0x00001c5d
    4db4:	003020b0 	.word	0x003020b0
    4db8:	00000151 	.word	0x00000151
    4dbc:	0000382d 	.word	0x0000382d
    4dc0:	00003aa5 	.word	0x00003aa5
    4dc4:	00003abd 	.word	0x00003abd
    4dc8:	20000434 	.word	0x20000434
    4dcc:	00001351 	.word	0x00001351
    4dd0:	20000a7c 	.word	0x20000a7c
    4dd4:	0000223d 	.word	0x0000223d
    4dd8:	2000015a 	.word	0x2000015a
    4ddc:	41004400 	.word	0x41004400
    4de0:	41004480 	.word	0x41004480
    4de4:	20000159 	.word	0x20000159
    4de8:	000021e5 	.word	0x000021e5
    4dec:	000a4f7a 	.word	0x000a4f7a
    4df0:	00000a39 	.word	0x00000a39
    4df4:	00001965 	.word	0x00001965
    4df8:	00001d75 	.word	0x00001d75
    4dfc:	00001de5 	.word	0x00001de5
    4e00:	04ffffff 	.word	0x04ffffff
    4e04:	0030212c 	.word	0x0030212c
    4e08:	00001c05 	.word	0x00001c05
    4e0c:	03000001 	.word	0x03000001
    4e10:	00005a94 	.word	0x00005a94
    4e14:	00001845 	.word	0x00001845
    4e18:	03000002 	.word	0x03000002
    4e1c:	00005aa4 	.word	0x00005aa4
    4e20:	03000003 	.word	0x03000003
    4e24:	00005ab0 	.word	0x00005ab0
    4e28:	03000004 	.word	0x03000004
    4e2c:	00005abc 	.word	0x00005abc
    4e30:	00002211 	.word	0x00002211
    4e34:	000026d9 	.word	0x000026d9
    4e38:	00002595 	.word	0x00002595
    4e3c:	00002eed 	.word	0x00002eed

00004e40 <__udivsi3>:
    4e40:	2200      	movs	r2, #0
    4e42:	0843      	lsrs	r3, r0, #1
    4e44:	428b      	cmp	r3, r1
    4e46:	d374      	bcc.n	4f32 <__udivsi3+0xf2>
    4e48:	0903      	lsrs	r3, r0, #4
    4e4a:	428b      	cmp	r3, r1
    4e4c:	d35f      	bcc.n	4f0e <__udivsi3+0xce>
    4e4e:	0a03      	lsrs	r3, r0, #8
    4e50:	428b      	cmp	r3, r1
    4e52:	d344      	bcc.n	4ede <__udivsi3+0x9e>
    4e54:	0b03      	lsrs	r3, r0, #12
    4e56:	428b      	cmp	r3, r1
    4e58:	d328      	bcc.n	4eac <__udivsi3+0x6c>
    4e5a:	0c03      	lsrs	r3, r0, #16
    4e5c:	428b      	cmp	r3, r1
    4e5e:	d30d      	bcc.n	4e7c <__udivsi3+0x3c>
    4e60:	22ff      	movs	r2, #255	; 0xff
    4e62:	0209      	lsls	r1, r1, #8
    4e64:	ba12      	rev	r2, r2
    4e66:	0c03      	lsrs	r3, r0, #16
    4e68:	428b      	cmp	r3, r1
    4e6a:	d302      	bcc.n	4e72 <__udivsi3+0x32>
    4e6c:	1212      	asrs	r2, r2, #8
    4e6e:	0209      	lsls	r1, r1, #8
    4e70:	d065      	beq.n	4f3e <__udivsi3+0xfe>
    4e72:	0b03      	lsrs	r3, r0, #12
    4e74:	428b      	cmp	r3, r1
    4e76:	d319      	bcc.n	4eac <__udivsi3+0x6c>
    4e78:	e000      	b.n	4e7c <__udivsi3+0x3c>
    4e7a:	0a09      	lsrs	r1, r1, #8
    4e7c:	0bc3      	lsrs	r3, r0, #15
    4e7e:	428b      	cmp	r3, r1
    4e80:	d301      	bcc.n	4e86 <__udivsi3+0x46>
    4e82:	03cb      	lsls	r3, r1, #15
    4e84:	1ac0      	subs	r0, r0, r3
    4e86:	4152      	adcs	r2, r2
    4e88:	0b83      	lsrs	r3, r0, #14
    4e8a:	428b      	cmp	r3, r1
    4e8c:	d301      	bcc.n	4e92 <__udivsi3+0x52>
    4e8e:	038b      	lsls	r3, r1, #14
    4e90:	1ac0      	subs	r0, r0, r3
    4e92:	4152      	adcs	r2, r2
    4e94:	0b43      	lsrs	r3, r0, #13
    4e96:	428b      	cmp	r3, r1
    4e98:	d301      	bcc.n	4e9e <__udivsi3+0x5e>
    4e9a:	034b      	lsls	r3, r1, #13
    4e9c:	1ac0      	subs	r0, r0, r3
    4e9e:	4152      	adcs	r2, r2
    4ea0:	0b03      	lsrs	r3, r0, #12
    4ea2:	428b      	cmp	r3, r1
    4ea4:	d301      	bcc.n	4eaa <__udivsi3+0x6a>
    4ea6:	030b      	lsls	r3, r1, #12
    4ea8:	1ac0      	subs	r0, r0, r3
    4eaa:	4152      	adcs	r2, r2
    4eac:	0ac3      	lsrs	r3, r0, #11
    4eae:	428b      	cmp	r3, r1
    4eb0:	d301      	bcc.n	4eb6 <__udivsi3+0x76>
    4eb2:	02cb      	lsls	r3, r1, #11
    4eb4:	1ac0      	subs	r0, r0, r3
    4eb6:	4152      	adcs	r2, r2
    4eb8:	0a83      	lsrs	r3, r0, #10
    4eba:	428b      	cmp	r3, r1
    4ebc:	d301      	bcc.n	4ec2 <__udivsi3+0x82>
    4ebe:	028b      	lsls	r3, r1, #10
    4ec0:	1ac0      	subs	r0, r0, r3
    4ec2:	4152      	adcs	r2, r2
    4ec4:	0a43      	lsrs	r3, r0, #9
    4ec6:	428b      	cmp	r3, r1
    4ec8:	d301      	bcc.n	4ece <__udivsi3+0x8e>
    4eca:	024b      	lsls	r3, r1, #9
    4ecc:	1ac0      	subs	r0, r0, r3
    4ece:	4152      	adcs	r2, r2
    4ed0:	0a03      	lsrs	r3, r0, #8
    4ed2:	428b      	cmp	r3, r1
    4ed4:	d301      	bcc.n	4eda <__udivsi3+0x9a>
    4ed6:	020b      	lsls	r3, r1, #8
    4ed8:	1ac0      	subs	r0, r0, r3
    4eda:	4152      	adcs	r2, r2
    4edc:	d2cd      	bcs.n	4e7a <__udivsi3+0x3a>
    4ede:	09c3      	lsrs	r3, r0, #7
    4ee0:	428b      	cmp	r3, r1
    4ee2:	d301      	bcc.n	4ee8 <__udivsi3+0xa8>
    4ee4:	01cb      	lsls	r3, r1, #7
    4ee6:	1ac0      	subs	r0, r0, r3
    4ee8:	4152      	adcs	r2, r2
    4eea:	0983      	lsrs	r3, r0, #6
    4eec:	428b      	cmp	r3, r1
    4eee:	d301      	bcc.n	4ef4 <__udivsi3+0xb4>
    4ef0:	018b      	lsls	r3, r1, #6
    4ef2:	1ac0      	subs	r0, r0, r3
    4ef4:	4152      	adcs	r2, r2
    4ef6:	0943      	lsrs	r3, r0, #5
    4ef8:	428b      	cmp	r3, r1
    4efa:	d301      	bcc.n	4f00 <__udivsi3+0xc0>
    4efc:	014b      	lsls	r3, r1, #5
    4efe:	1ac0      	subs	r0, r0, r3
    4f00:	4152      	adcs	r2, r2
    4f02:	0903      	lsrs	r3, r0, #4
    4f04:	428b      	cmp	r3, r1
    4f06:	d301      	bcc.n	4f0c <__udivsi3+0xcc>
    4f08:	010b      	lsls	r3, r1, #4
    4f0a:	1ac0      	subs	r0, r0, r3
    4f0c:	4152      	adcs	r2, r2
    4f0e:	08c3      	lsrs	r3, r0, #3
    4f10:	428b      	cmp	r3, r1
    4f12:	d301      	bcc.n	4f18 <__udivsi3+0xd8>
    4f14:	00cb      	lsls	r3, r1, #3
    4f16:	1ac0      	subs	r0, r0, r3
    4f18:	4152      	adcs	r2, r2
    4f1a:	0883      	lsrs	r3, r0, #2
    4f1c:	428b      	cmp	r3, r1
    4f1e:	d301      	bcc.n	4f24 <__udivsi3+0xe4>
    4f20:	008b      	lsls	r3, r1, #2
    4f22:	1ac0      	subs	r0, r0, r3
    4f24:	4152      	adcs	r2, r2
    4f26:	0843      	lsrs	r3, r0, #1
    4f28:	428b      	cmp	r3, r1
    4f2a:	d301      	bcc.n	4f30 <__udivsi3+0xf0>
    4f2c:	004b      	lsls	r3, r1, #1
    4f2e:	1ac0      	subs	r0, r0, r3
    4f30:	4152      	adcs	r2, r2
    4f32:	1a41      	subs	r1, r0, r1
    4f34:	d200      	bcs.n	4f38 <__udivsi3+0xf8>
    4f36:	4601      	mov	r1, r0
    4f38:	4152      	adcs	r2, r2
    4f3a:	4610      	mov	r0, r2
    4f3c:	4770      	bx	lr
    4f3e:	e7ff      	b.n	4f40 <__udivsi3+0x100>
    4f40:	b501      	push	{r0, lr}
    4f42:	2000      	movs	r0, #0
    4f44:	f000 f806 	bl	4f54 <__aeabi_idiv0>
    4f48:	bd02      	pop	{r1, pc}
    4f4a:	46c0      	nop			; (mov r8, r8)

00004f4c <__aeabi_uidivmod>:
    4f4c:	2900      	cmp	r1, #0
    4f4e:	d0f7      	beq.n	4f40 <__udivsi3+0x100>
    4f50:	e776      	b.n	4e40 <__udivsi3>
    4f52:	4770      	bx	lr

00004f54 <__aeabi_idiv0>:
    4f54:	4770      	bx	lr
    4f56:	46c0      	nop			; (mov r8, r8)

00004f58 <__aeabi_lmul>:
    4f58:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f5a:	46ce      	mov	lr, r9
    4f5c:	4647      	mov	r7, r8
    4f5e:	0415      	lsls	r5, r2, #16
    4f60:	0c2d      	lsrs	r5, r5, #16
    4f62:	002e      	movs	r6, r5
    4f64:	b580      	push	{r7, lr}
    4f66:	0407      	lsls	r7, r0, #16
    4f68:	0c14      	lsrs	r4, r2, #16
    4f6a:	0c3f      	lsrs	r7, r7, #16
    4f6c:	4699      	mov	r9, r3
    4f6e:	0c03      	lsrs	r3, r0, #16
    4f70:	437e      	muls	r6, r7
    4f72:	435d      	muls	r5, r3
    4f74:	4367      	muls	r7, r4
    4f76:	4363      	muls	r3, r4
    4f78:	197f      	adds	r7, r7, r5
    4f7a:	0c34      	lsrs	r4, r6, #16
    4f7c:	19e4      	adds	r4, r4, r7
    4f7e:	469c      	mov	ip, r3
    4f80:	42a5      	cmp	r5, r4
    4f82:	d903      	bls.n	4f8c <__aeabi_lmul+0x34>
    4f84:	2380      	movs	r3, #128	; 0x80
    4f86:	025b      	lsls	r3, r3, #9
    4f88:	4698      	mov	r8, r3
    4f8a:	44c4      	add	ip, r8
    4f8c:	464b      	mov	r3, r9
    4f8e:	4351      	muls	r1, r2
    4f90:	4343      	muls	r3, r0
    4f92:	0436      	lsls	r6, r6, #16
    4f94:	0c36      	lsrs	r6, r6, #16
    4f96:	0c25      	lsrs	r5, r4, #16
    4f98:	0424      	lsls	r4, r4, #16
    4f9a:	4465      	add	r5, ip
    4f9c:	19a4      	adds	r4, r4, r6
    4f9e:	1859      	adds	r1, r3, r1
    4fa0:	1949      	adds	r1, r1, r5
    4fa2:	0020      	movs	r0, r4
    4fa4:	bc0c      	pop	{r2, r3}
    4fa6:	4690      	mov	r8, r2
    4fa8:	4699      	mov	r9, r3
    4faa:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004fac <__libc_init_array>:
    4fac:	b570      	push	{r4, r5, r6, lr}
    4fae:	2600      	movs	r6, #0
    4fb0:	4d0c      	ldr	r5, [pc, #48]	; (4fe4 <__libc_init_array+0x38>)
    4fb2:	4c0d      	ldr	r4, [pc, #52]	; (4fe8 <__libc_init_array+0x3c>)
    4fb4:	1b64      	subs	r4, r4, r5
    4fb6:	10a4      	asrs	r4, r4, #2
    4fb8:	42a6      	cmp	r6, r4
    4fba:	d109      	bne.n	4fd0 <__libc_init_array+0x24>
    4fbc:	2600      	movs	r6, #0
    4fbe:	f000 fd9f 	bl	5b00 <_init>
    4fc2:	4d0a      	ldr	r5, [pc, #40]	; (4fec <__libc_init_array+0x40>)
    4fc4:	4c0a      	ldr	r4, [pc, #40]	; (4ff0 <__libc_init_array+0x44>)
    4fc6:	1b64      	subs	r4, r4, r5
    4fc8:	10a4      	asrs	r4, r4, #2
    4fca:	42a6      	cmp	r6, r4
    4fcc:	d105      	bne.n	4fda <__libc_init_array+0x2e>
    4fce:	bd70      	pop	{r4, r5, r6, pc}
    4fd0:	00b3      	lsls	r3, r6, #2
    4fd2:	58eb      	ldr	r3, [r5, r3]
    4fd4:	4798      	blx	r3
    4fd6:	3601      	adds	r6, #1
    4fd8:	e7ee      	b.n	4fb8 <__libc_init_array+0xc>
    4fda:	00b3      	lsls	r3, r6, #2
    4fdc:	58eb      	ldr	r3, [r5, r3]
    4fde:	4798      	blx	r3
    4fe0:	3601      	adds	r6, #1
    4fe2:	e7f2      	b.n	4fca <__libc_init_array+0x1e>
    4fe4:	00005b0c 	.word	0x00005b0c
    4fe8:	00005b0c 	.word	0x00005b0c
    4fec:	00005b0c 	.word	0x00005b0c
    4ff0:	00005b10 	.word	0x00005b10

00004ff4 <memcpy>:
    4ff4:	2300      	movs	r3, #0
    4ff6:	b510      	push	{r4, lr}
    4ff8:	429a      	cmp	r2, r3
    4ffa:	d100      	bne.n	4ffe <memcpy+0xa>
    4ffc:	bd10      	pop	{r4, pc}
    4ffe:	5ccc      	ldrb	r4, [r1, r3]
    5000:	54c4      	strb	r4, [r0, r3]
    5002:	3301      	adds	r3, #1
    5004:	e7f8      	b.n	4ff8 <memcpy+0x4>

00005006 <memset>:
    5006:	0003      	movs	r3, r0
    5008:	1882      	adds	r2, r0, r2
    500a:	4293      	cmp	r3, r2
    500c:	d100      	bne.n	5010 <memset+0xa>
    500e:	4770      	bx	lr
    5010:	7019      	strb	r1, [r3, #0]
    5012:	3301      	adds	r3, #1
    5014:	e7f9      	b.n	500a <memset+0x4>
	...

00005018 <sniprintf>:
    5018:	b40c      	push	{r2, r3}
    501a:	b530      	push	{r4, r5, lr}
    501c:	4b16      	ldr	r3, [pc, #88]	; (5078 <sniprintf+0x60>)
    501e:	b09d      	sub	sp, #116	; 0x74
    5020:	1e0c      	subs	r4, r1, #0
    5022:	681d      	ldr	r5, [r3, #0]
    5024:	da08      	bge.n	5038 <sniprintf+0x20>
    5026:	238b      	movs	r3, #139	; 0x8b
    5028:	2001      	movs	r0, #1
    502a:	602b      	str	r3, [r5, #0]
    502c:	4240      	negs	r0, r0
    502e:	b01d      	add	sp, #116	; 0x74
    5030:	bc30      	pop	{r4, r5}
    5032:	bc08      	pop	{r3}
    5034:	b002      	add	sp, #8
    5036:	4718      	bx	r3
    5038:	2382      	movs	r3, #130	; 0x82
    503a:	a902      	add	r1, sp, #8
    503c:	009b      	lsls	r3, r3, #2
    503e:	818b      	strh	r3, [r1, #12]
    5040:	2300      	movs	r3, #0
    5042:	9002      	str	r0, [sp, #8]
    5044:	6108      	str	r0, [r1, #16]
    5046:	429c      	cmp	r4, r3
    5048:	d000      	beq.n	504c <sniprintf+0x34>
    504a:	1e63      	subs	r3, r4, #1
    504c:	608b      	str	r3, [r1, #8]
    504e:	614b      	str	r3, [r1, #20]
    5050:	2301      	movs	r3, #1
    5052:	425b      	negs	r3, r3
    5054:	81cb      	strh	r3, [r1, #14]
    5056:	9a20      	ldr	r2, [sp, #128]	; 0x80
    5058:	ab21      	add	r3, sp, #132	; 0x84
    505a:	0028      	movs	r0, r5
    505c:	9301      	str	r3, [sp, #4]
    505e:	f000 f91f 	bl	52a0 <_svfiprintf_r>
    5062:	1c43      	adds	r3, r0, #1
    5064:	da01      	bge.n	506a <sniprintf+0x52>
    5066:	238b      	movs	r3, #139	; 0x8b
    5068:	602b      	str	r3, [r5, #0]
    506a:	2c00      	cmp	r4, #0
    506c:	d0df      	beq.n	502e <sniprintf+0x16>
    506e:	2300      	movs	r3, #0
    5070:	9a02      	ldr	r2, [sp, #8]
    5072:	7013      	strb	r3, [r2, #0]
    5074:	e7db      	b.n	502e <sniprintf+0x16>
    5076:	46c0      	nop			; (mov r8, r8)
    5078:	20000010 	.word	0x20000010

0000507c <strlen>:
    507c:	2300      	movs	r3, #0
    507e:	5cc2      	ldrb	r2, [r0, r3]
    5080:	3301      	adds	r3, #1
    5082:	2a00      	cmp	r2, #0
    5084:	d1fb      	bne.n	507e <strlen+0x2>
    5086:	1e58      	subs	r0, r3, #1
    5088:	4770      	bx	lr
	...

0000508c <_free_r>:
    508c:	b570      	push	{r4, r5, r6, lr}
    508e:	0005      	movs	r5, r0
    5090:	2900      	cmp	r1, #0
    5092:	d010      	beq.n	50b6 <_free_r+0x2a>
    5094:	1f0c      	subs	r4, r1, #4
    5096:	6823      	ldr	r3, [r4, #0]
    5098:	2b00      	cmp	r3, #0
    509a:	da00      	bge.n	509e <_free_r+0x12>
    509c:	18e4      	adds	r4, r4, r3
    509e:	0028      	movs	r0, r5
    50a0:	f000 fbb9 	bl	5816 <__malloc_lock>
    50a4:	4a1d      	ldr	r2, [pc, #116]	; (511c <_free_r+0x90>)
    50a6:	6813      	ldr	r3, [r2, #0]
    50a8:	2b00      	cmp	r3, #0
    50aa:	d105      	bne.n	50b8 <_free_r+0x2c>
    50ac:	6063      	str	r3, [r4, #4]
    50ae:	6014      	str	r4, [r2, #0]
    50b0:	0028      	movs	r0, r5
    50b2:	f000 fbb1 	bl	5818 <__malloc_unlock>
    50b6:	bd70      	pop	{r4, r5, r6, pc}
    50b8:	42a3      	cmp	r3, r4
    50ba:	d909      	bls.n	50d0 <_free_r+0x44>
    50bc:	6821      	ldr	r1, [r4, #0]
    50be:	1860      	adds	r0, r4, r1
    50c0:	4283      	cmp	r3, r0
    50c2:	d1f3      	bne.n	50ac <_free_r+0x20>
    50c4:	6818      	ldr	r0, [r3, #0]
    50c6:	685b      	ldr	r3, [r3, #4]
    50c8:	1841      	adds	r1, r0, r1
    50ca:	6021      	str	r1, [r4, #0]
    50cc:	e7ee      	b.n	50ac <_free_r+0x20>
    50ce:	0013      	movs	r3, r2
    50d0:	685a      	ldr	r2, [r3, #4]
    50d2:	2a00      	cmp	r2, #0
    50d4:	d001      	beq.n	50da <_free_r+0x4e>
    50d6:	42a2      	cmp	r2, r4
    50d8:	d9f9      	bls.n	50ce <_free_r+0x42>
    50da:	6819      	ldr	r1, [r3, #0]
    50dc:	1858      	adds	r0, r3, r1
    50de:	42a0      	cmp	r0, r4
    50e0:	d10b      	bne.n	50fa <_free_r+0x6e>
    50e2:	6820      	ldr	r0, [r4, #0]
    50e4:	1809      	adds	r1, r1, r0
    50e6:	1858      	adds	r0, r3, r1
    50e8:	6019      	str	r1, [r3, #0]
    50ea:	4282      	cmp	r2, r0
    50ec:	d1e0      	bne.n	50b0 <_free_r+0x24>
    50ee:	6810      	ldr	r0, [r2, #0]
    50f0:	6852      	ldr	r2, [r2, #4]
    50f2:	1841      	adds	r1, r0, r1
    50f4:	6019      	str	r1, [r3, #0]
    50f6:	605a      	str	r2, [r3, #4]
    50f8:	e7da      	b.n	50b0 <_free_r+0x24>
    50fa:	42a0      	cmp	r0, r4
    50fc:	d902      	bls.n	5104 <_free_r+0x78>
    50fe:	230c      	movs	r3, #12
    5100:	602b      	str	r3, [r5, #0]
    5102:	e7d5      	b.n	50b0 <_free_r+0x24>
    5104:	6821      	ldr	r1, [r4, #0]
    5106:	1860      	adds	r0, r4, r1
    5108:	4282      	cmp	r2, r0
    510a:	d103      	bne.n	5114 <_free_r+0x88>
    510c:	6810      	ldr	r0, [r2, #0]
    510e:	6852      	ldr	r2, [r2, #4]
    5110:	1841      	adds	r1, r0, r1
    5112:	6021      	str	r1, [r4, #0]
    5114:	6062      	str	r2, [r4, #4]
    5116:	605c      	str	r4, [r3, #4]
    5118:	e7ca      	b.n	50b0 <_free_r+0x24>
    511a:	46c0      	nop			; (mov r8, r8)
    511c:	2000043c 	.word	0x2000043c

00005120 <_malloc_r>:
    5120:	2303      	movs	r3, #3
    5122:	b570      	push	{r4, r5, r6, lr}
    5124:	1ccd      	adds	r5, r1, #3
    5126:	439d      	bics	r5, r3
    5128:	3508      	adds	r5, #8
    512a:	0006      	movs	r6, r0
    512c:	2d0c      	cmp	r5, #12
    512e:	d21e      	bcs.n	516e <_malloc_r+0x4e>
    5130:	250c      	movs	r5, #12
    5132:	42a9      	cmp	r1, r5
    5134:	d81d      	bhi.n	5172 <_malloc_r+0x52>
    5136:	0030      	movs	r0, r6
    5138:	f000 fb6d 	bl	5816 <__malloc_lock>
    513c:	4a25      	ldr	r2, [pc, #148]	; (51d4 <_malloc_r+0xb4>)
    513e:	6814      	ldr	r4, [r2, #0]
    5140:	0021      	movs	r1, r4
    5142:	2900      	cmp	r1, #0
    5144:	d119      	bne.n	517a <_malloc_r+0x5a>
    5146:	4c24      	ldr	r4, [pc, #144]	; (51d8 <_malloc_r+0xb8>)
    5148:	6823      	ldr	r3, [r4, #0]
    514a:	2b00      	cmp	r3, #0
    514c:	d103      	bne.n	5156 <_malloc_r+0x36>
    514e:	0030      	movs	r0, r6
    5150:	f000 fb32 	bl	57b8 <_sbrk_r>
    5154:	6020      	str	r0, [r4, #0]
    5156:	0029      	movs	r1, r5
    5158:	0030      	movs	r0, r6
    515a:	f000 fb2d 	bl	57b8 <_sbrk_r>
    515e:	1c43      	adds	r3, r0, #1
    5160:	d12c      	bne.n	51bc <_malloc_r+0x9c>
    5162:	230c      	movs	r3, #12
    5164:	0030      	movs	r0, r6
    5166:	6033      	str	r3, [r6, #0]
    5168:	f000 fb56 	bl	5818 <__malloc_unlock>
    516c:	e003      	b.n	5176 <_malloc_r+0x56>
    516e:	2d00      	cmp	r5, #0
    5170:	dadf      	bge.n	5132 <_malloc_r+0x12>
    5172:	230c      	movs	r3, #12
    5174:	6033      	str	r3, [r6, #0]
    5176:	2000      	movs	r0, #0
    5178:	bd70      	pop	{r4, r5, r6, pc}
    517a:	680b      	ldr	r3, [r1, #0]
    517c:	1b5b      	subs	r3, r3, r5
    517e:	d41a      	bmi.n	51b6 <_malloc_r+0x96>
    5180:	2b0b      	cmp	r3, #11
    5182:	d903      	bls.n	518c <_malloc_r+0x6c>
    5184:	600b      	str	r3, [r1, #0]
    5186:	18cc      	adds	r4, r1, r3
    5188:	6025      	str	r5, [r4, #0]
    518a:	e003      	b.n	5194 <_malloc_r+0x74>
    518c:	428c      	cmp	r4, r1
    518e:	d10e      	bne.n	51ae <_malloc_r+0x8e>
    5190:	6863      	ldr	r3, [r4, #4]
    5192:	6013      	str	r3, [r2, #0]
    5194:	0030      	movs	r0, r6
    5196:	f000 fb3f 	bl	5818 <__malloc_unlock>
    519a:	0020      	movs	r0, r4
    519c:	2207      	movs	r2, #7
    519e:	300b      	adds	r0, #11
    51a0:	1d23      	adds	r3, r4, #4
    51a2:	4390      	bics	r0, r2
    51a4:	1ac3      	subs	r3, r0, r3
    51a6:	d0e7      	beq.n	5178 <_malloc_r+0x58>
    51a8:	425a      	negs	r2, r3
    51aa:	50e2      	str	r2, [r4, r3]
    51ac:	e7e4      	b.n	5178 <_malloc_r+0x58>
    51ae:	684b      	ldr	r3, [r1, #4]
    51b0:	6063      	str	r3, [r4, #4]
    51b2:	000c      	movs	r4, r1
    51b4:	e7ee      	b.n	5194 <_malloc_r+0x74>
    51b6:	000c      	movs	r4, r1
    51b8:	6849      	ldr	r1, [r1, #4]
    51ba:	e7c2      	b.n	5142 <_malloc_r+0x22>
    51bc:	2303      	movs	r3, #3
    51be:	1cc4      	adds	r4, r0, #3
    51c0:	439c      	bics	r4, r3
    51c2:	42a0      	cmp	r0, r4
    51c4:	d0e0      	beq.n	5188 <_malloc_r+0x68>
    51c6:	1a21      	subs	r1, r4, r0
    51c8:	0030      	movs	r0, r6
    51ca:	f000 faf5 	bl	57b8 <_sbrk_r>
    51ce:	1c43      	adds	r3, r0, #1
    51d0:	d1da      	bne.n	5188 <_malloc_r+0x68>
    51d2:	e7c6      	b.n	5162 <_malloc_r+0x42>
    51d4:	2000043c 	.word	0x2000043c
    51d8:	20000440 	.word	0x20000440

000051dc <__ssputs_r>:
    51dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    51de:	688e      	ldr	r6, [r1, #8]
    51e0:	b085      	sub	sp, #20
    51e2:	0007      	movs	r7, r0
    51e4:	000c      	movs	r4, r1
    51e6:	9203      	str	r2, [sp, #12]
    51e8:	9301      	str	r3, [sp, #4]
    51ea:	429e      	cmp	r6, r3
    51ec:	d839      	bhi.n	5262 <__ssputs_r+0x86>
    51ee:	2390      	movs	r3, #144	; 0x90
    51f0:	898a      	ldrh	r2, [r1, #12]
    51f2:	00db      	lsls	r3, r3, #3
    51f4:	421a      	tst	r2, r3
    51f6:	d034      	beq.n	5262 <__ssputs_r+0x86>
    51f8:	2503      	movs	r5, #3
    51fa:	6909      	ldr	r1, [r1, #16]
    51fc:	6823      	ldr	r3, [r4, #0]
    51fe:	1a5b      	subs	r3, r3, r1
    5200:	9302      	str	r3, [sp, #8]
    5202:	6963      	ldr	r3, [r4, #20]
    5204:	9802      	ldr	r0, [sp, #8]
    5206:	435d      	muls	r5, r3
    5208:	0feb      	lsrs	r3, r5, #31
    520a:	195d      	adds	r5, r3, r5
    520c:	9b01      	ldr	r3, [sp, #4]
    520e:	106d      	asrs	r5, r5, #1
    5210:	3301      	adds	r3, #1
    5212:	181b      	adds	r3, r3, r0
    5214:	42ab      	cmp	r3, r5
    5216:	d900      	bls.n	521a <__ssputs_r+0x3e>
    5218:	001d      	movs	r5, r3
    521a:	0553      	lsls	r3, r2, #21
    521c:	d532      	bpl.n	5284 <__ssputs_r+0xa8>
    521e:	0029      	movs	r1, r5
    5220:	0038      	movs	r0, r7
    5222:	f7ff ff7d 	bl	5120 <_malloc_r>
    5226:	1e06      	subs	r6, r0, #0
    5228:	d109      	bne.n	523e <__ssputs_r+0x62>
    522a:	230c      	movs	r3, #12
    522c:	603b      	str	r3, [r7, #0]
    522e:	2340      	movs	r3, #64	; 0x40
    5230:	2001      	movs	r0, #1
    5232:	89a2      	ldrh	r2, [r4, #12]
    5234:	4240      	negs	r0, r0
    5236:	4313      	orrs	r3, r2
    5238:	81a3      	strh	r3, [r4, #12]
    523a:	b005      	add	sp, #20
    523c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    523e:	9a02      	ldr	r2, [sp, #8]
    5240:	6921      	ldr	r1, [r4, #16]
    5242:	f7ff fed7 	bl	4ff4 <memcpy>
    5246:	89a3      	ldrh	r3, [r4, #12]
    5248:	4a14      	ldr	r2, [pc, #80]	; (529c <__ssputs_r+0xc0>)
    524a:	401a      	ands	r2, r3
    524c:	2380      	movs	r3, #128	; 0x80
    524e:	4313      	orrs	r3, r2
    5250:	81a3      	strh	r3, [r4, #12]
    5252:	9b02      	ldr	r3, [sp, #8]
    5254:	6126      	str	r6, [r4, #16]
    5256:	18f6      	adds	r6, r6, r3
    5258:	6026      	str	r6, [r4, #0]
    525a:	6165      	str	r5, [r4, #20]
    525c:	9e01      	ldr	r6, [sp, #4]
    525e:	1aed      	subs	r5, r5, r3
    5260:	60a5      	str	r5, [r4, #8]
    5262:	9b01      	ldr	r3, [sp, #4]
    5264:	42b3      	cmp	r3, r6
    5266:	d200      	bcs.n	526a <__ssputs_r+0x8e>
    5268:	001e      	movs	r6, r3
    526a:	0032      	movs	r2, r6
    526c:	9903      	ldr	r1, [sp, #12]
    526e:	6820      	ldr	r0, [r4, #0]
    5270:	f000 fabf 	bl	57f2 <memmove>
    5274:	68a3      	ldr	r3, [r4, #8]
    5276:	2000      	movs	r0, #0
    5278:	1b9b      	subs	r3, r3, r6
    527a:	60a3      	str	r3, [r4, #8]
    527c:	6823      	ldr	r3, [r4, #0]
    527e:	199e      	adds	r6, r3, r6
    5280:	6026      	str	r6, [r4, #0]
    5282:	e7da      	b.n	523a <__ssputs_r+0x5e>
    5284:	002a      	movs	r2, r5
    5286:	0038      	movs	r0, r7
    5288:	f000 fac7 	bl	581a <_realloc_r>
    528c:	1e06      	subs	r6, r0, #0
    528e:	d1e0      	bne.n	5252 <__ssputs_r+0x76>
    5290:	6921      	ldr	r1, [r4, #16]
    5292:	0038      	movs	r0, r7
    5294:	f7ff fefa 	bl	508c <_free_r>
    5298:	e7c7      	b.n	522a <__ssputs_r+0x4e>
    529a:	46c0      	nop			; (mov r8, r8)
    529c:	fffffb7f 	.word	0xfffffb7f

000052a0 <_svfiprintf_r>:
    52a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    52a2:	b09f      	sub	sp, #124	; 0x7c
    52a4:	9002      	str	r0, [sp, #8]
    52a6:	9305      	str	r3, [sp, #20]
    52a8:	898b      	ldrh	r3, [r1, #12]
    52aa:	000f      	movs	r7, r1
    52ac:	0016      	movs	r6, r2
    52ae:	061b      	lsls	r3, r3, #24
    52b0:	d511      	bpl.n	52d6 <_svfiprintf_r+0x36>
    52b2:	690b      	ldr	r3, [r1, #16]
    52b4:	2b00      	cmp	r3, #0
    52b6:	d10e      	bne.n	52d6 <_svfiprintf_r+0x36>
    52b8:	2140      	movs	r1, #64	; 0x40
    52ba:	f7ff ff31 	bl	5120 <_malloc_r>
    52be:	6038      	str	r0, [r7, #0]
    52c0:	6138      	str	r0, [r7, #16]
    52c2:	2800      	cmp	r0, #0
    52c4:	d105      	bne.n	52d2 <_svfiprintf_r+0x32>
    52c6:	230c      	movs	r3, #12
    52c8:	9a02      	ldr	r2, [sp, #8]
    52ca:	3801      	subs	r0, #1
    52cc:	6013      	str	r3, [r2, #0]
    52ce:	b01f      	add	sp, #124	; 0x7c
    52d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52d2:	2340      	movs	r3, #64	; 0x40
    52d4:	617b      	str	r3, [r7, #20]
    52d6:	2300      	movs	r3, #0
    52d8:	ad06      	add	r5, sp, #24
    52da:	616b      	str	r3, [r5, #20]
    52dc:	3320      	adds	r3, #32
    52de:	766b      	strb	r3, [r5, #25]
    52e0:	3310      	adds	r3, #16
    52e2:	76ab      	strb	r3, [r5, #26]
    52e4:	0034      	movs	r4, r6
    52e6:	7823      	ldrb	r3, [r4, #0]
    52e8:	2b00      	cmp	r3, #0
    52ea:	d147      	bne.n	537c <_svfiprintf_r+0xdc>
    52ec:	1ba3      	subs	r3, r4, r6
    52ee:	9304      	str	r3, [sp, #16]
    52f0:	d00d      	beq.n	530e <_svfiprintf_r+0x6e>
    52f2:	1ba3      	subs	r3, r4, r6
    52f4:	0032      	movs	r2, r6
    52f6:	0039      	movs	r1, r7
    52f8:	9802      	ldr	r0, [sp, #8]
    52fa:	f7ff ff6f 	bl	51dc <__ssputs_r>
    52fe:	1c43      	adds	r3, r0, #1
    5300:	d100      	bne.n	5304 <_svfiprintf_r+0x64>
    5302:	e0b5      	b.n	5470 <_svfiprintf_r+0x1d0>
    5304:	696a      	ldr	r2, [r5, #20]
    5306:	9b04      	ldr	r3, [sp, #16]
    5308:	4694      	mov	ip, r2
    530a:	4463      	add	r3, ip
    530c:	616b      	str	r3, [r5, #20]
    530e:	7823      	ldrb	r3, [r4, #0]
    5310:	2b00      	cmp	r3, #0
    5312:	d100      	bne.n	5316 <_svfiprintf_r+0x76>
    5314:	e0ac      	b.n	5470 <_svfiprintf_r+0x1d0>
    5316:	2201      	movs	r2, #1
    5318:	2300      	movs	r3, #0
    531a:	4252      	negs	r2, r2
    531c:	606a      	str	r2, [r5, #4]
    531e:	a902      	add	r1, sp, #8
    5320:	3254      	adds	r2, #84	; 0x54
    5322:	1852      	adds	r2, r2, r1
    5324:	3401      	adds	r4, #1
    5326:	602b      	str	r3, [r5, #0]
    5328:	60eb      	str	r3, [r5, #12]
    532a:	60ab      	str	r3, [r5, #8]
    532c:	7013      	strb	r3, [r2, #0]
    532e:	65ab      	str	r3, [r5, #88]	; 0x58
    5330:	4e58      	ldr	r6, [pc, #352]	; (5494 <_svfiprintf_r+0x1f4>)
    5332:	2205      	movs	r2, #5
    5334:	7821      	ldrb	r1, [r4, #0]
    5336:	0030      	movs	r0, r6
    5338:	f000 fa50 	bl	57dc <memchr>
    533c:	1c62      	adds	r2, r4, #1
    533e:	2800      	cmp	r0, #0
    5340:	d120      	bne.n	5384 <_svfiprintf_r+0xe4>
    5342:	6829      	ldr	r1, [r5, #0]
    5344:	06cb      	lsls	r3, r1, #27
    5346:	d504      	bpl.n	5352 <_svfiprintf_r+0xb2>
    5348:	2353      	movs	r3, #83	; 0x53
    534a:	ae02      	add	r6, sp, #8
    534c:	3020      	adds	r0, #32
    534e:	199b      	adds	r3, r3, r6
    5350:	7018      	strb	r0, [r3, #0]
    5352:	070b      	lsls	r3, r1, #28
    5354:	d504      	bpl.n	5360 <_svfiprintf_r+0xc0>
    5356:	2353      	movs	r3, #83	; 0x53
    5358:	202b      	movs	r0, #43	; 0x2b
    535a:	ae02      	add	r6, sp, #8
    535c:	199b      	adds	r3, r3, r6
    535e:	7018      	strb	r0, [r3, #0]
    5360:	7823      	ldrb	r3, [r4, #0]
    5362:	2b2a      	cmp	r3, #42	; 0x2a
    5364:	d016      	beq.n	5394 <_svfiprintf_r+0xf4>
    5366:	2000      	movs	r0, #0
    5368:	210a      	movs	r1, #10
    536a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    536c:	7822      	ldrb	r2, [r4, #0]
    536e:	3a30      	subs	r2, #48	; 0x30
    5370:	2a09      	cmp	r2, #9
    5372:	d955      	bls.n	5420 <_svfiprintf_r+0x180>
    5374:	2800      	cmp	r0, #0
    5376:	d015      	beq.n	53a4 <_svfiprintf_r+0x104>
    5378:	9309      	str	r3, [sp, #36]	; 0x24
    537a:	e013      	b.n	53a4 <_svfiprintf_r+0x104>
    537c:	2b25      	cmp	r3, #37	; 0x25
    537e:	d0b5      	beq.n	52ec <_svfiprintf_r+0x4c>
    5380:	3401      	adds	r4, #1
    5382:	e7b0      	b.n	52e6 <_svfiprintf_r+0x46>
    5384:	2301      	movs	r3, #1
    5386:	1b80      	subs	r0, r0, r6
    5388:	4083      	lsls	r3, r0
    538a:	6829      	ldr	r1, [r5, #0]
    538c:	0014      	movs	r4, r2
    538e:	430b      	orrs	r3, r1
    5390:	602b      	str	r3, [r5, #0]
    5392:	e7cd      	b.n	5330 <_svfiprintf_r+0x90>
    5394:	9b05      	ldr	r3, [sp, #20]
    5396:	1d18      	adds	r0, r3, #4
    5398:	681b      	ldr	r3, [r3, #0]
    539a:	9005      	str	r0, [sp, #20]
    539c:	2b00      	cmp	r3, #0
    539e:	db39      	blt.n	5414 <_svfiprintf_r+0x174>
    53a0:	9309      	str	r3, [sp, #36]	; 0x24
    53a2:	0014      	movs	r4, r2
    53a4:	7823      	ldrb	r3, [r4, #0]
    53a6:	2b2e      	cmp	r3, #46	; 0x2e
    53a8:	d10b      	bne.n	53c2 <_svfiprintf_r+0x122>
    53aa:	7863      	ldrb	r3, [r4, #1]
    53ac:	1c62      	adds	r2, r4, #1
    53ae:	2b2a      	cmp	r3, #42	; 0x2a
    53b0:	d13e      	bne.n	5430 <_svfiprintf_r+0x190>
    53b2:	9b05      	ldr	r3, [sp, #20]
    53b4:	3402      	adds	r4, #2
    53b6:	1d1a      	adds	r2, r3, #4
    53b8:	681b      	ldr	r3, [r3, #0]
    53ba:	9205      	str	r2, [sp, #20]
    53bc:	2b00      	cmp	r3, #0
    53be:	db34      	blt.n	542a <_svfiprintf_r+0x18a>
    53c0:	9307      	str	r3, [sp, #28]
    53c2:	4e35      	ldr	r6, [pc, #212]	; (5498 <_svfiprintf_r+0x1f8>)
    53c4:	7821      	ldrb	r1, [r4, #0]
    53c6:	2203      	movs	r2, #3
    53c8:	0030      	movs	r0, r6
    53ca:	f000 fa07 	bl	57dc <memchr>
    53ce:	2800      	cmp	r0, #0
    53d0:	d006      	beq.n	53e0 <_svfiprintf_r+0x140>
    53d2:	2340      	movs	r3, #64	; 0x40
    53d4:	1b80      	subs	r0, r0, r6
    53d6:	4083      	lsls	r3, r0
    53d8:	682a      	ldr	r2, [r5, #0]
    53da:	3401      	adds	r4, #1
    53dc:	4313      	orrs	r3, r2
    53de:	602b      	str	r3, [r5, #0]
    53e0:	7821      	ldrb	r1, [r4, #0]
    53e2:	2206      	movs	r2, #6
    53e4:	482d      	ldr	r0, [pc, #180]	; (549c <_svfiprintf_r+0x1fc>)
    53e6:	1c66      	adds	r6, r4, #1
    53e8:	7629      	strb	r1, [r5, #24]
    53ea:	f000 f9f7 	bl	57dc <memchr>
    53ee:	2800      	cmp	r0, #0
    53f0:	d046      	beq.n	5480 <_svfiprintf_r+0x1e0>
    53f2:	4b2b      	ldr	r3, [pc, #172]	; (54a0 <_svfiprintf_r+0x200>)
    53f4:	2b00      	cmp	r3, #0
    53f6:	d12f      	bne.n	5458 <_svfiprintf_r+0x1b8>
    53f8:	6829      	ldr	r1, [r5, #0]
    53fa:	9b05      	ldr	r3, [sp, #20]
    53fc:	2207      	movs	r2, #7
    53fe:	05c9      	lsls	r1, r1, #23
    5400:	d528      	bpl.n	5454 <_svfiprintf_r+0x1b4>
    5402:	189b      	adds	r3, r3, r2
    5404:	4393      	bics	r3, r2
    5406:	3308      	adds	r3, #8
    5408:	9305      	str	r3, [sp, #20]
    540a:	696b      	ldr	r3, [r5, #20]
    540c:	9a03      	ldr	r2, [sp, #12]
    540e:	189b      	adds	r3, r3, r2
    5410:	616b      	str	r3, [r5, #20]
    5412:	e767      	b.n	52e4 <_svfiprintf_r+0x44>
    5414:	425b      	negs	r3, r3
    5416:	60eb      	str	r3, [r5, #12]
    5418:	2302      	movs	r3, #2
    541a:	430b      	orrs	r3, r1
    541c:	602b      	str	r3, [r5, #0]
    541e:	e7c0      	b.n	53a2 <_svfiprintf_r+0x102>
    5420:	434b      	muls	r3, r1
    5422:	3401      	adds	r4, #1
    5424:	189b      	adds	r3, r3, r2
    5426:	2001      	movs	r0, #1
    5428:	e7a0      	b.n	536c <_svfiprintf_r+0xcc>
    542a:	2301      	movs	r3, #1
    542c:	425b      	negs	r3, r3
    542e:	e7c7      	b.n	53c0 <_svfiprintf_r+0x120>
    5430:	2300      	movs	r3, #0
    5432:	0014      	movs	r4, r2
    5434:	200a      	movs	r0, #10
    5436:	001a      	movs	r2, r3
    5438:	606b      	str	r3, [r5, #4]
    543a:	7821      	ldrb	r1, [r4, #0]
    543c:	3930      	subs	r1, #48	; 0x30
    543e:	2909      	cmp	r1, #9
    5440:	d903      	bls.n	544a <_svfiprintf_r+0x1aa>
    5442:	2b00      	cmp	r3, #0
    5444:	d0bd      	beq.n	53c2 <_svfiprintf_r+0x122>
    5446:	9207      	str	r2, [sp, #28]
    5448:	e7bb      	b.n	53c2 <_svfiprintf_r+0x122>
    544a:	4342      	muls	r2, r0
    544c:	3401      	adds	r4, #1
    544e:	1852      	adds	r2, r2, r1
    5450:	2301      	movs	r3, #1
    5452:	e7f2      	b.n	543a <_svfiprintf_r+0x19a>
    5454:	3307      	adds	r3, #7
    5456:	e7d5      	b.n	5404 <_svfiprintf_r+0x164>
    5458:	ab05      	add	r3, sp, #20
    545a:	9300      	str	r3, [sp, #0]
    545c:	003a      	movs	r2, r7
    545e:	4b11      	ldr	r3, [pc, #68]	; (54a4 <_svfiprintf_r+0x204>)
    5460:	0029      	movs	r1, r5
    5462:	9802      	ldr	r0, [sp, #8]
    5464:	e000      	b.n	5468 <_svfiprintf_r+0x1c8>
    5466:	bf00      	nop
    5468:	9003      	str	r0, [sp, #12]
    546a:	9b03      	ldr	r3, [sp, #12]
    546c:	3301      	adds	r3, #1
    546e:	d1cc      	bne.n	540a <_svfiprintf_r+0x16a>
    5470:	89bb      	ldrh	r3, [r7, #12]
    5472:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5474:	065b      	lsls	r3, r3, #25
    5476:	d400      	bmi.n	547a <_svfiprintf_r+0x1da>
    5478:	e729      	b.n	52ce <_svfiprintf_r+0x2e>
    547a:	2001      	movs	r0, #1
    547c:	4240      	negs	r0, r0
    547e:	e726      	b.n	52ce <_svfiprintf_r+0x2e>
    5480:	ab05      	add	r3, sp, #20
    5482:	9300      	str	r3, [sp, #0]
    5484:	003a      	movs	r2, r7
    5486:	4b07      	ldr	r3, [pc, #28]	; (54a4 <_svfiprintf_r+0x204>)
    5488:	0029      	movs	r1, r5
    548a:	9802      	ldr	r0, [sp, #8]
    548c:	f000 f87a 	bl	5584 <_printf_i>
    5490:	e7ea      	b.n	5468 <_svfiprintf_r+0x1c8>
    5492:	46c0      	nop			; (mov r8, r8)
    5494:	00005acc 	.word	0x00005acc
    5498:	00005ad2 	.word	0x00005ad2
    549c:	00005ad6 	.word	0x00005ad6
    54a0:	00000000 	.word	0x00000000
    54a4:	000051dd 	.word	0x000051dd

000054a8 <_printf_common>:
    54a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    54aa:	0015      	movs	r5, r2
    54ac:	9301      	str	r3, [sp, #4]
    54ae:	688a      	ldr	r2, [r1, #8]
    54b0:	690b      	ldr	r3, [r1, #16]
    54b2:	9000      	str	r0, [sp, #0]
    54b4:	000c      	movs	r4, r1
    54b6:	4293      	cmp	r3, r2
    54b8:	da00      	bge.n	54bc <_printf_common+0x14>
    54ba:	0013      	movs	r3, r2
    54bc:	0022      	movs	r2, r4
    54be:	602b      	str	r3, [r5, #0]
    54c0:	3243      	adds	r2, #67	; 0x43
    54c2:	7812      	ldrb	r2, [r2, #0]
    54c4:	2a00      	cmp	r2, #0
    54c6:	d001      	beq.n	54cc <_printf_common+0x24>
    54c8:	3301      	adds	r3, #1
    54ca:	602b      	str	r3, [r5, #0]
    54cc:	6823      	ldr	r3, [r4, #0]
    54ce:	069b      	lsls	r3, r3, #26
    54d0:	d502      	bpl.n	54d8 <_printf_common+0x30>
    54d2:	682b      	ldr	r3, [r5, #0]
    54d4:	3302      	adds	r3, #2
    54d6:	602b      	str	r3, [r5, #0]
    54d8:	2706      	movs	r7, #6
    54da:	6823      	ldr	r3, [r4, #0]
    54dc:	401f      	ands	r7, r3
    54de:	d027      	beq.n	5530 <_printf_common+0x88>
    54e0:	0023      	movs	r3, r4
    54e2:	3343      	adds	r3, #67	; 0x43
    54e4:	781b      	ldrb	r3, [r3, #0]
    54e6:	1e5a      	subs	r2, r3, #1
    54e8:	4193      	sbcs	r3, r2
    54ea:	6822      	ldr	r2, [r4, #0]
    54ec:	0692      	lsls	r2, r2, #26
    54ee:	d430      	bmi.n	5552 <_printf_common+0xaa>
    54f0:	0022      	movs	r2, r4
    54f2:	9901      	ldr	r1, [sp, #4]
    54f4:	3243      	adds	r2, #67	; 0x43
    54f6:	9800      	ldr	r0, [sp, #0]
    54f8:	9e08      	ldr	r6, [sp, #32]
    54fa:	47b0      	blx	r6
    54fc:	1c43      	adds	r3, r0, #1
    54fe:	d025      	beq.n	554c <_printf_common+0xa4>
    5500:	2306      	movs	r3, #6
    5502:	6820      	ldr	r0, [r4, #0]
    5504:	682a      	ldr	r2, [r5, #0]
    5506:	68e1      	ldr	r1, [r4, #12]
    5508:	4003      	ands	r3, r0
    550a:	2500      	movs	r5, #0
    550c:	2b04      	cmp	r3, #4
    550e:	d103      	bne.n	5518 <_printf_common+0x70>
    5510:	1a8d      	subs	r5, r1, r2
    5512:	43eb      	mvns	r3, r5
    5514:	17db      	asrs	r3, r3, #31
    5516:	401d      	ands	r5, r3
    5518:	68a3      	ldr	r3, [r4, #8]
    551a:	6922      	ldr	r2, [r4, #16]
    551c:	4293      	cmp	r3, r2
    551e:	dd01      	ble.n	5524 <_printf_common+0x7c>
    5520:	1a9b      	subs	r3, r3, r2
    5522:	18ed      	adds	r5, r5, r3
    5524:	2700      	movs	r7, #0
    5526:	42bd      	cmp	r5, r7
    5528:	d120      	bne.n	556c <_printf_common+0xc4>
    552a:	2000      	movs	r0, #0
    552c:	e010      	b.n	5550 <_printf_common+0xa8>
    552e:	3701      	adds	r7, #1
    5530:	68e3      	ldr	r3, [r4, #12]
    5532:	682a      	ldr	r2, [r5, #0]
    5534:	1a9b      	subs	r3, r3, r2
    5536:	429f      	cmp	r7, r3
    5538:	dad2      	bge.n	54e0 <_printf_common+0x38>
    553a:	0022      	movs	r2, r4
    553c:	2301      	movs	r3, #1
    553e:	3219      	adds	r2, #25
    5540:	9901      	ldr	r1, [sp, #4]
    5542:	9800      	ldr	r0, [sp, #0]
    5544:	9e08      	ldr	r6, [sp, #32]
    5546:	47b0      	blx	r6
    5548:	1c43      	adds	r3, r0, #1
    554a:	d1f0      	bne.n	552e <_printf_common+0x86>
    554c:	2001      	movs	r0, #1
    554e:	4240      	negs	r0, r0
    5550:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5552:	2030      	movs	r0, #48	; 0x30
    5554:	18e1      	adds	r1, r4, r3
    5556:	3143      	adds	r1, #67	; 0x43
    5558:	7008      	strb	r0, [r1, #0]
    555a:	0021      	movs	r1, r4
    555c:	1c5a      	adds	r2, r3, #1
    555e:	3145      	adds	r1, #69	; 0x45
    5560:	7809      	ldrb	r1, [r1, #0]
    5562:	18a2      	adds	r2, r4, r2
    5564:	3243      	adds	r2, #67	; 0x43
    5566:	3302      	adds	r3, #2
    5568:	7011      	strb	r1, [r2, #0]
    556a:	e7c1      	b.n	54f0 <_printf_common+0x48>
    556c:	0022      	movs	r2, r4
    556e:	2301      	movs	r3, #1
    5570:	321a      	adds	r2, #26
    5572:	9901      	ldr	r1, [sp, #4]
    5574:	9800      	ldr	r0, [sp, #0]
    5576:	9e08      	ldr	r6, [sp, #32]
    5578:	47b0      	blx	r6
    557a:	1c43      	adds	r3, r0, #1
    557c:	d0e6      	beq.n	554c <_printf_common+0xa4>
    557e:	3701      	adds	r7, #1
    5580:	e7d1      	b.n	5526 <_printf_common+0x7e>
	...

00005584 <_printf_i>:
    5584:	b5f0      	push	{r4, r5, r6, r7, lr}
    5586:	b08b      	sub	sp, #44	; 0x2c
    5588:	9206      	str	r2, [sp, #24]
    558a:	000a      	movs	r2, r1
    558c:	3243      	adds	r2, #67	; 0x43
    558e:	9307      	str	r3, [sp, #28]
    5590:	9005      	str	r0, [sp, #20]
    5592:	9204      	str	r2, [sp, #16]
    5594:	7e0a      	ldrb	r2, [r1, #24]
    5596:	000c      	movs	r4, r1
    5598:	9b10      	ldr	r3, [sp, #64]	; 0x40
    559a:	2a6e      	cmp	r2, #110	; 0x6e
    559c:	d100      	bne.n	55a0 <_printf_i+0x1c>
    559e:	e08f      	b.n	56c0 <_printf_i+0x13c>
    55a0:	d817      	bhi.n	55d2 <_printf_i+0x4e>
    55a2:	2a63      	cmp	r2, #99	; 0x63
    55a4:	d02c      	beq.n	5600 <_printf_i+0x7c>
    55a6:	d808      	bhi.n	55ba <_printf_i+0x36>
    55a8:	2a00      	cmp	r2, #0
    55aa:	d100      	bne.n	55ae <_printf_i+0x2a>
    55ac:	e099      	b.n	56e2 <_printf_i+0x15e>
    55ae:	2a58      	cmp	r2, #88	; 0x58
    55b0:	d054      	beq.n	565c <_printf_i+0xd8>
    55b2:	0026      	movs	r6, r4
    55b4:	3642      	adds	r6, #66	; 0x42
    55b6:	7032      	strb	r2, [r6, #0]
    55b8:	e029      	b.n	560e <_printf_i+0x8a>
    55ba:	2a64      	cmp	r2, #100	; 0x64
    55bc:	d001      	beq.n	55c2 <_printf_i+0x3e>
    55be:	2a69      	cmp	r2, #105	; 0x69
    55c0:	d1f7      	bne.n	55b2 <_printf_i+0x2e>
    55c2:	6821      	ldr	r1, [r4, #0]
    55c4:	681a      	ldr	r2, [r3, #0]
    55c6:	0608      	lsls	r0, r1, #24
    55c8:	d523      	bpl.n	5612 <_printf_i+0x8e>
    55ca:	1d11      	adds	r1, r2, #4
    55cc:	6019      	str	r1, [r3, #0]
    55ce:	6815      	ldr	r5, [r2, #0]
    55d0:	e025      	b.n	561e <_printf_i+0x9a>
    55d2:	2a73      	cmp	r2, #115	; 0x73
    55d4:	d100      	bne.n	55d8 <_printf_i+0x54>
    55d6:	e088      	b.n	56ea <_printf_i+0x166>
    55d8:	d808      	bhi.n	55ec <_printf_i+0x68>
    55da:	2a6f      	cmp	r2, #111	; 0x6f
    55dc:	d029      	beq.n	5632 <_printf_i+0xae>
    55de:	2a70      	cmp	r2, #112	; 0x70
    55e0:	d1e7      	bne.n	55b2 <_printf_i+0x2e>
    55e2:	2220      	movs	r2, #32
    55e4:	6809      	ldr	r1, [r1, #0]
    55e6:	430a      	orrs	r2, r1
    55e8:	6022      	str	r2, [r4, #0]
    55ea:	e003      	b.n	55f4 <_printf_i+0x70>
    55ec:	2a75      	cmp	r2, #117	; 0x75
    55ee:	d020      	beq.n	5632 <_printf_i+0xae>
    55f0:	2a78      	cmp	r2, #120	; 0x78
    55f2:	d1de      	bne.n	55b2 <_printf_i+0x2e>
    55f4:	0022      	movs	r2, r4
    55f6:	2178      	movs	r1, #120	; 0x78
    55f8:	3245      	adds	r2, #69	; 0x45
    55fa:	7011      	strb	r1, [r2, #0]
    55fc:	4a6c      	ldr	r2, [pc, #432]	; (57b0 <_printf_i+0x22c>)
    55fe:	e030      	b.n	5662 <_printf_i+0xde>
    5600:	000e      	movs	r6, r1
    5602:	681a      	ldr	r2, [r3, #0]
    5604:	3642      	adds	r6, #66	; 0x42
    5606:	1d11      	adds	r1, r2, #4
    5608:	6019      	str	r1, [r3, #0]
    560a:	6813      	ldr	r3, [r2, #0]
    560c:	7033      	strb	r3, [r6, #0]
    560e:	2301      	movs	r3, #1
    5610:	e079      	b.n	5706 <_printf_i+0x182>
    5612:	0649      	lsls	r1, r1, #25
    5614:	d5d9      	bpl.n	55ca <_printf_i+0x46>
    5616:	1d11      	adds	r1, r2, #4
    5618:	6019      	str	r1, [r3, #0]
    561a:	2300      	movs	r3, #0
    561c:	5ed5      	ldrsh	r5, [r2, r3]
    561e:	2d00      	cmp	r5, #0
    5620:	da03      	bge.n	562a <_printf_i+0xa6>
    5622:	232d      	movs	r3, #45	; 0x2d
    5624:	9a04      	ldr	r2, [sp, #16]
    5626:	426d      	negs	r5, r5
    5628:	7013      	strb	r3, [r2, #0]
    562a:	4b62      	ldr	r3, [pc, #392]	; (57b4 <_printf_i+0x230>)
    562c:	270a      	movs	r7, #10
    562e:	9303      	str	r3, [sp, #12]
    5630:	e02f      	b.n	5692 <_printf_i+0x10e>
    5632:	6820      	ldr	r0, [r4, #0]
    5634:	6819      	ldr	r1, [r3, #0]
    5636:	0605      	lsls	r5, r0, #24
    5638:	d503      	bpl.n	5642 <_printf_i+0xbe>
    563a:	1d08      	adds	r0, r1, #4
    563c:	6018      	str	r0, [r3, #0]
    563e:	680d      	ldr	r5, [r1, #0]
    5640:	e005      	b.n	564e <_printf_i+0xca>
    5642:	0640      	lsls	r0, r0, #25
    5644:	d5f9      	bpl.n	563a <_printf_i+0xb6>
    5646:	680d      	ldr	r5, [r1, #0]
    5648:	1d08      	adds	r0, r1, #4
    564a:	6018      	str	r0, [r3, #0]
    564c:	b2ad      	uxth	r5, r5
    564e:	4b59      	ldr	r3, [pc, #356]	; (57b4 <_printf_i+0x230>)
    5650:	2708      	movs	r7, #8
    5652:	9303      	str	r3, [sp, #12]
    5654:	2a6f      	cmp	r2, #111	; 0x6f
    5656:	d018      	beq.n	568a <_printf_i+0x106>
    5658:	270a      	movs	r7, #10
    565a:	e016      	b.n	568a <_printf_i+0x106>
    565c:	3145      	adds	r1, #69	; 0x45
    565e:	700a      	strb	r2, [r1, #0]
    5660:	4a54      	ldr	r2, [pc, #336]	; (57b4 <_printf_i+0x230>)
    5662:	9203      	str	r2, [sp, #12]
    5664:	681a      	ldr	r2, [r3, #0]
    5666:	6821      	ldr	r1, [r4, #0]
    5668:	1d10      	adds	r0, r2, #4
    566a:	6018      	str	r0, [r3, #0]
    566c:	6815      	ldr	r5, [r2, #0]
    566e:	0608      	lsls	r0, r1, #24
    5670:	d522      	bpl.n	56b8 <_printf_i+0x134>
    5672:	07cb      	lsls	r3, r1, #31
    5674:	d502      	bpl.n	567c <_printf_i+0xf8>
    5676:	2320      	movs	r3, #32
    5678:	4319      	orrs	r1, r3
    567a:	6021      	str	r1, [r4, #0]
    567c:	2710      	movs	r7, #16
    567e:	2d00      	cmp	r5, #0
    5680:	d103      	bne.n	568a <_printf_i+0x106>
    5682:	2320      	movs	r3, #32
    5684:	6822      	ldr	r2, [r4, #0]
    5686:	439a      	bics	r2, r3
    5688:	6022      	str	r2, [r4, #0]
    568a:	0023      	movs	r3, r4
    568c:	2200      	movs	r2, #0
    568e:	3343      	adds	r3, #67	; 0x43
    5690:	701a      	strb	r2, [r3, #0]
    5692:	6863      	ldr	r3, [r4, #4]
    5694:	60a3      	str	r3, [r4, #8]
    5696:	2b00      	cmp	r3, #0
    5698:	db5c      	blt.n	5754 <_printf_i+0x1d0>
    569a:	2204      	movs	r2, #4
    569c:	6821      	ldr	r1, [r4, #0]
    569e:	4391      	bics	r1, r2
    56a0:	6021      	str	r1, [r4, #0]
    56a2:	2d00      	cmp	r5, #0
    56a4:	d158      	bne.n	5758 <_printf_i+0x1d4>
    56a6:	9e04      	ldr	r6, [sp, #16]
    56a8:	2b00      	cmp	r3, #0
    56aa:	d064      	beq.n	5776 <_printf_i+0x1f2>
    56ac:	0026      	movs	r6, r4
    56ae:	9b03      	ldr	r3, [sp, #12]
    56b0:	3642      	adds	r6, #66	; 0x42
    56b2:	781b      	ldrb	r3, [r3, #0]
    56b4:	7033      	strb	r3, [r6, #0]
    56b6:	e05e      	b.n	5776 <_printf_i+0x1f2>
    56b8:	0648      	lsls	r0, r1, #25
    56ba:	d5da      	bpl.n	5672 <_printf_i+0xee>
    56bc:	b2ad      	uxth	r5, r5
    56be:	e7d8      	b.n	5672 <_printf_i+0xee>
    56c0:	6809      	ldr	r1, [r1, #0]
    56c2:	681a      	ldr	r2, [r3, #0]
    56c4:	0608      	lsls	r0, r1, #24
    56c6:	d505      	bpl.n	56d4 <_printf_i+0x150>
    56c8:	1d11      	adds	r1, r2, #4
    56ca:	6019      	str	r1, [r3, #0]
    56cc:	6813      	ldr	r3, [r2, #0]
    56ce:	6962      	ldr	r2, [r4, #20]
    56d0:	601a      	str	r2, [r3, #0]
    56d2:	e006      	b.n	56e2 <_printf_i+0x15e>
    56d4:	0649      	lsls	r1, r1, #25
    56d6:	d5f7      	bpl.n	56c8 <_printf_i+0x144>
    56d8:	1d11      	adds	r1, r2, #4
    56da:	6019      	str	r1, [r3, #0]
    56dc:	6813      	ldr	r3, [r2, #0]
    56de:	8aa2      	ldrh	r2, [r4, #20]
    56e0:	801a      	strh	r2, [r3, #0]
    56e2:	2300      	movs	r3, #0
    56e4:	9e04      	ldr	r6, [sp, #16]
    56e6:	6123      	str	r3, [r4, #16]
    56e8:	e054      	b.n	5794 <_printf_i+0x210>
    56ea:	681a      	ldr	r2, [r3, #0]
    56ec:	1d11      	adds	r1, r2, #4
    56ee:	6019      	str	r1, [r3, #0]
    56f0:	6816      	ldr	r6, [r2, #0]
    56f2:	2100      	movs	r1, #0
    56f4:	6862      	ldr	r2, [r4, #4]
    56f6:	0030      	movs	r0, r6
    56f8:	f000 f870 	bl	57dc <memchr>
    56fc:	2800      	cmp	r0, #0
    56fe:	d001      	beq.n	5704 <_printf_i+0x180>
    5700:	1b80      	subs	r0, r0, r6
    5702:	6060      	str	r0, [r4, #4]
    5704:	6863      	ldr	r3, [r4, #4]
    5706:	6123      	str	r3, [r4, #16]
    5708:	2300      	movs	r3, #0
    570a:	9a04      	ldr	r2, [sp, #16]
    570c:	7013      	strb	r3, [r2, #0]
    570e:	e041      	b.n	5794 <_printf_i+0x210>
    5710:	6923      	ldr	r3, [r4, #16]
    5712:	0032      	movs	r2, r6
    5714:	9906      	ldr	r1, [sp, #24]
    5716:	9805      	ldr	r0, [sp, #20]
    5718:	9d07      	ldr	r5, [sp, #28]
    571a:	47a8      	blx	r5
    571c:	1c43      	adds	r3, r0, #1
    571e:	d043      	beq.n	57a8 <_printf_i+0x224>
    5720:	6823      	ldr	r3, [r4, #0]
    5722:	2500      	movs	r5, #0
    5724:	079b      	lsls	r3, r3, #30
    5726:	d40f      	bmi.n	5748 <_printf_i+0x1c4>
    5728:	9b09      	ldr	r3, [sp, #36]	; 0x24
    572a:	68e0      	ldr	r0, [r4, #12]
    572c:	4298      	cmp	r0, r3
    572e:	da3d      	bge.n	57ac <_printf_i+0x228>
    5730:	0018      	movs	r0, r3
    5732:	e03b      	b.n	57ac <_printf_i+0x228>
    5734:	0022      	movs	r2, r4
    5736:	2301      	movs	r3, #1
    5738:	3219      	adds	r2, #25
    573a:	9906      	ldr	r1, [sp, #24]
    573c:	9805      	ldr	r0, [sp, #20]
    573e:	9e07      	ldr	r6, [sp, #28]
    5740:	47b0      	blx	r6
    5742:	1c43      	adds	r3, r0, #1
    5744:	d030      	beq.n	57a8 <_printf_i+0x224>
    5746:	3501      	adds	r5, #1
    5748:	68e3      	ldr	r3, [r4, #12]
    574a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    574c:	1a9b      	subs	r3, r3, r2
    574e:	429d      	cmp	r5, r3
    5750:	dbf0      	blt.n	5734 <_printf_i+0x1b0>
    5752:	e7e9      	b.n	5728 <_printf_i+0x1a4>
    5754:	2d00      	cmp	r5, #0
    5756:	d0a9      	beq.n	56ac <_printf_i+0x128>
    5758:	9e04      	ldr	r6, [sp, #16]
    575a:	0028      	movs	r0, r5
    575c:	0039      	movs	r1, r7
    575e:	f7ff fbf5 	bl	4f4c <__aeabi_uidivmod>
    5762:	9b03      	ldr	r3, [sp, #12]
    5764:	3e01      	subs	r6, #1
    5766:	5c5b      	ldrb	r3, [r3, r1]
    5768:	0028      	movs	r0, r5
    576a:	7033      	strb	r3, [r6, #0]
    576c:	0039      	movs	r1, r7
    576e:	f7ff fb67 	bl	4e40 <__udivsi3>
    5772:	1e05      	subs	r5, r0, #0
    5774:	d1f1      	bne.n	575a <_printf_i+0x1d6>
    5776:	2f08      	cmp	r7, #8
    5778:	d109      	bne.n	578e <_printf_i+0x20a>
    577a:	6823      	ldr	r3, [r4, #0]
    577c:	07db      	lsls	r3, r3, #31
    577e:	d506      	bpl.n	578e <_printf_i+0x20a>
    5780:	6863      	ldr	r3, [r4, #4]
    5782:	6922      	ldr	r2, [r4, #16]
    5784:	4293      	cmp	r3, r2
    5786:	dc02      	bgt.n	578e <_printf_i+0x20a>
    5788:	2330      	movs	r3, #48	; 0x30
    578a:	3e01      	subs	r6, #1
    578c:	7033      	strb	r3, [r6, #0]
    578e:	9b04      	ldr	r3, [sp, #16]
    5790:	1b9b      	subs	r3, r3, r6
    5792:	6123      	str	r3, [r4, #16]
    5794:	9b07      	ldr	r3, [sp, #28]
    5796:	aa09      	add	r2, sp, #36	; 0x24
    5798:	9300      	str	r3, [sp, #0]
    579a:	0021      	movs	r1, r4
    579c:	9b06      	ldr	r3, [sp, #24]
    579e:	9805      	ldr	r0, [sp, #20]
    57a0:	f7ff fe82 	bl	54a8 <_printf_common>
    57a4:	1c43      	adds	r3, r0, #1
    57a6:	d1b3      	bne.n	5710 <_printf_i+0x18c>
    57a8:	2001      	movs	r0, #1
    57aa:	4240      	negs	r0, r0
    57ac:	b00b      	add	sp, #44	; 0x2c
    57ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    57b0:	00005aee 	.word	0x00005aee
    57b4:	00005add 	.word	0x00005add

000057b8 <_sbrk_r>:
    57b8:	2300      	movs	r3, #0
    57ba:	b570      	push	{r4, r5, r6, lr}
    57bc:	4c06      	ldr	r4, [pc, #24]	; (57d8 <_sbrk_r+0x20>)
    57be:	0005      	movs	r5, r0
    57c0:	0008      	movs	r0, r1
    57c2:	6023      	str	r3, [r4, #0]
    57c4:	f7ff f934 	bl	4a30 <_sbrk>
    57c8:	1c43      	adds	r3, r0, #1
    57ca:	d103      	bne.n	57d4 <_sbrk_r+0x1c>
    57cc:	6823      	ldr	r3, [r4, #0]
    57ce:	2b00      	cmp	r3, #0
    57d0:	d000      	beq.n	57d4 <_sbrk_r+0x1c>
    57d2:	602b      	str	r3, [r5, #0]
    57d4:	bd70      	pop	{r4, r5, r6, pc}
    57d6:	46c0      	nop			; (mov r8, r8)
    57d8:	20000a88 	.word	0x20000a88

000057dc <memchr>:
    57dc:	b2c9      	uxtb	r1, r1
    57de:	1882      	adds	r2, r0, r2
    57e0:	4290      	cmp	r0, r2
    57e2:	d101      	bne.n	57e8 <memchr+0xc>
    57e4:	2000      	movs	r0, #0
    57e6:	4770      	bx	lr
    57e8:	7803      	ldrb	r3, [r0, #0]
    57ea:	428b      	cmp	r3, r1
    57ec:	d0fb      	beq.n	57e6 <memchr+0xa>
    57ee:	3001      	adds	r0, #1
    57f0:	e7f6      	b.n	57e0 <memchr+0x4>

000057f2 <memmove>:
    57f2:	b510      	push	{r4, lr}
    57f4:	4288      	cmp	r0, r1
    57f6:	d902      	bls.n	57fe <memmove+0xc>
    57f8:	188b      	adds	r3, r1, r2
    57fa:	4298      	cmp	r0, r3
    57fc:	d308      	bcc.n	5810 <memmove+0x1e>
    57fe:	2300      	movs	r3, #0
    5800:	429a      	cmp	r2, r3
    5802:	d007      	beq.n	5814 <memmove+0x22>
    5804:	5ccc      	ldrb	r4, [r1, r3]
    5806:	54c4      	strb	r4, [r0, r3]
    5808:	3301      	adds	r3, #1
    580a:	e7f9      	b.n	5800 <memmove+0xe>
    580c:	5c8b      	ldrb	r3, [r1, r2]
    580e:	5483      	strb	r3, [r0, r2]
    5810:	3a01      	subs	r2, #1
    5812:	d2fb      	bcs.n	580c <memmove+0x1a>
    5814:	bd10      	pop	{r4, pc}

00005816 <__malloc_lock>:
    5816:	4770      	bx	lr

00005818 <__malloc_unlock>:
    5818:	4770      	bx	lr

0000581a <_realloc_r>:
    581a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    581c:	0007      	movs	r7, r0
    581e:	000d      	movs	r5, r1
    5820:	0016      	movs	r6, r2
    5822:	2900      	cmp	r1, #0
    5824:	d105      	bne.n	5832 <_realloc_r+0x18>
    5826:	0011      	movs	r1, r2
    5828:	f7ff fc7a 	bl	5120 <_malloc_r>
    582c:	0004      	movs	r4, r0
    582e:	0020      	movs	r0, r4
    5830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5832:	2a00      	cmp	r2, #0
    5834:	d103      	bne.n	583e <_realloc_r+0x24>
    5836:	f7ff fc29 	bl	508c <_free_r>
    583a:	0034      	movs	r4, r6
    583c:	e7f7      	b.n	582e <_realloc_r+0x14>
    583e:	f000 f812 	bl	5866 <_malloc_usable_size_r>
    5842:	002c      	movs	r4, r5
    5844:	4286      	cmp	r6, r0
    5846:	d9f2      	bls.n	582e <_realloc_r+0x14>
    5848:	0031      	movs	r1, r6
    584a:	0038      	movs	r0, r7
    584c:	f7ff fc68 	bl	5120 <_malloc_r>
    5850:	1e04      	subs	r4, r0, #0
    5852:	d0ec      	beq.n	582e <_realloc_r+0x14>
    5854:	0029      	movs	r1, r5
    5856:	0032      	movs	r2, r6
    5858:	f7ff fbcc 	bl	4ff4 <memcpy>
    585c:	0029      	movs	r1, r5
    585e:	0038      	movs	r0, r7
    5860:	f7ff fc14 	bl	508c <_free_r>
    5864:	e7e3      	b.n	582e <_realloc_r+0x14>

00005866 <_malloc_usable_size_r>:
    5866:	1f0b      	subs	r3, r1, #4
    5868:	681b      	ldr	r3, [r3, #0]
    586a:	1f18      	subs	r0, r3, #4
    586c:	2b00      	cmp	r3, #0
    586e:	da01      	bge.n	5874 <_malloc_usable_size_r+0xe>
    5870:	580b      	ldr	r3, [r1, r0]
    5872:	18c0      	adds	r0, r0, r3
    5874:	4770      	bx	lr
    5876:	0000      	movs	r0, r0
    5878:	42000800 	.word	0x42000800
    587c:	42000c00 	.word	0x42000c00
    5880:	42001000 	.word	0x42001000
    5884:	42001400 	.word	0x42001400
    5888:	42001800 	.word	0x42001800
    588c:	42001c00 	.word	0x42001c00
    5890:	484d3732 	.word	0x484d3732
    5894:	0000007a 	.word	0x0000007a
    5898:	4d393631 	.word	0x4d393631
    589c:	00007a48 	.word	0x00007a48
    58a0:	4d353139 	.word	0x4d353139
    58a4:	00007a48 	.word	0x00007a48
    58a8:	47342e32 	.word	0x47342e32
    58ac:	00007a48 	.word	0x00007a48
    58b0:	00004264 	.word	0x00004264
    58b4:	65747441 	.word	0x65747441
    58b8:	7461756e 	.word	0x7461756e
    58bc:	006e6f69 	.word	0x006e6f69
    58c0:	61656c50 	.word	0x61656c50
    58c4:	74206573 	.word	0x74206573
    58c8:	6f207061 	.word	0x6f207061
    58cc:	6874206e 	.word	0x6874206e
    58d0:	6f642065 	.word	0x6f642065
    58d4:	00000074 	.word	0x00000074
    58d8:	61422020 	.word	0x61422020
    58dc:	20206b63 	.word	0x20206b63
    58e0:	00000000 	.word	0x00000000
    58e4:	00333231 	.word	0x00333231
    58e8:	00363534 	.word	0x00363534
    58ec:	00393837 	.word	0x00393837
    58f0:	00000030 	.word	0x00000030
    58f4:	00002d3c 	.word	0x00002d3c
    58f8:	00524c43 	.word	0x00524c43
    58fc:	00004b4f 	.word	0x00004b4f
    5900:	64323025 	.word	0x64323025
    5904:	3025202e 	.word	0x3025202e
    5908:	253a6432 	.word	0x253a6432
    590c:	3a643230 	.word	0x3a643230
    5910:	64323025 	.word	0x64323025
    5914:	25202020 	.word	0x25202020
    5918:	2f643230 	.word	0x2f643230
    591c:	64323025 	.word	0x64323025
    5920:	3430252f 	.word	0x3430252f
    5924:	20202064 	.word	0x20202064
    5928:	20202020 	.word	0x20202020
    592c:	20202020 	.word	0x20202020
    5930:	20202020 	.word	0x20202020
    5934:	30252020 	.word	0x30252020
    5938:	20206433 	.word	0x20206433
    593c:	20202020 	.word	0x20202020
    5940:	20202020 	.word	0x20202020
    5944:	20202020 	.word	0x20202020
    5948:	20202020 	.word	0x20202020
    594c:	20202020 	.word	0x20202020
    5950:	33302520 	.word	0x33302520
    5954:	20202064 	.word	0x20202064
    5958:	20202020 	.word	0x20202020
    595c:	20202020 	.word	0x20202020
    5960:	20202020 	.word	0x20202020
    5964:	20202020 	.word	0x20202020
    5968:	25202020 	.word	0x25202020
    596c:	00643330 	.word	0x00643330
    5970:	74736948 	.word	0x74736948
    5974:	0079726f 	.word	0x0079726f
    5978:	64323025 	.word	0x64323025
    597c:	3230253a 	.word	0x3230253a
    5980:	30253a64 	.word	0x30253a64
    5984:	00006432 	.word	0x00006432
    5988:	64323025 	.word	0x64323025
    598c:	3230252f 	.word	0x3230252f
    5990:	30252f64 	.word	0x30252f64
    5994:	00006434 	.word	0x00006434
    5998:	49535352 	.word	0x49535352
    599c:	6e695b20 	.word	0x6e695b20
    59a0:	69726574 	.word	0x69726574
    59a4:	005d726f 	.word	0x005d726f
    59a8:	65746e45 	.word	0x65746e45
    59ac:	61442072 	.word	0x61442072
    59b0:	00006574 	.word	0x00006574
    59b4:	642f6d6d 	.word	0x642f6d6d
    59b8:	79792f64 	.word	0x79792f64
    59bc:	00007979 	.word	0x00007979
    59c0:	65746e45 	.word	0x65746e45
    59c4:	69542072 	.word	0x69542072
    59c8:	0000656d 	.word	0x0000656d
    59cc:	6d3a6868 	.word	0x6d3a6868
    59d0:	73733a6d 	.word	0x73733a6d
    59d4:	20202020 	.word	0x20202020
    59d8:	68343228 	.word	0x68343228
    59dc:	726f6620 	.word	0x726f6620
    59e0:	2974616d 	.word	0x2974616d
    59e4:	00000000 	.word	0x00000000
    59e8:	75736956 	.word	0x75736956
    59ec:	003a6c61 	.word	0x003a6c61
    59f0:	00736559 	.word	0x00736559
    59f4:	00006f4e 	.word	0x00006f4e
    59f8:	6e756f53 	.word	0x6e756f53
    59fc:	00203a64 	.word	0x00203a64
    5a00:	61432020 	.word	0x61432020
    5a04:	7262696c 	.word	0x7262696c
    5a08:	20657461 	.word	0x20657461
    5a0c:	65726353 	.word	0x65726353
    5a10:	20206e65 	.word	0x20206e65
    5a14:	00000000 	.word	0x00000000
    5a18:	65532020 	.word	0x65532020
    5a1c:	61442074 	.word	0x61442074
    5a20:	20206574 	.word	0x20206574
    5a24:	00000000 	.word	0x00000000
    5a28:	65532020 	.word	0x65532020
    5a2c:	69542074 	.word	0x69542074
    5a30:	2020656d 	.word	0x2020656d
    5a34:	00000000 	.word	0x00000000
    5a38:	74746553 	.word	0x74746553
    5a3c:	73676e69 	.word	0x73676e69
    5a40:	00000000 	.word	0x00000000
    5a44:	0c0b0a09 	.word	0x0c0b0a09
    5a48:	00000e0d 	.word	0x00000e0d
    5a4c:	000042a8 	.word	0x000042a8
    5a50:	00004304 	.word	0x00004304
    5a54:	00004304 	.word	0x00004304
    5a58:	000042a2 	.word	0x000042a2
    5a5c:	000042a2 	.word	0x000042a2
    5a60:	000042bc 	.word	0x000042bc
    5a64:	000042ae 	.word	0x000042ae
    5a68:	000042c2 	.word	0x000042c2
    5a6c:	000042f4 	.word	0x000042f4
    5a70:	000043f4 	.word	0x000043f4
    5a74:	00004462 	.word	0x00004462
    5a78:	00004462 	.word	0x00004462
    5a7c:	000043d4 	.word	0x000043d4
    5a80:	000043e6 	.word	0x000043e6
    5a84:	00004404 	.word	0x00004404
    5a88:	000043d8 	.word	0x000043d8
    5a8c:	00004414 	.word	0x00004414
    5a90:	00004450 	.word	0x00004450
    5a94:	74412020 	.word	0x74412020
    5a98:	756e6574 	.word	0x756e6574
    5a9c:	6f697461 	.word	0x6f697461
    5aa0:	0020206e 	.word	0x0020206e
    5aa4:	69482020 	.word	0x69482020
    5aa8:	726f7473 	.word	0x726f7473
    5aac:	00202079 	.word	0x00202079
    5ab0:	53522020 	.word	0x53522020
    5ab4:	20204953 	.word	0x20204953
    5ab8:	00000000 	.word	0x00000000
    5abc:	65532020 	.word	0x65532020
    5ac0:	6e697474 	.word	0x6e697474
    5ac4:	20207367 	.word	0x20207367
    5ac8:	00000000 	.word	0x00000000
    5acc:	2b302d23 	.word	0x2b302d23
    5ad0:	6c680020 	.word	0x6c680020
    5ad4:	6665004c 	.word	0x6665004c
    5ad8:	47464567 	.word	0x47464567
    5adc:	00          	.byte	0x00
    5add:	30          	.byte	0x30
    5ade:	3231      	.short	0x3231
    5ae0:	36353433 	.word	0x36353433
    5ae4:	41393837 	.word	0x41393837
    5ae8:	45444342 	.word	0x45444342
    5aec:	31300046 	.word	0x31300046
    5af0:	35343332 	.word	0x35343332
    5af4:	39383736 	.word	0x39383736
    5af8:	64636261 	.word	0x64636261
    5afc:	00006665 	.word	0x00006665

00005b00 <_init>:
    5b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b02:	46c0      	nop			; (mov r8, r8)
    5b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5b06:	bc08      	pop	{r3}
    5b08:	469e      	mov	lr, r3
    5b0a:	4770      	bx	lr

00005b0c <__init_array_start>:
    5b0c:	000000dd 	.word	0x000000dd

00005b10 <_fini>:
    5b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b12:	46c0      	nop			; (mov r8, r8)
    5b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5b16:	bc08      	pop	{r3}
    5b18:	469e      	mov	lr, r3
    5b1a:	4770      	bx	lr

00005b1c <__fini_array_start>:
    5b1c:	000000b5 	.word	0x000000b5
