#include "hw_classes.h"
#include <fstream>
#include "verilated.h"
#include "Vdown_sample.h"

int main() {
  ofstream fout("regression_result_down_sample_verilog.txt");
  HWStream<hw_uint<16 > > input_copy_stencil;
  HWStream<hw_uint<16 > > hw_output_stencil;


  // Loading input data
  srand(1);
  // cmap    : { op_hcompute_hw_input_stencil[root = 0, hw_input_s0_z, hw_input_s0_y, hw_input_s0_x] -> input_copy_stencil[hw_input_s0_x, hw_input_s0_y, hw_input_s0_z] : 0 <= hw_input_s0_z <= 3 and 0 <= hw_input_s0_y <= 63 and 0 <= hw_input_s0_x <= 63 }
  // read map: { input_copy_stencil[i0, i1, i2] -> op_hcompute_hw_input_stencil[root = 0, hw_input_s0_z = i2, hw_input_s0_y = i1, hw_input_s0_x = i0] : 0 <= i0 <= 63 and 0 <= i1 <= 63 and 0 <= i2 <= 3 }
  // rng     : { op_hcompute_hw_input_stencil[root = 0, hw_input_s0_z, hw_input_s0_y, hw_input_s0_x] : 0 <= hw_input_s0_z <= 3 and 0 <= hw_input_s0_y <= 63 and 0 <= hw_input_s0_x <= 63 }
  // rng card: { 16384 }
  for (int i = 0; i < 16384; i++) {
    hw_uint<16 > value;
    set_at<0, 16, 16>(value, rand() % 256);
    input_copy_stencil.write(value);
  }

  Vdown_sample dut;
dut.clk = 0;
dut.eval();
dut.rst_n = 0;
dut.eval();
dut.rst_n = 1;
dut.eval();
dut.clk = 0;
dut.eval();
dut.flush = 1;
dut.clk = 1;
dut.eval();
dut.flush = 0;
dut.clk = 0;
dut.eval();
  *(dut.input_copy_stencil_op_hcompute_hw_input_stencil_read) = 0;
  int hw_output_stencil_op_hcompute_hw_output_stencil_write_en_count = 0;
  dut.clk = 0;
  dut.eval();
  for (int t = 0; t < 30000; t++) {
    cout << "t = " << t << endl;
    if (dut.input_copy_stencil_op_hcompute_hw_input_stencil_read_valid) {
      cout << "send me data!" << endl;
      *(dut.input_copy_stencil_op_hcompute_hw_input_stencil_read) = (int) input_copy_stencil.read();
    }
  hw_output_stencil_op_hcompute_hw_output_stencil_write_en_count += dut.hw_output_stencil_op_hcompute_hw_output_stencil_write_en;
  if (dut.hw_output_stencil_op_hcompute_hw_output_stencil_write_en) {
    cout << (int) *(dut.hw_output_stencil_op_hcompute_hw_output_stencil_write) << endl;
    hw_uint<16> val((int) *(dut.hw_output_stencil_op_hcompute_hw_output_stencil_write));
    hw_output_stencil.write(val);
  }
    dut.clk = 0;
    dut.eval();
    dut.clk = 1;
    dut.eval();
  }
    cout << hw_output_stencil_op_hcompute_hw_output_stencil_write_en_count << endl;
  cout << "# of elements waiting in: input_copy_stencil = " << input_copy_stencil.num_waiting() << endl;
  assert(input_copy_stencil.is_empty());
  for (int i = 0; i < 4096; i++) {
    auto actual = hw_output_stencil.read();
    hw_uint<16> actual_lane_0;
    set_at<0, 16, 16>(actual_lane_0, actual.extract<0, 15>());
    fout << actual_lane_0 << endl;
  }

  return 0;
}
