============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 12 2023  10:12:11 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ 
  Interconnect mode:      spatial
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-2 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     409                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              0              in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2512.2  (arrival)   wdata_in[2]           
    409     535   179      1    4.8  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     535     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-2 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     409                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              0              in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2512.2  (arrival)   wdata_in[5]           
    409     535   179      1    4.1  I1025_NS    io_r_wdata_in_5_/DOUT 
      0     535     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-2 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     409                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              0              in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2512.2  (arrival)   wdata_in[1]           
    409     535   179      1    2.9  I1025_NS    io_r_wdata_in_1_/DOUT 
      0     535     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-2 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     409                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              0              in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2512.2  (arrival)   wdata_in[3]           
    409     535   179      1    4.3  I1025_NS    io_r_wdata_in_3_/DOUT 
      0     535     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-2 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     409                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              0              in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2512.2  (arrival)   wdata_in[7]           
    409     535   179      1    5.1  I1025_NS    io_r_wdata_in_7_/DOUT 
      0     535     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-2 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     409                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              0              in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2512.2  (arrival)   wdata_in[4]           
    409     535   179      1    3.7  I1025_NS    io_r_wdata_in_4_/DOUT 
      0     535     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-2 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     409                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              0              in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2512.2  (arrival)   wdata_in[0]           
    409     535   179      1    4.6  I1025_NS    io_r_wdata_in_0_/DOUT 
      0     535     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-2 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (R) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     590            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          126     
                                              
             Setup:-      88                  
       Uncertainty:-      70                  
     Required Time:=     532                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     409                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              0              in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     126    26      1 2512.2  (arrival)   wdata_in[6]           
    409     535   179      1    3.2  I1025_NS    io_r_wdata_in_6_/DOUT 
      0     535     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (1 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1710                  
      Launch Clock:-     100                  
         Data Path:-    1609                  
             Slack:=       1                  

Exceptions/Constraints:
  output_delay             -500            ou_del_18_1 

#-----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell             Timing Point          
#  (ps)   (ps)   (ps)         (fF)                                            
#-----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)   wptr_full/wfull_reg/CLK      
    178     278    66      3    7.2  DFFARX2_RVT wptr_full/wfull_reg/QN       
     42     320    49      3   26.6  INVX8_RVT   wptr_full/plcwnsbuf_st2663/Y 
   1389    1709   890      1 1443.8  D8I1025_NS  io_t_wfull/PADIO             
      0    1709     -      -      -  (port)      wfull                        
#-----------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: MET (2 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      54                  
       Uncertainty:-      70                  
     Required Time:=    1156                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-    1029                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     32     582    76      4    3.7  INVX2_RVT   wptr_full/g2653/Y       
     70     652    34      1    2.5  OR2X1_RVT   wptr_full/g2641__9315/Y 
    105     757    45      5    5.7  XNOR2X2_RVT wptr_full/g2632__5122/Y 
     98     854    42      2    3.2  AO22X1_RVT  wptr_full/g2612__7410/Y 
    104     958    32      1    1.4  XNOR2X2_RVT wptr_full/g2/Y          
     87    1045    35      1    1.5  AND4X1_RVT  wptr_full/g2162__5526/Y 
     61    1106    28      1    1.3  AND3X1_RVT  wptr_full/g2161__8428/Y 
     48    1154    22      1    1.0  AND2X1_RVT  wptr_full/g2160__4319/Y 
      0    1154     -      1      -  DFFARX2_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: MET (2 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1648                  
             Slack:=       2                  

Exceptions/Constraints:
  output_delay             -500            ou_del_17_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -     100   100     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    190     290    70      2    4.3  DFFASX2_RVT rptr_empty/rempty_reg/QN  
     64     353    71      3   24.8  INVX4_RVT   rptr_empty/g2093/Y        
   1395    1748   886      1 1444.3  D8I1025_NS  io_t_rempty/PADIO         
      0    1748     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: MET (13 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-    1059                  
             Slack:=      13                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                     
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT           
     33     584    76      2    1.9  INVX1_RVT   rptr_empty/g2424/Y       
     79     664    38      1    2.1  OR3X1_RVT   rptr_empty/g2419__7482/Y 
    106     770    45      5    7.6  XNOR2X2_RVT rptr_empty/g2407__6783/Y 
     26     795    29      2    1.5  INVX1_RVT   rptr_empty/g2406/Y       
     92     888    48      2    3.0  MUX21X1_RVT rptr_empty/g2400__6260/Y 
    111     998    37      1    1.3  XNOR2X1_RVT rptr_empty/g2076__1881/Y 
     50    1048    22      1    2.0  AND2X1_RVT  rptr_empty/g2066__6783/Y 
     86    1134    36      1    1.0  AND4X1_RVT  rptr_empty/g2062__6260/Y 
     50    1184    22      1    1.1  AND2X1_RVT  rptr_empty/g2061__5107/Y 
      1    1184     -      1      -  DFFASX2_RVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: MET (135 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1515                  
             Slack:=     135                  

Exceptions/Constraints:
  output_delay             -500            ou_del_16_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   84.4  SRAM2RW128x8 fifomem/genblk1_7__U/O2[0] 
   1405    1615   890      1 1443.4  D8I1025_NS   io_l_rdata_0_/PADIO        
      0    1615     -      -      -  (port)       rdata[0]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: MET (135 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1515                  
             Slack:=     135                  

Exceptions/Constraints:
  output_delay             -500            ou_del 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   84.0  SRAM2RW128x8 fifomem/genblk1_7__U/O2[7] 
   1405    1615   890      1 1443.4  D8I1025_NS   io_l_rdata_7_/PADIO        
      0    1615     -      -      -  (port)       rdata[7]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: MET (135 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1515                  
             Slack:=     135                  

Exceptions/Constraints:
  output_delay             -500            ou_del_15_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   83.6  SRAM2RW128x8 fifomem/genblk1_7__U/O2[1] 
   1405    1615   890      1 1443.3  D8I1025_NS   io_l_rdata_1_/PADIO        
      0    1615     -      -      -  (port)       rdata[1]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: MET (136 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1514                  
             Slack:=     136                  

Exceptions/Constraints:
  output_delay             -500            ou_del_11_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   82.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[5] 
   1405    1614   890      1 1443.2  D8I1025_NS   io_l_rdata_5_/PADIO        
      0    1614     -      -      -  (port)       rdata[5]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: MET (136 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1514                  
             Slack:=     136                  

Exceptions/Constraints:
  output_delay             -500            ou_del_10_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   83.3  SRAM2RW128x8 fifomem/genblk1_7__U/O2[6] 
   1405    1614   890      1 1443.3  D8I1025_NS   io_l_rdata_6_/PADIO        
      0    1614     -      -      -  (port)       rdata[6]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: MET (136 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1514                  
             Slack:=     136                  

Exceptions/Constraints:
  output_delay             -500            ou_del_12_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   82.9  SRAM2RW128x8 fifomem/genblk1_7__U/O2[4] 
   1405    1614   890      1 1443.3  D8I1025_NS   io_l_rdata_4_/PADIO        
      0    1614     -      -      -  (port)       rdata[4]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: MET (136 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1514                  
             Slack:=     136                  

Exceptions/Constraints:
  output_delay             -500            ou_del_14_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   83.4  SRAM2RW128x8 fifomem/genblk1_7__U/O2[2] 
   1405    1614   890      1 1443.2  D8I1025_NS   io_l_rdata_2_/PADIO        
      0    1614     -      -      -  (port)       rdata[2]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: MET (136 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
      Output Delay:-    -500                  
       Uncertainty:-      70                  
     Required Time:=    1750                  
      Launch Clock:-     100                  
         Data Path:-    1514                  
             Slack:=     136                  

Exceptions/Constraints:
  output_delay             -500            ou_del_13_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      -     100   100     52      -  (arrival)    fifomem/genblk1_7__U/CE2   
    109     209    50      1   82.6  SRAM2RW128x8 fifomem/genblk1_7__U/O2[3] 
   1405    1614   890      1 1443.2  D8I1025_NS   io_l_rdata_3_/PADIO        
      0    1614     -      -      -  (port)       rdata[3]                   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: MET (230 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     802                  
             Slack:=     230                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
    100     650    32      2    2.1  NAND3X1_RVT wptr_full/g2628__1617/Y 
     54     704    26      1    1.4  OR2X1_RVT   wptr_full/g2618__6260/Y 
    110     813    48      3    3.2  XNOR2X1_RVT wptr_full/g2613__6417/Y 
    114     927    33      2    2.5  HADDX1_RVT  wptr_full/g2593__5/SO   
      0     928     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: MET (255 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     777                  
             Slack:=     255                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                     
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT           
    100     650    32      2    2.1  NAND3X1_RVT wptr_full/g2628__1617/Y  
     26     676    23      1    1.2  INVX1_RVT   wptr_full/g2625/Y        
    113     790    46      3    4.1  HADDX1_RVT  wptr_full/g2617__1/SO    
    113     902    33      2    2.3  HADDX1_RVT  wptr_full/g2661__6260/SO 
      0     903     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_8_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: MET (259 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      57                  
       Uncertainty:-      70                  
     Required Time:=    1153                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     769                  
             Slack:=     259                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                     
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT           
    106     656    61      2    3.0  AND4X1_RVT  wptr_full/g2627__3680/Y  
     87     743    50      3    4.1  HADDX1_RVT  wptr_full/g2610__1666/C1 
    151     894    45      2    2.7  XOR3X2_RVT  wptr_full/g2595__9315/Y  
      1     895     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_7_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: MET (259 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      57                  
       Uncertainty:-      70                  
     Required Time:=    1153                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     769                  
             Slack:=     259                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                     
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT           
    106     656    61      2    3.0  AND4X1_RVT  wptr_full/g2627__3680/Y  
     87     743    50      3    4.1  HADDX1_RVT  wptr_full/g2610__1666/C1 
    151     894    45      2    3.7  XOR3X2_RVT  wptr_full/g2594__3/Y     
      1     895     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_6_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: MET (264 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     764                  
             Slack:=     264                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     69     619   109      1    1.7  NAND3X0_RVT wptr_full/g2638__7482/Y 
    139     758    49      3    3.0  MUX21X1_RVT wptr_full/g2622__8428/Y 
     36     794    34      3    2.7  INVX1_RVT   wptr_full/g2620/Y       
     94     889    45      3    2.9  MUX21X1_RVT wptr_full/g2608__2346/Y 
      0     889     -      3      -  DFFARX1_RVT wptr_full/wptr_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: MET (271 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     797                  
             Slack:=     271                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     94     645    52      1    1.5  AND4X1_RVT  rptr_empty/g2409__1617/Y  
    122     767    49      3    4.1  HADDX1_RVT  rptr_empty/g2389__5477/SO 
    155     922    45      2    2.2  FADDX1_RVT  rptr_empty/g2375__1/S     
      0     922     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_9_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: MET (275 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     793                  
             Slack:=     275                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     78     629    46      1    1.3  AND3X1_RVT  rptr_empty/g2408__3680/Y  
     80     709    47      2    4.0  HADDX1_RVT  rptr_empty/g2399__5107/C1 
    115     824    39      2    2.3  HADDX1_RVT  rptr_empty/g2434__1666/SO 
     94     918    44      2    3.8  MUX21X1_RVT rptr_empty/g2__2883/Y     
      1     918     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_7_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: MET (288 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     785                  
             Slack:=     288                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     66     617    41      1    1.3  AND2X1_RVT  rptr_empty/g2411__2802/Y  
     65     682    32      1    1.2  HADDX1_RVT  rptr_empty/g2404__8428/C1 
    116     799    45      3    4.4  HADDX1_RVT  rptr_empty/g2397__3/SO    
    112     910    31      2    1.9  HADDX1_RVT  rptr_empty/g2442__2398/SO 
      0     910     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_5_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: MET (288 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     785                  
             Slack:=     288                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     66     617    41      1    1.3  AND2X1_RVT  rptr_empty/g2411__2802/Y  
     65     682    32      1    1.2  HADDX1_RVT  rptr_empty/g2404__8428/C1 
    116     799    45      3    4.4  HADDX1_RVT  rptr_empty/g2397__3/SO    
    111     910    31      2    2.6  HADDX1_RVT  rptr_empty/g2446__1/SO    
      1     910     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_4_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: MET (289 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      55                  
       Uncertainty:-      70                  
     Required Time:=    1155                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     740                  
             Slack:=     289                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     69     619   109      1    1.7  NAND3X0_RVT wptr_full/g2638__7482/Y 
    139     758    49      3    3.0  MUX21X1_RVT wptr_full/g2622__8428/Y 
     36     794    34      3    2.7  INVX1_RVT   wptr_full/g2620/Y       
     71     865    40      2    2.8  AO22X1_RVT  wptr_full/g2606__9945/Y 
      1     866     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: MET (289 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     779                  
             Slack:=     289                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     78     629    46      1    1.3  AND3X1_RVT  rptr_empty/g2408__3680/Y  
    120     749    48      3    4.1  HADDX1_RVT  rptr_empty/g2399__5107/SO 
    155     903    45      2    3.7  FADDX1_RVT  rptr_empty/g2382__1/S     
      1     904     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_6_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: MET (294 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     735                  
             Slack:=     294                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     32     582    76      4    3.7  INVX2_RVT   wptr_full/g2653/Y       
     70     652    34      1    2.0  OR2X1_RVT   wptr_full/g2630__2802/Y 
     90     741    36      4    3.7  XNOR2X2_RVT wptr_full/g2615__5477/Y 
     28     770    26      2    1.6  INVX1_RVT   wptr_full/g2614/Y       
     90     860    44      2    2.6  MUX21X1_RVT wptr_full/g2607__2883/Y 
      0     860     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (300 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     729                  
             Slack:=     300                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     32     582    76      4    3.7  INVX2_RVT   wptr_full/g2653/Y       
     70     652    34      1    2.5  OR2X1_RVT   wptr_full/g2641__9315/Y 
    105     757    45      5    5.7  XNOR2X2_RVT wptr_full/g2632__5122/Y 
     98     854    42      2    3.2  AO22X1_RVT  wptr_full/g2612__7410/Y 
      0     855     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: MET (309 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      60                  
       Uncertainty:-      70                  
     Required Time:=    1150                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     715                  
             Slack:=     309                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     32     582    76      4    3.7  INVX2_RVT   wptr_full/g2653/Y       
     79     661    38      1    1.9  OR3X1_RVT   wptr_full/g2631__1705/Y 
     94     754    39      3    4.3  XNOR2X2_RVT wptr_full/g2616__2398/Y 
     85     840    56      2    3.6  XOR3X1_RVT  wptr_full/g2655__3/Y    
      1     841     -      2      -  DFFARX1_RVT wptr_full/wptr_reg_5_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 35: MET (310 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-     122                  
       Uncertainty:-      70                  
     Required Time:=    1088                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     652                  
             Slack:=     310                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)    winc                     
    425     550   182     15   69.7  I1025_NS     io_b_winc/DOUT           
     32     582    76      4    3.7  INVX2_RVT    wptr_full/g2653/Y        
     70     652    34      1    2.5  OR2X1_RVT    wptr_full/g2641__9315/Y  
     96     748    41      5    5.7  XNOR2X2_RVT  wptr_full/g2632__5122/Y  
     30     778    28      2    1.9  INVX1_RVT    wptr_full/g2629/Y        
      0     778     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (312 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     756                  
             Slack:=     312                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                     
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT           
     33     584    76      2    1.9  INVX1_RVT   rptr_empty/g2424/Y       
     79     664    38      1    2.1  OR3X1_RVT   rptr_empty/g2419__7482/Y 
     97     760    41      5    7.6  XNOR2X2_RVT rptr_empty/g2407__6783/Y 
     30     791    27      2    1.5  INVX1_RVT   rptr_empty/g2406/Y       
     91     881    44      2    3.0  MUX21X1_RVT rptr_empty/g2400__6260/Y 
      1     882     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: MET (314 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-     126                  
       Uncertainty:-      70                  
     Required Time:=    1084                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     644                  
             Slack:=     314                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)    winc                     
    425     550   182     15   69.7  I1025_NS     io_b_winc/DOUT           
     32     582    76      4    3.7  INVX2_RVT    wptr_full/g2653/Y        
     66     648    31      1    1.6  OR2X1_RVT    wptr_full/g2643__2883/Y  
    122     770    52      3    4.0  XNOR2X1_RVT  wptr_full/g2637__5115/Y  
      0     770     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: MET (318 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     750                  
             Slack:=     318                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                     
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT           
     72     624   112      1    2.1  NAND3X0_RVT rptr_empty/g2413__5122/Y 
    126     749    53      4    4.3  XNOR2X1_RVT rptr_empty/g2405__5526/Y 
     34     783    32      2    1.6  INVX1_RVT   rptr_empty/g2403/Y       
     92     875    44      2    3.3  MUX21X1_RVT rptr_empty/g2383__6417/Y 
      1     876     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: MET (328 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      59                  
       Uncertainty:-      70                  
     Required Time:=    1151                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     698                  
             Slack:=     328                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                     
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT           
    100     650    32      2    2.1  NAND3X1_RVT wptr_full/g2628__1617/Y  
     54     704    26      1    1.4  OR2X1_RVT   wptr_full/g2618__6260/Y  
    119     823    52      3    3.2  XNOR2X1_RVT wptr_full/g2613__6417/Y  
      0     823     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: MET (329 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-     124                  
       Uncertainty:-      70                  
     Required Time:=    1086                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     632                  
             Slack:=     329                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)    winc                    
    425     550   182     15   69.7  I1025_NS     io_b_winc/DOUT          
     32     582    76      4    3.7  INVX2_RVT    wptr_full/g2653/Y       
     70     652    34      1    2.5  OR2X1_RVT    wptr_full/g2641__9315/Y 
    105     757    45      5    5.7  XNOR2X2_RVT  wptr_full/g2632__5122/Y 
      0     757     -      5      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (333 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1197                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     739                  
             Slack:=     333                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     78     629    46      1    1.4  AND3X1_RVT  rptr_empty/g2412__1705/Y  
    120     750    45      3    3.7  HADDX1_RVT  rptr_empty/g2402__1/SO    
    114     864    34      2    2.5  HADDX1_RVT  rptr_empty/g2436__7410/SO 
      0     864     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (333 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      28                  
       Uncertainty:-      70                  
     Required Time:=    1182                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     724                  
             Slack:=     333                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                     
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT           
    106     656    61      2    3.0  AND4X1_RVT  wptr_full/g2627__3680/Y  
     87     743    50      3    4.1  HADDX1_RVT  wptr_full/g2610__1666/C1 
    106     849    31      1    0.8  HADDX1_RVT  wptr_full/g2659__5107/SO 
      0     849     -      1      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (335 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     737                  
             Slack:=     335                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     78     629    46      1    1.4  AND3X1_RVT  rptr_empty/g2412__1705/Y  
    120     750    45      3    3.7  HADDX1_RVT  rptr_empty/g2402__1/SO    
    113     862    33      2    2.7  HADDX1_RVT  rptr_empty/g2438__6417/SO 
      0     863     -      2      -  DFFARX1_RVT rptr_empty/rptr_reg_2_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (338 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-     121                  
       Uncertainty:-      70                  
     Required Time:=    1129                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     665                  
             Slack:=     338                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)    rinc                      
    426     552   182      7   10.0  I1025_NS     io_b_rinc/DOUT            
     33     584    76      2    1.9  INVX1_RVT    rptr_empty/g2424/Y        
     79     664    38      1    2.1  OR3X1_RVT    rptr_empty/g2419__7482/Y  
     97     760    41      5    7.6  XNOR2X2_RVT  rptr_empty/g2407__6783/Y  
     30     791    27      2    1.5  INVX1_RVT    rptr_empty/g2406/Y        
      0     791     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (350 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-     126                  
       Uncertainty:-      70                  
     Required Time:=    1124                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     648                  
             Slack:=     350                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)    rinc                      
    426     552   182      7   10.0  I1025_NS     io_b_rinc/DOUT            
     33     584    76      2    1.9  INVX1_RVT    rptr_empty/g2424/Y        
     66     651    31      1    1.6  OR2X1_RVT    rptr_empty/g2421__6161/Y  
    122     773    52      3    4.5  XNOR2X1_RVT  rptr_empty/g2416__6131/Y  
      1     773     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: MET (355 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-     124                  
       Uncertainty:-      70                  
     Required Time:=    1126                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     645                  
             Slack:=     355                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)    rinc                     
    426     552   182      7   10.0  I1025_NS     io_b_rinc/DOUT           
     33     584    76      2    1.9  INVX1_RVT    rptr_empty/g2424/Y       
     79     664    38      1    2.1  OR3X1_RVT    rptr_empty/g2419__7482/Y 
    106     770    45      5    7.6  XNOR2X2_RVT  rptr_empty/g2407__6783/Y 
      1     771     -      5      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (362 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      53                  
       Uncertainty:-      70                  
     Required Time:=    1157                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     669                  
             Slack:=     362                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     69     619   109      1    1.7  NAND3X0_RVT wptr_full/g2638__7482/Y 
    139     758    49      3    3.0  MUX21X1_RVT wptr_full/g2622__8428/Y 
     36     794    34      3    2.7  INVX1_RVT   wptr_full/g2620/Y       
      0     795     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: MET (376 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      31                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     718                  
             Slack:=     376                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     94     645    52      1    1.5  AND4X1_RVT  rptr_empty/g2409__1617/Y  
     82     727    48      2    3.6  HADDX1_RVT  rptr_empty/g2389__5477/C1 
    115     843    39      2    2.6  HADDX1_RVT  rptr_empty/g2432__2346/SO 
      0     843     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: MET (381 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      59                  
       Uncertainty:-      70                  
     Required Time:=    1151                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     645                  
             Slack:=     381                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     32     582    76      4    3.7  INVX2_RVT   wptr_full/g2653/Y       
     66     648    31      1    1.6  OR2X1_RVT   wptr_full/g2643__2883/Y 
    122     770    52      3    4.0  XNOR2X1_RVT wptr_full/g2637__5115/Y 
      0     770     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (386 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1176                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     664                  
             Slack:=     386                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
    100     650    32      2    2.1  NAND3X1_RVT wptr_full/g2628__1617/Y 
     26     676    23      1    1.2  INVX1_RVT   wptr_full/g2625/Y       
    113     790    46      3    4.1  HADDX1_RVT  wptr_full/g2617__1/SO   
      0     790     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: MET (390 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     638                  
             Slack:=     390                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     32     582    76      4    3.7  INVX2_RVT   wptr_full/g2653/Y       
     79     661    38      1    1.9  OR3X1_RVT   wptr_full/g2631__1705/Y 
    103     764    42      3    4.3  XNOR2X2_RVT wptr_full/g2616__2398/Y 
      0     764     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D 
#------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.
(P) : Instance is preserved



Path 52: MET (393 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     202                  
             Slack:=     393                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8 82.5  DFFARX1_RVT  wdata_reg_0_/Q             
     13     892     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: MET (393 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     201                  
             Slack:=     393                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8 82.5  DFFARX1_RVT  wdata_reg_0_/Q             
     13     891     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: MET (394 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     200                  
             Slack:=     394                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8 82.5  DFFARX1_RVT  wdata_reg_0_/Q             
     12     890     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: MET (394 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      31                  
       Uncertainty:-      70                  
     Required Time:=    1219                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     699                  
             Slack:=     394                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     78     629    46      1    1.3  AND3X1_RVT  rptr_empty/g2408__3680/Y  
     80     709    47      2    4.0  HADDX1_RVT  rptr_empty/g2399__5107/C1 
    115     824    39      2    2.3  HADDX1_RVT  rptr_empty/g2434__1666/SO 
      0     824     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     199                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_1_/Q             
     10     889     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     199                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8 60.9  DFFARX1_RVT  wdata_reg_6_/Q             
     10     889     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     199                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8 61.6  DFFARX1_RVT  wdata_reg_5_/Q             
     10     889     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_1_/Q             
     10     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8 61.4  DFFARX1_RVT  wdata_reg_4_/Q             
     10     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8 61.4  DFFARX1_RVT  wdata_reg_4_/Q             
     10     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: MET (396 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8 60.9  DFFARX1_RVT  wdata_reg_6_/Q             
     10     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8 61.3  DFFARX1_RVT  wdata_reg_3_/Q             
     10     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_1_/Q             
     10     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: MET (396 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8 60.9  DFFARX1_RVT  wdata_reg_6_/Q             
     10     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: MET (396 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1154                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     632                  
             Slack:=     396                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     32     582    76      4    3.7  INVX2_RVT   wptr_full/g2653/Y       
     70     652    34      1    2.5  OR2X1_RVT   wptr_full/g2641__9315/Y 
    105     757    45      5    5.7  XNOR2X2_RVT wptr_full/g2632__5122/Y 
      0     757     -      5      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: MET (396 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     396                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_2_/Q             
     10     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: MET (397 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     397                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8 61.4  DFFARX1_RVT  wdata_reg_4_/Q             
      9     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: MET (397 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     198                  
             Slack:=     397                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8 59.8  DFFARX1_RVT  wdata_reg_7_/Q             
      9     888     -      8    -  SRAM2RW128x8 fifomem/genblk1_5__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: MET (397 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     197                  
             Slack:=     397                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8 61.6  DFFARX1_RVT  wdata_reg_5_/Q             
      9     887     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: MET (397 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     197                  
             Slack:=     397                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8 59.8  DFFARX1_RVT  wdata_reg_7_/Q             
      9     887     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: MET (397 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     197                  
             Slack:=     397                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8 61.3  DFFARX1_RVT  wdata_reg_3_/Q             
      9     887     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: MET (397 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     197                  
             Slack:=     397                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8 59.8  DFFARX1_RVT  wdata_reg_7_/Q             
      9     887     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: MET (398 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     197                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_2_/Q             
      9     887     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: MET (398 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     197                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_2_/Q             
      9     887     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: MET (398 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8 61.3  DFFARX1_RVT  wdata_reg_3_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: MET (398 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8 61.3  DFFARX1_RVT  wdata_reg_3_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: MET (398 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_2_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: MET (398 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8 61.6  DFFARX1_RVT  wdata_reg_5_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: MET (398 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8 61.4  DFFARX1_RVT  wdata_reg_4_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: MET (398 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8 61.6  DFFARX1_RVT  wdata_reg_5_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: MET (398 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8 59.8  DFFARX1_RVT  wdata_reg_7_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_7__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: MET (398 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_1_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: MET (398 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8 60.9  DFFARX1_RVT  wdata_reg_6_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_0__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: MET (398 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     398                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8 59.8  DFFARX1_RVT  wdata_reg_7_/Q             
      8     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: MET (399 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     196                  
             Slack:=     399                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_2_/Q             
      7     886     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: MET (399 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     195                  
             Slack:=     399                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8 61.3  DFFARX1_RVT  wdata_reg_3_/Q             
      7     885     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: MET (399 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     195                  
             Slack:=     399                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8 61.4  DFFARX1_RVT  wdata_reg_4_/Q             
      7     885     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: MET (399 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     195                  
             Slack:=     399                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8 61.6  DFFARX1_RVT  wdata_reg_5_/Q             
      7     885     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: MET (399 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     195                  
             Slack:=     399                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_1_/Q             
      7     885     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: MET (399 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     195                  
             Slack:=     399                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8 60.9  DFFARX1_RVT  wdata_reg_6_/Q             
      7     885     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: MET (400 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     194                  
             Slack:=     400                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8 82.5  DFFARX1_RVT  wdata_reg_0_/Q             
      6     884     -      8    -  SRAM2RW128x8 fifomem/genblk1_1__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (401 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     194                  
             Slack:=     401                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8 82.5  DFFARX1_RVT  wdata_reg_0_/Q             
      5     884     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (401 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     194                  
             Slack:=     401                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_1_/Q             
      5     884     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (401 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     194                  
             Slack:=     401                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8 60.9  DFFARX1_RVT  wdata_reg_6_/Q             
      5     884     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (401 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     194                  
             Slack:=     401                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8 82.5  DFFARX1_RVT  wdata_reg_0_/Q             
      5     884     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (401 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     193                  
             Slack:=     401                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8 61.4  DFFARX1_RVT  wdata_reg_4_/Q             
      5     883     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (401 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     193                  
             Slack:=     401                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8 61.6  DFFARX1_RVT  wdata_reg_5_/Q             
      5     883     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (401 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     193                  
             Slack:=     401                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8 61.3  DFFARX1_RVT  wdata_reg_3_/Q             
      5     883     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (402 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     193                  
             Slack:=     402                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8 82.5  DFFARX1_RVT  wdata_reg_0_/Q             
      5     883     -      8    -  SRAM2RW128x8 fifomem/genblk1_4__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (402 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     193                  
             Slack:=     402                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_2_/Q             
      5     883     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (402 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     193                  
             Slack:=     402                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8 59.8  DFFARX1_RVT  wdata_reg_7_/Q             
      4     883     -      8    -  SRAM2RW128x8 fifomem/genblk1_2__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (403 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     192                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_1_/Q             
      4     882     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (403 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     192                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8 60.9  DFFARX1_RVT  wdata_reg_6_/Q             
      3     882     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (403 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     192                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8 61.3  DFFARX1_RVT  wdata_reg_3_/Q             
      3     882     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (403 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     192                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8 61.4  DFFARX1_RVT  wdata_reg_4_/Q             
      3     882     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (403 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     192                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8 61.6  DFFARX1_RVT  wdata_reg_5_/Q             
      3     882     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (403 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     191                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8 59.8  DFFARX1_RVT  wdata_reg_7_/Q             
      3     881     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (403 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     191                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_2_/Q             
      3     881     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (403 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     191                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_0_/CLK           
    188     878    26      8 82.5  DFFARX1_RVT  wdata_reg_0_/Q             
      3     881     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[0] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (403 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     191                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_1_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_1_/Q             
      3     881     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[1] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (403 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     191                  
             Slack:=     403                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_6_/CLK           
    188     878    26      8 60.9  DFFARX1_RVT  wdata_reg_6_/Q             
      3     881     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (404 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     191                  
             Slack:=     404                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_5_/CLK           
    188     878    26      8 61.6  DFFARX1_RVT  wdata_reg_5_/Q             
      2     881     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (404 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     191                  
             Slack:=     404                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_7_/CLK           
    188     878    26      8 59.8  DFFARX1_RVT  wdata_reg_7_/Q             
      2     881     -      8    -  SRAM2RW128x8 fifomem/genblk1_3__U/I1[7] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (404 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     191                  
             Slack:=     404                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_4_/CLK           
    188     878    26      8 61.4  DFFARX1_RVT  wdata_reg_4_/Q             
      2     881     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (404 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     191                  
             Slack:=     404                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_3_/CLK           
    188     878    26      8 61.3  DFFARX1_RVT  wdata_reg_3_/Q             
      2     881     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[3] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (404 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180          590     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          690     
                                              
             Setup:-     -74                  
       Uncertainty:-      70                  
     Required Time:=    1284                  
      Launch Clock:-     690                  
         Data Path:-     190                  
             Slack:=     404                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     690   100      8    -  (arrival)    wdata_reg_2_/CLK           
    188     878    26      8 60.7  DFFARX1_RVT  wdata_reg_2_/Q             
      2     880     -      8    -  SRAM2RW128x8 fifomem/genblk1_6__U/I1[2] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (404 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      55                  
       Uncertainty:-      70                  
     Required Time:=    1155                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     626                  
             Slack:=     404                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     32     582    76      4    3.7  INVX2_RVT   wptr_full/g2653/Y       
     70     652    34      1    2.0  OR2X1_RVT   wptr_full/g2630__2802/Y 
     99     750    39      4    3.7  XNOR2X2_RVT wptr_full/g2615__5477/Y 
      0     751     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (410 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1176                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     641                  
             Slack:=     410                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                     
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT           
     94     644    52      1    1.3  AND4X1_RVT  wptr_full/g2619__4319/Y  
    122     766    45      3    3.7  HADDX1_RVT  wptr_full/g2657__2398/SO 
      0     766     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_9_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (410 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      30                  
       Uncertainty:-      70                  
     Required Time:=    1180                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     644                  
             Slack:=     410                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                     
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT           
    106     656    61      2    3.0  AND4X1_RVT  wptr_full/g2627__3680/Y  
    113     769    37      2    2.7  HADDX1_RVT  wptr_full/g2610__1666/SO 
      1     770     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (416 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     674                  
             Slack:=     416                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     66     617    41      1    1.3  AND2X1_RVT  rptr_empty/g2411__2802/Y  
     65     682    32      1    1.2  HADDX1_RVT  rptr_empty/g2404__8428/C1 
    116     799    45      3    4.4  HADDX1_RVT  rptr_empty/g2397__3/SO    
      1     799     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (418 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      59                  
       Uncertainty:-      70                  
     Required Time:=    1191                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     648                  
             Slack:=     418                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                     
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT           
     33     584    76      2    1.9  INVX1_RVT   rptr_empty/g2424/Y       
     66     651    31      1    1.6  OR2X1_RVT   rptr_empty/g2421__6161/Y 
    122     773    52      3    4.5  XNOR2X1_RVT rptr_empty/g2416__6131/Y 
      0     773     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (423 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      59                  
       Uncertainty:-      70                  
     Required Time:=    1191                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     642                  
             Slack:=     423                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                     
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT           
     72     624   112      1    2.1  NAND3X0_RVT rptr_empty/g2413__5122/Y 
    144     767    53      4    4.3  XNOR2X1_RVT rptr_empty/g2405__5526/Y 
      0     768     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (423 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      56                  
       Uncertainty:-      70                  
     Required Time:=    1194                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     645                  
             Slack:=     423                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                     
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT           
     33     584    76      2    1.9  INVX1_RVT   rptr_empty/g2424/Y       
     79     664    38      1    2.1  OR3X1_RVT   rptr_empty/g2419__7482/Y 
    106     770    45      5    7.6  XNOR2X2_RVT rptr_empty/g2407__6783/Y 
      1     770     -      5      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (428 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          126     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     604                  
             Slack:=     428                  

Exceptions/Constraints:
  input_delay              0              in_del_8_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0     126    26      1 2519.5  (arrival)   winc                    
    425     550   182     15   69.7  I1025_NS    io_b_winc/DOUT          
     50     600    93      1    0.8  NAND3X0_RVT wptr_full/g2626__6783/Y 
     93     693    36      2    2.2  OA21X1_RVT  wptr_full/g2623__5526/Y 
     36     729    33      3    3.3  INVX1_RVT   wptr_full/g2621/Y       
      1     730     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (446 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      36                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     642                  
             Slack:=     446                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     94     645    52      1    1.5  AND4X1_RVT  rptr_empty/g2409__1617/Y  
    122     767    49      3    4.1  HADDX1_RVT  rptr_empty/g2389__5477/SO 
      0     768     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (465 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      36                  
       Uncertainty:-      70                  
     Required Time:=    1214                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     624                  
             Slack:=     465                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     78     629    46      1    1.3  AND3X1_RVT  rptr_empty/g2408__3680/Y  
    120     749    48      3    4.1  HADDX1_RVT  rptr_empty/g2399__5107/SO 
      0     749     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (466 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     625                  
             Slack:=     466                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                     
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT           
     78     629    46      1    1.4  AND3X1_RVT  rptr_empty/g2412__1705/Y 
    120     750    45      3    3.7  HADDX1_RVT  rptr_empty/g2402__1/SO   
      0     750     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (478 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     612                  
             Slack:=     478                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     66     617    41      1    1.3  AND2X1_RVT  rptr_empty/g2414__8246/Y  
    120     737    46      3    3.6  HADDX1_RVT  rptr_empty/g2440__5477/SO 
      1     738     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (482 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (R) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          126     
                                              
             Setup:-      34                  
       Uncertainty:-      70                  
     Required Time:=    1216                  
      Launch Clock:-     126                  
       Input Delay:-       0                  
         Data Path:-     608                  
             Slack:=     482                  

Exceptions/Constraints:
  input_delay              0              in_del_9_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0     126    26      1 2520.8  (arrival)   rinc                      
    426     552   182      7   10.0  I1025_NS    io_b_rinc/DOUT            
     66     617    41      1    1.3  AND2X1_RVT  rptr_empty/g2411__2802/Y  
    116     733    45      3    3.8  HADDX1_RVT  rptr_empty/g2404__8428/SO 
      1     734     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (654 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1126                  
      Launch Clock:-     100                  
         Data Path:-     372                  
             Slack:=     654                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    230     330    71      7  9.5  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     28     358    39      2  1.4  INVX1_RVT    fifomem/g294/Y            
     58     416    58      2  2.0  NAND2X0_RVT  fifomem/g291__1705/Y      
     21     437    30      1  0.7  INVX1_RVT    fifomem/g289/Y            
     28     465    39      1 16.7  NAND2X0_RVT  fifomem/g280__5107/Y      
      7     472     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (654 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1130                  
      Launch Clock:-     100                  
         Data Path:-     376                  
             Slack:=     654                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    230     330    71      7  9.5  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     28     358    39      2  1.4  INVX1_RVT    fifomem/g294/Y            
     58     416    58      2  2.0  NAND2X0_RVT  fifomem/g291__1705/Y      
     54     470    22      1 15.6  OR2X1_RVT    fifomem/g281__6260/Y      
      6     476     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (658 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1130                  
      Launch Clock:-     100                  
         Data Path:-     372                  
             Slack:=     658                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    230     330    71      7  9.5  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     28     358    39      2  1.4  INVX1_RVT    fifomem/g294/Y            
     57     415    55      2  2.2  NAND2X0_RVT  fifomem/g287__1617/Y      
     53     468    22      1 10.7  OR2X1_RVT    fifomem/g279__2398/Y      
      4     472     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (659 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1131                  
      Launch Clock:-     100                  
         Data Path:-     372                  
             Slack:=     659                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    230     330    71      7  9.5  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     28     358    39      2  1.4  INVX1_RVT    fifomem/g294/Y            
     57     415    55      2  2.2  NAND2X0_RVT  fifomem/g287__1617/Y      
     53     468    20      1 10.6  OR2X1_RVT    fifomem/g284__5526/Y      
      4     472     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (662 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1130                  
      Launch Clock:-     100                  
         Data Path:-     368                  
             Slack:=     662                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    223     323    70      7  9.5  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     75     399    65      2  2.4  NAND2X0_RVT  fifomem/g292__5122/Y      
     56     455    22      1 27.0  OR2X1_RVT    fifomem/g285__6783/Y      
     13     468     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (672 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1126                  
      Launch Clock:-     100                  
         Data Path:-     354                  
             Slack:=     672                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    223     323    70      7  9.5  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     75     399    65      2  2.4  NAND2X0_RVT  fifomem/g292__5122/Y      
     21     420    32      1  0.8  INVX1_RVT    fifomem/g290/Y            
     30     449    39      1 11.5  NAND2X0_RVT  fifomem/g286__3680/Y      
      4     454     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (694 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      81                  
       Uncertainty:-      70                  
     Required Time:=    1129                  
      Launch Clock:-     100                  
         Data Path:-     335                  
             Slack:=     694                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    223     323    70      7  9.5  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     76     400    28      2  1.9  AND2X1_RVT   fifomem/g288__2802/Y      
     28     428    27      1 17.4  NAND2X0_RVT  fifomem/g283__8428/Y      
      7     435     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (694 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     377                  
             Slack:=     694                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    226     326    65      6  8.1  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     28     353    37      2  1.4  INVX1_RVT    fifomem/g311/Y             
     57     411    57      2  2.6  NAND2X0_RVT  fifomem/g308__2883/Y       
     54     465    21      1 25.2  OR2X1_RVT    fifomem/g298__6131/Y       
     12     477     -      1    -  SRAM2RW128x8 fifomem/genblk1_0__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (696 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1126                  
      Launch Clock:-     100                  
         Data Path:-     330                  
             Slack:=     696                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_7_/CLK 
    223     323    70      7  9.5  DFFARX1_RVT  wptr_full/wbin_reg_7_/Q   
     76     400    28      2  1.9  AND2X1_RVT   fifomem/g288__2802/Y      
     28     428    39      1  7.4  NAND2X0_RVT  fifomem/g282__4319/Y      
      2     430     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB1 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (699 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     371                  
             Slack:=     699                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    226     326    65      6  8.1  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     28     353    37      2  1.4  INVX1_RVT    fifomem/g311/Y             
     56     409    55      2  2.3  NAND2X0_RVT  fifomem/g304__9315/Y       
     53     462    21      1 20.7  OR2X1_RVT    fifomem/g296__8246/Y       
      9     471     -      1    -  SRAM2RW128x8 fifomem/genblk1_4__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (705 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1166                  
      Launch Clock:-     100                  
         Data Path:-     362                  
             Slack:=     705                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    226     326    65      6  8.1  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     28     353    37      2  1.4  INVX1_RVT    fifomem/g311/Y             
     57     411    57      2  2.6  NAND2X0_RVT  fifomem/g308__2883/Y       
     20     431    30      1  0.7  INVX1_RVT    fifomem/g306/Y             
     28     459    38      1  6.3  NAND2X0_RVT  fifomem/g297__7098/Y       
      2     462     -      1    -  SRAM2RW128x8 fifomem/genblk1_2__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (708 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      79                  
       Uncertainty:-      70                  
     Required Time:=    1171                  
      Launch Clock:-     100                  
         Data Path:-     363                  
             Slack:=     708                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    226     326    65      6  8.1  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     28     353    37      2  1.4  INVX1_RVT    fifomem/g311/Y             
     56     409    55      2  2.3  NAND2X0_RVT  fifomem/g304__9315/Y       
     53     462    20      1  0.6  OR2X1_RVT    fifomem/g301__7482/Y       
      1     463     -      1    -  SRAM2RW128x8 fifomem/genblk1_6__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (716 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1166                  
      Launch Clock:-     100                  
         Data Path:-     350                  
             Slack:=     716                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    218     318    64      6  8.1  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     72     390    62      2  3.4  NAND2X0_RVT  fifomem/g309__2346/Y       
     22     412    32      1  0.8  INVX1_RVT    fifomem/g307/Y             
     29     441    38      1 20.7  NAND2X0_RVT  fifomem/g303__6161/Y       
      9     450     -      1    -  SRAM2RW128x8 fifomem/genblk1_7__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (718 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      80                  
       Uncertainty:-      70                  
     Required Time:=    1170                  
      Launch Clock:-     100                  
         Data Path:-     353                  
             Slack:=     718                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_7_/CLK 
    218     318    64      6  8.1  DFFARX1_RVT  rptr_empty/rbin_reg_7_/Q   
     72     390    62      2  3.4  NAND2X0_RVT  fifomem/g309__2346/Y       
     56     446    21      1 16.2  OR2X1_RVT    fifomem/g302__4733/Y       
      7     453     -      1    -  SRAM2RW128x8 fifomem/genblk1_5__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (740 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      81                  
       Uncertainty:-      70                  
     Required Time:=    1169                  
      Launch Clock:-     100                  
         Data Path:-     329                  
             Slack:=     740                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    212     312    49      4  5.5  DFFARX1_RVT  rptr_empty/rbin_reg_9_/Q   
     26     339    31      2  2.0  INVX1_RVT    fifomem/g312/Y             
     54     393    27      2  3.0  AND2X1_RVT   fifomem/g305__9945/Y       
     28     421    26      1 19.3  NAND2X0_RVT  fifomem/g300__5115/Y       
      8     429     -      1    -  SRAM2RW128x8 fifomem/genblk1_1__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (743 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      84                  
       Uncertainty:-      70                  
     Required Time:=    1166                  
      Launch Clock:-     100                  
         Data Path:-     323                  
             Slack:=     743                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_9_/CLK 
    212     312    49      4  5.5  DFFARX1_RVT  rptr_empty/rbin_reg_9_/Q   
     26     339    31      2  2.0  INVX1_RVT    fifomem/g312/Y             
     54     393    27      2  3.0  AND2X1_RVT   fifomem/g305__9945/Y       
     28     421    38      1  3.1  NAND2X0_RVT  fifomem/g299__1881/Y       
      2     423     -      1    -  SRAM2RW128x8 fifomem/genblk1_3__U/CSB2  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (864 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     864                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    193     293    30      1  1.6  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      1     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 148: MET (864 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     864                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    193     293    30      1  1.1  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      1     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 149: MET (864 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     864                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    193     293    30      1  0.9  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 150: MET (864 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     864                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    193     293    30      1  1.0  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 151: MET (864 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     864                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    193     293    30      1  1.0  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 152: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    193     293    30      1  0.9  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 153: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    193     293    30      1  1.4  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 154: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    193     293    30      1  1.4  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 155: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    193     293    30      1  0.9  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 156: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    193     293    30      1  1.2  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 157: MET (865 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1158                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     865                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    193     293    30      1  0.7  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 158: MET (904 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     904                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    193     293    30      1  1.0  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 159: MET (904 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     904                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    193     293    30      1  1.0  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 160: MET (904 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     904                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    193     293    30      1  1.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 161: MET (904 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     904                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    193     293    30      1  1.0  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 162: MET (904 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     904                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    193     293    30      1  1.0  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 163: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    193     293    30      1  1.4  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 164: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    193     293    30      1  1.3  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 165: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    193     293    30      1  1.2  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 166: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    193     293    30      1  0.8  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 167: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    193     293    30      1  1.2  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 168: MET (905 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-      52                  
       Uncertainty:-      70                  
     Required Time:=    1198                  
      Launch Clock:-     100                  
         Data Path:-     194                  
             Slack:=     905                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -     100   100     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    193     293    30      1  0.7  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     294     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 169: MET (949 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1276                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     949                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    212     312    48     11 73.9  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
     16     327     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (949 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     229                  
             Slack:=     949                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    206     306    42     10 109.3  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
     24     329     -     10     -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (950 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     229                  
             Slack:=     950                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    204     304    40     11 110.8  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
     25     329     -     11     -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (951 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     951                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    206     306    42     10 98.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
     22     327     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (953 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     226                  
             Slack:=     953                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    204     304    40     11 99.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
     22     326     -     11    -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (956 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1276                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     956                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    212     312    48     11 73.9  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      9     320     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (957 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1276                  
      Launch Clock:-     100                  
         Data Path:-     219                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    212     312    48     11 73.9  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      8     319     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (957 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1276                  
      Launch Clock:-     100                  
         Data Path:-     219                  
             Slack:=     957                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    212     312    48     11 73.9  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      7     319     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (958 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1276                  
      Launch Clock:-     100                  
         Data Path:-     218                  
             Slack:=     958                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    212     312    48     11 73.9  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      6     318     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (960 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1276                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     960                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    212     312    48     11 73.9  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      4     316     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (960 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1276                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     960                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    212     312    48     11 73.9  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      4     316     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (961 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     961                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    206     306    42     10 109.3  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
     12     317     -     10     -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (961 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1276                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     961                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_6_/CLK  
    212     312    48     11 73.9  DFFARX1_RVT  wptr_full/wbin_reg_6_/Q    
      3     315     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (961 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     961                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    206     306    42     10 98.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
     11     317     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (962 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     962                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    204     304    40     11 110.8  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
     13     317     -     11     -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 184: MET (962 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    206     306    42     10 98.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
     11     316     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 185: MET (962 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     962                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    206     306    42     10 98.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
     10     316     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 186: MET (962 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     962                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    206     306    42     10 109.3  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
     10     316     -     10     -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 187: MET (962 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     962                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    206     306    42     10 109.3  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
     10     316     -     10     -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 188: MET (963 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=     963                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    204     304    40     11 99.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
     12     316     -     11    -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 189: MET (964 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     964                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    204     304    40     11 99.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
     11     315     -     11    -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 190: MET (964 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     964                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    204     304    40     11 99.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
     11     315     -     11    -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 191: MET (964 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=     964                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    204     304    40     11 110.8  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
     10     315     -     11     -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (965 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     214                  
             Slack:=     965                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    204     304    40     11 110.8  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
     10     314     -     11     -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (965 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     214                  
             Slack:=     965                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    206     306    42     10 109.3  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      8     314     -     10     -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (966 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     213                  
             Slack:=     966                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    206     306    42     10 98.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      7     313     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (966 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     213                  
             Slack:=     966                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    206     306    42     10 109.3  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      7     313     -     10     -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (966 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     213                  
             Slack:=     966                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    206     306    42     10 98.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      7     313     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (966 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     213                  
             Slack:=     966                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    204     304    40     11 110.8  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      9     313     -     11     -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (967 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=     967                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    204     304    40     11 99.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      8     312     -     11    -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (968 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     211                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    204     304    40     11 99.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      7     311     -     11    -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (968 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     968                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    206     306    42     10 109.3  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      5     310     -     10     -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (968 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     211                  
             Slack:=     968                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    204     304    40     11 110.8  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      7     311     -     11     -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (968 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=     968                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    206     306    42     10 98.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      5     310     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (970 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     970                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_5_/CLK  
    206     306    42     10 98.8  DFFARX1_RVT  wptr_full/wbin_reg_5_/Q    
      3     309     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[5] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (970 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1278                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=     970                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_3_/CLK  
    206     306    42     10 109.3  DFFARX1_RVT  wptr_full/wbin_reg_3_/Q    
      3     308     -     10     -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (970 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=     970                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    204     304    40     11 110.8  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      5     309     -     11     -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (971 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=     971                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    204     304    40     11 99.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      4     308     -     11    -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (972 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     207                  
             Slack:=     972                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    wptr_full/wbin_reg_4_/CLK  
    204     304    40     11 99.1  DFFARX1_RVT  wptr_full/wbin_reg_4_/Q    
      3     307     -     11    -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[4] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (972 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -69                  
       Uncertainty:-      70                  
     Required Time:=    1279                  
      Launch Clock:-     100                  
         Data Path:-     207                  
             Slack:=     972                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_2_/CLK  
    204     304    40     11 110.8  DFFARX1_RVT  wptr_full/wbin_reg_2_/Q    
      3     307     -     11     -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (982 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     197                  
             Slack:=     982                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    133     233    39      1   1.1  DFFARX1_RVT  wptr_full/wbin_reg_0_/QN   
     39     273    37     12 113.3  INVX1_RVT    wptr_full/g2192/Y          
     25     297     -     12     -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (983 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     197                  
             Slack:=     983                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    133     233    39      1   1.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     38     271    36     11 113.7  INVX1_RVT    wptr_full/g2188/Y          
     26     297     -     11     -  SRAM2RW128x8 fifomem/genblk1_5__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (984 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1316                  
      Launch Clock:-     100                  
         Data Path:-     232                  
             Slack:=     984                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    211     311    47     12 117.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
     21     332     -     12     -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (987 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1316                  
      Launch Clock:-     100                  
         Data Path:-     229                  
             Slack:=     987                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    211     311    47     12 117.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
     18     329     -     12     -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (989 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1316                  
      Launch Clock:-     100                  
         Data Path:-     227                  
             Slack:=     989                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    211     311    47     12 117.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
     16     327     -     12     -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (994 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     224                  
             Slack:=     994                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    206     306    42     11 116.2  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
     18     324     -     11     -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (994 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     185                  
             Slack:=     994                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    133     233    39      1   1.1  DFFARX1_RVT  wptr_full/wbin_reg_0_/QN   
     39     273    37     12 113.3  INVX1_RVT    wptr_full/g2192/Y          
     13     285     -     12     -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (994 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     224                  
             Slack:=     994                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    206     306    42     11 116.2  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
     18     324     -     11     -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (994 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     224                  
             Slack:=     994                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    206     306    42     11 111.1  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
     18     324     -     11     -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (995 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     224                  
             Slack:=     995                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    206     306    42     11 110.6  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
     18     324     -     11     -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[5] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (995 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     995                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    206     306    42     11 110.6  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
     17     323     -     11     -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[5] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (996 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     184                  
             Slack:=     996                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    133     233    39      1   1.1  DFFARX1_RVT  wptr_full/wbin_reg_0_/QN   
     39     273    37     12 113.3  INVX1_RVT    wptr_full/g2192/Y          
     12     284     -     12     -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (996 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     223                  
             Slack:=     996                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    206     306    42     11 111.1  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
     17     323     -     11     -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (996 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     184                  
             Slack:=     996                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    133     233    39      1   1.1  DFFARX1_RVT  wptr_full/wbin_reg_0_/QN   
     39     273    37     12 113.3  INVX1_RVT    wptr_full/g2192/Y          
     11     284     -     12     -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (996 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     222                  
             Slack:=     996                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    206     306    42     11 116.2  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
     16     322     -     11     -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (997 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     184                  
             Slack:=     997                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    133     233    39      1   1.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     38     271    36     11 113.7  INVX1_RVT    wptr_full/g2188/Y          
     12     284     -     11     -  SRAM2RW128x8 fifomem/genblk1_7__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (997 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     221                  
             Slack:=     997                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    206     306    42     11 111.1  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
     16     321     -     11     -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (998 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     182                  
             Slack:=     998                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    133     233    39      1   1.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     38     271    36     11 113.7  INVX1_RVT    wptr_full/g2188/Y          
     11     282     -     11     -  SRAM2RW128x8 fifomem/genblk1_2__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (998 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1316                  
      Launch Clock:-     100                  
         Data Path:-     218                  
             Slack:=     998                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    211     311    47     12 117.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      7     318     -     12     -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (998 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     182                  
             Slack:=     998                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    133     233    39      1   1.1  DFFARX1_RVT  wptr_full/wbin_reg_0_/QN   
     39     273    37     12 113.3  INVX1_RVT    wptr_full/g2192/Y          
      9     282     -     12     -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (998 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     182                  
             Slack:=     998                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    133     233    39      1   1.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     38     271    36     11 113.7  INVX1_RVT    wptr_full/g2188/Y          
     11     282     -     11     -  SRAM2RW128x8 fifomem/genblk1_0__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (999 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     220                  
             Slack:=     999                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    206     306    42     11 110.6  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
     14     320     -     11     -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[5] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (999 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1316                  
      Launch Clock:-     100                  
         Data Path:-     217                  
             Slack:=     999                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    211     311    47     12 117.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      6     317     -     12     -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1000 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     180                  
             Slack:=    1000                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    133     233    39      1   1.1  DFFARX1_RVT  wptr_full/wbin_reg_0_/QN   
     39     273    37     12 113.3  INVX1_RVT    wptr_full/g2192/Y          
      8     280     -     12     -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1000 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1316                  
      Launch Clock:-     100                  
         Data Path:-     216                  
             Slack:=    1000                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    211     311    47     12 117.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      5     316     -     12     -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1000 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     180                  
             Slack:=    1000                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    133     233    39      1   1.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     38     271    36     11 113.7  INVX1_RVT    wptr_full/g2188/Y          
      8     280     -     11     -  SRAM2RW128x8 fifomem/genblk1_3__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1001 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1316                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=    1001                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    211     311    47     12 117.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      4     315     -     12     -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1001 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -66                  
       Uncertainty:-      70                  
     Required Time:=    1316                  
      Launch Clock:-     100                  
         Data Path:-     215                  
             Slack:=    1001                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_0_/CLK 
    211     311    47     12 117.0  DFFARX1_RVT  rptr_empty/rbin_reg_0_/Q   
      4     315     -     12     -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1002 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     179                  
             Slack:=    1002                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    133     233    39      1   1.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     38     271    36     11 113.7  INVX1_RVT    wptr_full/g2188/Y          
      7     279     -     11     -  SRAM2RW128x8 fifomem/genblk1_6__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1003 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     177                  
             Slack:=    1003                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    133     233    39      1   1.1  DFFARX1_RVT  wptr_full/wbin_reg_0_/QN   
     39     273    37     12 113.3  INVX1_RVT    wptr_full/g2192/Y          
      4     277     -     12     -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1004 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     176                  
             Slack:=    1004                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    133     233    39      1   1.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     38     271    36     11 113.7  INVX1_RVT    wptr_full/g2188/Y          
      5     276     -     11     -  SRAM2RW128x8 fifomem/genblk1_1__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1005 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     175                  
             Slack:=    1005                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_0_/CLK  
    133     233    39      1   1.1  DFFARX1_RVT  wptr_full/wbin_reg_0_/QN   
     39     273    37     12 113.3  INVX1_RVT    wptr_full/g2192/Y          
      2     275     -     12     -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[0] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1006 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     214                  
             Slack:=    1006                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    202     302    38     10 84.2  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
     12     314     -     10    -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1006 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1180            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1280          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1280                  
      Launch Clock:-     100                  
         Data Path:-     175                  
             Slack:=    1006                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    wptr_full/wbin_reg_1_/CLK  
    133     233    39      1   1.2  DFFARX1_RVT  wptr_full/wbin_reg_1_/QN   
     38     271    36     11 113.7  INVX1_RVT    wptr_full/g2188/Y          
      3     275     -     11     -  SRAM2RW128x8 fifomem/genblk1_4__U/A1[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1006 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1006                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    206     306    42     11 116.2  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      6     312     -     11     -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1006 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     213                  
             Slack:=    1006                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    202     302    38     10 84.2  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
     11     313     -     10    -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1006 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1006                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    206     306    42     11 116.2  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      6     312     -     11     -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1006 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1006                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    206     306    42     11 111.1  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      6     312     -     11     -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1006 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1006                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    206     306    42     11 111.1  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      6     312     -     11     -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1007 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1007                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    206     306    42     11 116.2  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      6     312     -     11     -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1007 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1007                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    206     306    42     11 110.6  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      6     312     -     11     -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[5] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1007 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1007                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    206     306    42     11 110.6  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      6     312     -     11     -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[5] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1007 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     211                  
             Slack:=    1007                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    206     306    42     11 111.1  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      6     311     -     11     -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1007 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1007                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    202     302    38     10 84.2  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
     10     312     -     10    -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1008 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     211                  
             Slack:=    1008                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    206     306    42     11 110.6  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      5     311     -     11     -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[5] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1008 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     212                  
             Slack:=    1008                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    202     302    38     10 84.2  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
     10     312     -     10    -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1008 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=    1008                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    206     306    42     11 110.6  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      4     310     -     11     -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[5] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1009 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=    1009                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    206     306    42     11 116.2  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      4     309     -     11     -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (1009 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=    1009                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_2_/CLK 
    206     306    42     11 116.2  DFFARX1_RVT  rptr_empty/rbin_reg_2_/Q   
      3     309     -     11     -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[2] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1009 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=    1009                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    206     306    42     11 111.1  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      3     309     -     11     -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1010 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     209                  
             Slack:=    1010                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_4_/CLK 
    206     306    42     11 111.1  DFFARX1_RVT  rptr_empty/rbin_reg_4_/Q   
      3     309     -     11     -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[4] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (1010 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -68                  
       Uncertainty:-      70                  
     Required Time:=    1318                  
      Launch Clock:-     100                  
         Data Path:-     208                  
             Slack:=    1010                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_5_/CLK 
    206     306    42     11 110.6  DFFARX1_RVT  rptr_empty/rbin_reg_5_/Q   
      2     308     -     11     -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[5] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (1010 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     210                  
             Slack:=    1010                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    202     302    38     10 84.2  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      8     310     -     10    -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (1015 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     205                  
             Slack:=    1015                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    202     302    38     10 84.2  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      3     305     -     10    -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (1016 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     204                  
             Slack:=    1016                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    202     302    38     10 84.2  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      2     304     -     10    -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (1017 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -70                  
       Uncertainty:-      70                  
     Required Time:=    1320                  
      Launch Clock:-     100                  
         Data Path:-     203                  
             Slack:=    1017                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -     100   100     52    -  (arrival)    rptr_empty/rbin_reg_6_/CLK 
    202     302    38     10 84.2  DFFARX1_RVT  rptr_empty/rbin_reg_6_/Q   
      1     303     -     10    -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[6] 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (1031 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -71                  
       Uncertainty:-      70                  
     Required Time:=    1321                  
      Launch Clock:-     100                  
         Data Path:-     191                  
             Slack:=    1031                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    133     233    39      1   1.4  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     36     269    33     10 111.3  INVX1_RVT    rptr_empty/g2090/Y         
     22     291     -     10     -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (1036 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -71                  
       Uncertainty:-      70                  
     Required Time:=    1321                  
      Launch Clock:-     100                  
         Data Path:-     185                  
             Slack:=    1036                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    133     233    39      1   1.4  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     36     269    33     10 111.3  INVX1_RVT    rptr_empty/g2090/Y         
     16     285     -     10     -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (1038 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     185                  
             Slack:=    1038                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    133     233    39      1   1.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33     266    30     10 113.0  INVX1_RVT    rptr_empty/g2094/Y         
     19     285     -     10     -  SRAM2RW128x8 fifomem/genblk1_7__U/A2[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (1038 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -71                  
       Uncertainty:-      70                  
     Required Time:=    1321                  
      Launch Clock:-     100                  
         Data Path:-     183                  
             Slack:=    1038                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    133     233    39      1   1.4  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     36     269    33     10 111.3  INVX1_RVT    rptr_empty/g2090/Y         
     14     283     -     10     -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (1039 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     183                  
             Slack:=    1039                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    133     233    39      1   1.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33     266    30     10 113.0  INVX1_RVT    rptr_empty/g2094/Y         
     17     283     -     10     -  SRAM2RW128x8 fifomem/genblk1_0__U/A2[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (1040 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     182                  
             Slack:=    1040                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    133     233    39      1   1.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33     266    30     10 113.0  INVX1_RVT    rptr_empty/g2094/Y         
     16     282     -     10     -  SRAM2RW128x8 fifomem/genblk1_5__U/A2[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (1044 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -71                  
       Uncertainty:-      70                  
     Required Time:=    1321                  
      Launch Clock:-     100                  
         Data Path:-     177                  
             Slack:=    1044                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    133     233    39      1   1.4  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     36     269    33     10 111.3  INVX1_RVT    rptr_empty/g2090/Y         
      8     277     -     10     -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (1047 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -71                  
       Uncertainty:-      70                  
     Required Time:=    1321                  
      Launch Clock:-     100                  
         Data Path:-     174                  
             Slack:=    1047                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    133     233    39      1   1.4  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     36     269    33     10 111.3  INVX1_RVT    rptr_empty/g2090/Y         
      5     274     -     10     -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (1047 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -71                  
       Uncertainty:-      70                  
     Required Time:=    1321                  
      Launch Clock:-     100                  
         Data Path:-     174                  
             Slack:=    1047                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    133     233    39      1   1.4  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     36     269    33     10 111.3  INVX1_RVT    rptr_empty/g2090/Y         
      5     274     -     10     -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (1048 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -71                  
       Uncertainty:-      70                  
     Required Time:=    1321                  
      Launch Clock:-     100                  
         Data Path:-     174                  
             Slack:=    1048                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    133     233    39      1   1.4  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     36     269    33     10 111.3  INVX1_RVT    rptr_empty/g2090/Y         
      5     274     -     10     -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (1048 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -71                  
       Uncertainty:-      70                  
     Required Time:=    1321                  
      Launch Clock:-     100                  
         Data Path:-     174                  
             Slack:=    1048                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_1_/CLK 
    133     233    39      1   1.4  DFFARX1_RVT  rptr_empty/rbin_reg_1_/QN  
     36     269    33     10 111.3  INVX1_RVT    rptr_empty/g2090/Y         
      4     274     -     10     -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[1] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (1050 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     173                  
             Slack:=    1050                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    133     233    39      1   1.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33     266    30     10 113.0  INVX1_RVT    rptr_empty/g2094/Y         
      6     273     -     10     -  SRAM2RW128x8 fifomem/genblk1_3__U/A2[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (1050 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     172                  
             Slack:=    1050                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    133     233    39      1   1.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33     266    30     10 113.0  INVX1_RVT    rptr_empty/g2094/Y         
      6     272     -     10     -  SRAM2RW128x8 fifomem/genblk1_1__U/A2[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (1051 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     172                  
             Slack:=    1051                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    133     233    39      1   1.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33     266    30     10 113.0  INVX1_RVT    rptr_empty/g2094/Y         
      6     272     -     10     -  SRAM2RW128x8 fifomem/genblk1_2__U/A2[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (1053 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     170                  
             Slack:=    1053                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    133     233    39      1   1.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33     266    30     10 113.0  INVX1_RVT    rptr_empty/g2094/Y         
      3     270     -     10     -  SRAM2RW128x8 fifomem/genblk1_4__U/A2[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (1053 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1320          100     
                                              
             Setup:-     -72                  
       Uncertainty:-      70                  
     Required Time:=    1322                  
      Launch Clock:-     100                  
         Data Path:-     169                  
             Slack:=    1053                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -     100   100     52     -  (arrival)    rptr_empty/rbin_reg_3_/CLK 
    133     233    39      1   1.1  DFFARX1_RVT  rptr_empty/rbin_reg_3_/QN  
     33     266    30     10 113.0  INVX1_RVT    rptr_empty/g2094/Y         
      3     269     -     10     -  SRAM2RW128x8 fifomem/genblk1_6__U/A2[3] 
#---------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

