<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/stm32/chip/stm32_otghs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_ebca51ef694528da8cdf247aecf6494b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_95a6810ce18bda7973941bbb07b0df4a.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32_otghs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/stm32/chip/stm32_otghs.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2012 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_STM32_CHIP_STM32_OTGHS_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_STM32_CHIP_STM32_OTGHS_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* General definitions */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define OTGHS_EPTYPE_CTRL               (0) </span><span class="comment">/* Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_EPTYPE_ISOC               (1) </span><span class="comment">/* Isochronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_EPTYPE_BULK               (2) </span><span class="comment">/* Bulk */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_EPTYPE_INTR               (3) </span><span class="comment">/* Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define OTGHS_PID_DATA0                 (0)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_PID_DATA2                 (1)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_PID_DATA1                 (2)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_PID_MDATA                 (3) </span><span class="comment">/* Non-control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_PID_SETUP                 (3) </span><span class="comment">/* Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Register Offsets *********************************************************************************/</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Core global control and status registers */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define STM32_OTGHS_GOTGCTL_OFFSET      0x0000 </span><span class="comment">/* Control and status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GOTGINT_OFFSET      0x0004 </span><span class="comment">/* Interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GAHBCFG_OFFSET      0x0008 </span><span class="comment">/* AHB configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GUSBCFG_OFFSET      0x000c </span><span class="comment">/* USB configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GRSTCTL_OFFSET      0x0010 </span><span class="comment">/* Reset register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GINTSTS_OFFSET      0x0014 </span><span class="comment">/* Core interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GINTMSK_OFFSET      0x0018 </span><span class="comment">/* Interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GRXSTSR_OFFSET      0x001c </span><span class="comment">/* Receive status debug read/OTG status read register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GRXSTSP_OFFSET      0x0020 </span><span class="comment">/* Receive status debug read/OTG status pop register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GRXFSIZ_OFFSET      0x0024 </span><span class="comment">/* Receive FIFO size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HNPTXFSIZ_OFFSET    0x0028 </span><span class="comment">/* Host non-periodic transmit FIFO size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTXF0_OFFSET     0x0028 </span><span class="comment">/* Endpoint 0 Transmit FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HNPTXSTS_OFFSET     0x002c </span><span class="comment">/* Non-periodic transmit FIFO/queue status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GCCFG_OFFSET        0x0038 </span><span class="comment">/* general core configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_CID_OFFSET          0x003c </span><span class="comment">/* Core ID register  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HPTXFSIZ_OFFSET     0x0100 </span><span class="comment">/* Host periodic transmit FIFO size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEPTXF_OFFSET(n)   (104+(((n)-1) &lt;&lt; 2))</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTXF1_OFFSET     0x0104 </span><span class="comment">/* Device IN endpoint transmit FIFO1 size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTXF2_OFFSET     0x0108 </span><span class="comment">/* Device IN endpoint transmit FIFO2 size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTXF3_OFFSET     0x010c </span><span class="comment">/* Device IN endpoint transmit FIFO3 size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Host-mode control and status registers */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCFG_OFFSET         0x0400 </span><span class="comment">/* Host configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HFIR_OFFSET         0x0404 </span><span class="comment">/* Host frame interval register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HFNUM_OFFSET        0x0408 </span><span class="comment">/* Host frame number/frame time remaining register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HPTXSTS_OFFSET      0x0410 </span><span class="comment">/* Host periodic transmit FIFO/queue status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HAINT_OFFSET        0x0414 </span><span class="comment">/* Host all channels interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HAINTMSK_OFFSET     0x0418 </span><span class="comment">/* Host all channels interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HPRT_OFFSET         0x0440 </span><span class="comment">/* Host port control and status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define STM32_OTGHS_CHAN_OFFSET(n)      (0x500 + ((n) &lt;&lt; 5)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR_CHOFFSET     0x0000 </span><span class="comment">/* Host channel characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT_CHOFFSET      0x0008 </span><span class="comment">/* Host channel interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK_CHOFFSET   0x000c </span><span class="comment">/* Host channel interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ_CHOFFSET     0x0010 </span><span class="comment">/* Host channel interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCCHAR_OFFSET(n)    (0x500 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR0_OFFSET      0x0500 </span><span class="comment">/* Host channel-0 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR1_OFFSET      0x0520 </span><span class="comment">/* Host channel-1 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR2_OFFSET      0x0540 </span><span class="comment">/* Host channel-2 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR3_OFFSET      0x0560 </span><span class="comment">/* Host channel-3 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR4_OFFSET      0x0580 </span><span class="comment">/* Host channel-4 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR5_OFFSET      0x05a0 </span><span class="comment">/* Host channel-5 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR6_OFFSET      0x05c0 </span><span class="comment">/* Host channel-6 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR7_OFFSET      0x05e0 </span><span class="comment">/* Host channel-7 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR8_OFFSET      0x0600 </span><span class="comment">/* Host channel-8 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR9_OFFSET      0x0620 </span><span class="comment">/* Host channel-9 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR10_OFFSET     0x0640 </span><span class="comment">/* Host channel-10 caracteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR11_OFFSET     0x0660 </span><span class="comment">/* Host channel-11 characteristics register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCINT_OFFSET(n)     (0x508 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT0_OFFSET       0x0508 </span><span class="comment">/* Host channel-0 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT1_OFFSET       0x0528 </span><span class="comment">/* Host channel-1 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT2_OFFSET       0x0548 </span><span class="comment">/* Host channel-2 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT3_OFFSET       0x0568 </span><span class="comment">/* Host channel-3 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT4_OFFSET       0x0588 </span><span class="comment">/* Host channel-4 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT5_OFFSET       0x05a8 </span><span class="comment">/* Host channel-5 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT6_OFFSET       0x05c8 </span><span class="comment">/* Host channel-6 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT7_OFFSET       0x05e8 </span><span class="comment">/* Host channel-7 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT8_OFFSET       0x0608 </span><span class="comment">/* Host channel-8 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT9_OFFSET       0x0628 </span><span class="comment">/* Host channel-9 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT10_OFFSET      0x0648 </span><span class="comment">/* Host channel-10 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT11_OFFSET      0x0668 </span><span class="comment">/* Host channel-11 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCINTMSK_OFFSET(n)  (0x50c + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK0_OFFSET    0x050c </span><span class="comment">/* Host channel-0 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK1_OFFSET    0x052c </span><span class="comment">/* Host channel-1 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK2_OFFSET    0x054c </span><span class="comment">/* Host channel-2 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK3_OFFSET    0x056c </span><span class="comment">/* Host channel-3 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK4_OFFSET    0x058c </span><span class="comment">/* Host channel-4 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK5_OFFSET    0x05ac </span><span class="comment">/* Host channel-5 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK6_OFFSET    0x05cc </span><span class="comment">/* Host channel-6 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK7_OFFSET    0x05ec </span><span class="comment">/* Host channel-7 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK8_OFFSET    0x060c </span><span class="comment">/* Host channel-8 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK9_OFFSET    0x062c </span><span class="comment">/* Host channel-9 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK10_OFFSET   0x064c </span><span class="comment">/* Host channel-10 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK11_OFFSET   0x068c </span><span class="comment">/* Host channel-11 interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCTSIZ_OFFSET(n)    (0x510 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ0_OFFSET      0x0510 </span><span class="comment">/* Host channel-0 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ1_OFFSET      0x0530 </span><span class="comment">/* Host channel-1 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ2_OFFSET      0x0550 </span><span class="comment">/* Host channel-2 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ3_OFFSET      0x0570 </span><span class="comment">/* Host channel-3 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ4_OFFSET      0x0590 </span><span class="comment">/* Host channel-4 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ5_OFFSET      0x05b0 </span><span class="comment">/* Host channel-5 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ6_OFFSET      0x05d0 </span><span class="comment">/* Host channel-6 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ7_OFFSET      0x06f0 </span><span class="comment">/* Host channel-7 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ8_OFFSET      0x0610 </span><span class="comment">/* Host channel-8 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ9_OFFSET      0x0630 </span><span class="comment">/* Host channel-9 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ10_OFFSET     0x0650 </span><span class="comment">/* Host channel-10 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ11_OFFSET     0x05f0 </span><span class="comment">/* Host channel-11 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* Device-mode control and status registers */</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DCFG_OFFSET         0x0800 </span><span class="comment">/* Device configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DCTL_OFFSET         0x0804 </span><span class="comment">/* Device control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DSTS_OFFSET         0x0808 </span><span class="comment">/* Device status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPMSK_OFFSET      0x0810 </span><span class="comment">/* Device IN endpoint common interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPMSK_OFFSET      0x0814 </span><span class="comment">/* Device OUT endpoint common interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DAINT_OFFSET        0x0818 </span><span class="comment">/* Device all endpoints interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DAINTMSK_OFFSET     0x081c </span><span class="comment">/* All endpoints interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DVBUSDIS_OFFSET     0x0828 </span><span class="comment">/* Device VBUS discharge time register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DVBUSPULSE_OFFSET   0x082c </span><span class="comment">/* Device VBUS pulsing time register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPEMPMSK_OFFSET   0x0834 </span><span class="comment">/* Device IN endpoint FIFO empty interrupt mask register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEP_OFFSET(n)      (0x0900 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPCTL_EPOFFSET    0x0000 </span><span class="comment">/* Device endpoint control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPINT_EPOFFSET    0x0008 </span><span class="comment">/* Device endpoint interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ_EPOFFSET   0x0010 </span><span class="comment">/* Device IN endpoint transfer size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DTXFSTS_EPOFFSET    0x0018 </span><span class="comment">/* Device IN endpoint transmit FIFO status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEPCTL_OFFSET(n)   (0x0900 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPCTL0_OFFSET     0x0900 </span><span class="comment">/* Device control IN endpoint 0 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPCTL1_OFFSET     0x0920 </span><span class="comment">/* Device control IN endpoint 2 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPCTL2_OFFSET     0x0940 </span><span class="comment">/* Device control IN endpoint 3 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPCTL3_OFFSET     0x0960 </span><span class="comment">/* Device control IN endpoint 4 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEPINT_OFFSET(n)   (0x0908 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPINT0_OFFSET     0x0908 </span><span class="comment">/* Device endpoint-0 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPINT1_OFFSET     0x0928 </span><span class="comment">/* Device endpoint-1 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPINT2_OFFSET     0x0948 </span><span class="comment">/* Device endpoint-2 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPINT3_OFFSET     0x0968 </span><span class="comment">/* Device endpoint-3 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ_OFFSET(n)  (0x910 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ0_OFFSET    0x0910 </span><span class="comment">/* Device IN endpoint 0 transfer size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ1_OFFSET    0x0930 </span><span class="comment">/* Device IN endpoint 1 transfer size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ2_OFFSET    0x0950 </span><span class="comment">/* Device IN endpoint 2 transfer size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ3_OFFSET    0x0970 </span><span class="comment">/* Device IN endpoint 3 transfer size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DTXFSTS_OFFSET(n)   (0x0918 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DTXFSTS0_OFFSET     0x0918 </span><span class="comment">/* Device OUT endpoint-0 TxFIFO status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DTXFSTS1_OFFSET     0x0938 </span><span class="comment">/* Device OUT endpoint-1 TxFIFO status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DTXFSTS2_OFFSET     0x0958 </span><span class="comment">/* Device OUT endpoint-2 TxFIFO status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DTXFSTS3_OFFSET     0x0978 </span><span class="comment">/* Device OUT endpoint-3 TxFIFO status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DOEP_OFFSET(n)      (0x0b00 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPCTL_EPOFFSET    0x0000 </span><span class="comment">/* Device control OUT endpoint 0 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPINT_EPOFFSET    0x0008 </span><span class="comment">/* Device endpoint-x interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DOEPCTL_OFFSET(n)   (0x0b00 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPCTL0_OFFSET     0x00b00 </span><span class="comment">/* Device OUT endpoint 0 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPCTL1_OFFSET     0x00b20 </span><span class="comment">/* Device OUT endpoint 1 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPCTL2_OFFSET     0x00b40 </span><span class="comment">/* Device OUT endpoint 2 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPCTL3_OFFSET     0x00b60 </span><span class="comment">/* Device OUT endpoint 3 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DOEPINT_OFFSET(n)   (0x0b08 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPINT0_OFFSET     0x00b08 </span><span class="comment">/* Device endpoint-0 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPINT1_OFFSET     0x00b28 </span><span class="comment">/* Device endpoint-1 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPINT2_OFFSET     0x00b48 </span><span class="comment">/* Device endpoint-2 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPINT3_OFFSET     0x00b68 </span><span class="comment">/* Device endpoint-3 interrupt register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ_OFFSET(n)  (0x0b10 + ((n) &lt;&lt; 5))</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ0_OFFSET    0x00b10 </span><span class="comment">/* Device OUT endpoint-0 transfer size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ1_OFFSET    0x00b30 </span><span class="comment">/* Device OUT endpoint-1 transfer size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ2_OFFSET    0x00b50 </span><span class="comment">/* Device OUT endpoint-2 transfer size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ3_OFFSET    0x00b70 </span><span class="comment">/* Device OUT endpoint-3 transfer size register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* Power and clock gating registers */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define STM32_OTGHS_PCGCCTL_OFFSET      0x0e00 </span><span class="comment">/* Power and clock gating control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* Data FIFO (DFIFO) access registers */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP_OFFSET(n) (0x1000 + ((n) &lt;&lt; 12))</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH_OFFSET(n) (0x1000 + ((n) &lt;&lt; 12))</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP0_OFFSET   0x1000 </span><span class="comment">/* 0x1000-0x1ffc Device IN/OUT Endpoint 0 DFIFO Write/Read Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH0_OFFSET   0x1000 </span><span class="comment">/* 0x1000-0x1ffc Host OUT/IN Channel 0 DFIFO Read/Write Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP1_OFFSET   0x2000 </span><span class="comment">/* 0x2000-0x2ffc Device IN/OUT Endpoint 1 DFIFO Write/Read Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH1_OFFSET   0x2000 </span><span class="comment">/* 0x2000-0x2ffc Host OUT/IN Channel 1 DFIFO Read/Write Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP2_OFFSET   0x3000 </span><span class="comment">/* 0x3000-0x3ffc Device IN/OUT Endpoint 2 DFIFO Write/Read Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH2_OFFSET   0x3000 </span><span class="comment">/* 0x3000-0x3ffc Host OUT/IN Channel 2 DFIFO Read/Write Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP3_OFFSET   0x4000 </span><span class="comment">/* 0x4000-0x4ffc Device IN/OUT Endpoint 3 DFIFO Write/Read Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH3_OFFSET   0x4000 </span><span class="comment">/* 0x4000-0x4ffc Host OUT/IN Channel 3 DFIFO Read/Write Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Register Addresses *******************************************************************************/</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define STM32_OTGHS_GOTGCTL             (STM32_OTGHS_BASE+STM32_OTGHS_GOTGCTL_OFFSET)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GOTGINT             (STM32_OTGHS_BASE+STM32_OTGHS_GOTGINT_OFFSET)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GAHBCFG             (STM32_OTGHS_BASE+STM32_OTGHS_GAHBCFG_OFFSET)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GUSBCFG             (STM32_OTGHS_BASE+STM32_OTGHS_GUSBCFG_OFFSET)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GRSTCTL             (STM32_OTGHS_BASE+STM32_OTGHS_GRSTCTL_OFFSET)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GINTSTS             (STM32_OTGHS_BASE+STM32_OTGHS_GINTSTS_OFFSET)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GINTMSK             (STM32_OTGHS_BASE+STM32_OTGHS_GINTMSK_OFFSET)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GRXSTSR             (STM32_OTGHS_BASE+STM32_OTGHS_GRXSTSR_OFFSET)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GRXSTSP             (STM32_OTGHS_BASE+STM32_OTGHS_GRXSTSP_OFFSET)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GRXFSIZ             (STM32_OTGHS_BASE+STM32_OTGHS_GRXFSIZ_OFFSET)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HNPTXFSIZ           (STM32_OTGHS_BASE+STM32_OTGHS_HNPTXFSIZ_OFFSET)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTXF0            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTXF0_OFFSET)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HNPTXSTS            (STM32_OTGHS_BASE+STM32_OTGHS_HNPTXSTS_OFFSET)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_GCCFG               (STM32_OTGHS_BASE+STM32_OTGHS_GCCFG_OFFSET)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_CID                 (STM32_OTGHS_BASE+STM32_OTGHS_CID_OFFSET)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HPTXFSIZ            (STM32_OTGHS_BASE+STM32_OTGHS_HPTXFSIZ_OFFSET)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEPTXF(n)          (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTXF_OFFSET(n))</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTXF1            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTXF1_OFFSET)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTXF2            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTXF2_OFFSET)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTXF3            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTXF3_OFFSET)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* Host-mode control and status registers */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCFG                (STM32_OTGHS_BASE+STM32_OTGHS_HCFG_OFFSET)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HFIR                (STM32_OTGHS_BASE+STM32_OTGHS_HFIR_OFFSET)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HFNUM               (STM32_OTGHS_BASE+STM32_OTGHS_HFNUM_OFFSET)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HPTXSTS             (STM32_OTGHS_BASE+STM32_OTGHS_HPTXSTS_OFFSET)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HAINT               (STM32_OTGHS_BASE+STM32_OTGHS_HAINT_OFFSET)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HAINTMSK            (STM32_OTGHS_BASE+STM32_OTGHS_HAINTMSK_OFFSET)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HPRT                (STM32_OTGHS_BASE+STM32_OTGHS_HPRT_OFFSET)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define STM32_OTGHS_CHAN(n)             (STM32_OTGHS_BASE+STM32_OTGHS_CHAN_OFFSET(n))</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCCHAR(n)           (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR_OFFSET(n))</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR0             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR0_OFFSET)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR1             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR1_OFFSET)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR2             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR2_OFFSET)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR3             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR3_OFFSET)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR4             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR4_OFFSET)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR5             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR5_OFFSET)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR6             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR6_OFFSET)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR7             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR7_OFFSET)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR8             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR8_OFFSET)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR9             (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR9_OFFSET)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR10            (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR10_OFFSET)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCCHAR11            (STM32_OTGHS_BASE+STM32_OTGHS_HCCHAR11_OFFSET)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCINT(n)            (STM32_OTGHS_BASE+STM32_OTGHS_HCINT_OFFSET(n))</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT0              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT0_OFFSET)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT1              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT1_OFFSET)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT2              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT2_OFFSET)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT3              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT3_OFFSET)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT4              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT4_OFFSET)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT5              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT5_OFFSET)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT6              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT6_OFFSET)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT7              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT7_OFFSET)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT8              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT8_OFFSET)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT9              (STM32_OTGHS_BASE+STM32_OTGHS_HCINT9_OFFSET)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT10             (STM32_OTGHS_BASE+STM32_OTGHS_HCINT10_OFFSET)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINT11             (STM32_OTGHS_BASE+STM32_OTGHS_HCINT11_OFFSET)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCINTMSK(n)         (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK_OFFSET(n))</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK0           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK0_OFFSET)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK1           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK1_OFFSET)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK2           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK2_OFFSET)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK3           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK3_OFFSET)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK4           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK4_OFFSET)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK5           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK5_OFFSET)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK6           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK6_OFFSET)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK7           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK7_OFFSET)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK8           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK8_OFFSET)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK9           (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK9_OFFSET)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK10          (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK10_OFFSET)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCINTMSK11          (STM32_OTGHS_BASE+STM32_OTGHS_HCINTMSK11_OFFSET)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define STM32_OTGHS_HCTSIZ(n)           (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ_OFFSET(n))</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ0             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ0_OFFSET)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ1             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ1_OFFSET)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ2             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ2_OFFSET)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ3             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ3_OFFSET)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ4             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ4_OFFSET)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ5             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ5_OFFSET)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ6             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ6_OFFSET)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ7             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ7_OFFSET)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ8             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ8_OFFSET)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ9             (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ9_OFFSET)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ10            (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ10_OFFSET)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_HCTSIZ11            (STM32_OTGHS_BASE+STM32_OTGHS_HCTSIZ11_OFFSET)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* Device-mode control and status registers */</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DCFG                (STM32_OTGHS_BASE+STM32_OTGHS_DCFG_OFFSET)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DCTL                (STM32_OTGHS_BASE+STM32_OTGHS_DCTL_OFFSET)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DSTS                (STM32_OTGHS_BASE+STM32_OTGHS_DSTS_OFFSET)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPMSK             (STM32_OTGHS_BASE+STM32_OTGHS_DIEPMSK_OFFSET)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPMSK             (STM32_OTGHS_BASE+STM32_OTGHS_DOEPMSK_OFFSET)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DAINT               (STM32_OTGHS_BASE+STM32_OTGHS_DAINT_OFFSET)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DAINTMSK            (STM32_OTGHS_BASE+STM32_OTGHS_DAINTMSK_OFFSET)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DVBUSDIS            (STM32_OTGHS_BASE+STM32_OTGHS_DVBUSDIS_OFFSET)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DVBUSPULSE          (STM32_OTGHS_BASE+STM32_OTGHS_DVBUSPULSE_OFFSET)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPEMPMSK          (STM32_OTGHS_BASE+STM32_OTGHS_DIEPEMPMSK_OFFSET)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEP(n)             (STM32_OTGHS_BASE+STM32_OTGHS_DIEP_OFFSET(n))</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEPCTL(n)          (STM32_OTGHS_BASE+STM32_OTGHS_DIEPCTL_OFFSET(n))</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPCTL0            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPCTL0_OFFSET)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPCTL1            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPCTL1_OFFSET)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPCTL2            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPCTL2_OFFSET)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPCTL3            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPCTL3_OFFSET)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEPINT(n)          (STM32_OTGHS_BASE+STM32_OTGHS_DIEPINT_OFFSET(n))</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPINT0            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPINT0_OFFSET)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPINT1            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPINT1_OFFSET)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPINT2            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPINT2_OFFSET)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPINT3            (STM32_OTGHS_BASE+STM32_OTGHS_DIEPINT3_OFFSET)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ(n)         (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTSIZ_OFFSET(n))</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ0           (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTSIZ0_OFFSET)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ1           (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTSIZ1_OFFSET)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ2           (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTSIZ2_OFFSET)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DIEPTSIZ3           (STM32_OTGHS_BASE+STM32_OTGHS_DIEPTSIZ3_OFFSET)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DTXFSTS(n)          (STM32_OTGHS_BASE+STM32_OTGHS_DTXFSTS_OFFSET(n))</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DTXFSTS0            (STM32_OTGHS_BASE+STM32_OTGHS_DTXFSTS0_OFFSET)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DTXFSTS1            (STM32_OTGHS_BASE+STM32_OTGHS_DTXFSTS1_OFFSET)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DTXFSTS2            (STM32_OTGHS_BASE+STM32_OTGHS_DTXFSTS2_OFFSET)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DTXFSTS3            (STM32_OTGHS_BASE+STM32_OTGHS_DTXFSTS3_OFFSET)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DOEP(n)             (STM32_OTGHS_BASE+STM32_OTGHS_DOEP_OFFSET(n))</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DOEPCTL(n)          (STM32_OTGHS_BASE+STM32_OTGHS_DOEPCTL_OFFSET(n))</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPCTL0            (STM32_OTGHS_BASE+STM32_OTGHS_DOEPCTL0_OFFSET)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPCTL1            (STM32_OTGHS_BASE+STM32_OTGHS_DOEPCTL1_OFFSET)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPCTL2            (STM32_OTGHS_BASE+STM32_OTGHS_DOEPCTL2_OFFSET)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPCTL3            (STM32_OTGHS_BASE+STM32_OTGHS_DOEPCTL3_OFFSET)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DOEPINT(n)          (STM32_OTGHS_BASE+STM32_OTGHS_DOEPINT_OFFSET(n))</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPINT0            (STM32_OTGHS_BASE+STM32_OTGHS_DOEPINT0_OFFSET)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPINT1            (STM32_OTGHS_BASE+STM32_OTGHS_DOEPINT1_OFFSET)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPINT2            (STM32_OTGHS_BASE+STM32_OTGHS_DOEPINT2_OFFSET)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPINT3            (STM32_OTGHS_BASE+STM32_OTGHS_DOEPINT3_OFFSET)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ(n)         (STM32_OTGHS_BASE+STM32_OTGHS_DOEPTSIZ_OFFSET(n))</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ0           (STM32_OTGHS_BASE+STM32_OTGHS_DOEPTSIZ0_OFFSET)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ1           (STM32_OTGHS_BASE+STM32_OTGHS_DOEPTSIZ1_OFFSET)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ2           (STM32_OTGHS_BASE+STM32_OTGHS_DOEPTSIZ2_OFFSET)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DOEPTSIZ3           (STM32_OTGHS_BASE+STM32_OTGHS_DOEPTSIZ3_OFFSET)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* Power and clock gating registers */</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define STM32_OTGHS_PCGCCTL             (STM32_OTGHS_BASE+STM32_OTGHS_PCGCCTL_OFFSET)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* Data FIFO (DFIFO) access registers */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP(n)        (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_DEP_OFFSET(n))</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH(n)        (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_HCH_OFFSET(n))</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP0          (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_DEP0_OFFSET)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH0          (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_HCH0_OFFSET)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP1          (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_DEP1_OFFSET)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH1          (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_HCH1_OFFSET)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP2          (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_DEP2_OFFSET)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH2          (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_HCH2_OFFSET)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define STM32_OTGHS_DFIFO_DEP3          (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_DEP3_OFFSET)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32_OTGHS_DFIFO_HCH3          (STM32_OTGHS_BASE+STM32_OTGHS_DFIFO_HCH3_OFFSET)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* Register Bitfield Definitions ********************************************************************/</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* Core global control and status registers */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* Control and status register */</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define OTGHS_GOTGCTL_SRQSCS            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Session request success */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGCTL_SRQ               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Session request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 2-72 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define OTGHS_GOTGCTL_HNGSCS            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Host negotiation success */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGCTL_HNPRQ             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  HNP request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGCTL_HSHNPEN           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: host set HNP enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGCTL_DHNPEN            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Device HNP enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 12-15: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define OTGHS_GOTGCTL_CIDSTS            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Connector ID status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGCTL_DBCT              (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Long/short debounce time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGCTL_ASVLD             (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: A-session valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGCTL_BSVLD             (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: B-session valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 20-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/* Interrupt register */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                                                  <span class="comment">/* Bits 1:0 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define OTGHS_GOTGINT_SEDET             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Session end detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 3-7: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define OTGHS_GOTGINT_SRSSCHG           (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Session request success status change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGINT_HNSSCHG           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: Host negotiation success status change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 16:10 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define OTGHS_GOTGINT_HNGDET            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Host negotiation detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGINT_ADTOCHG           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: A-device timeout change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GOTGINT_DBCDNE            (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Debounce done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 2-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* AHB configuration register */</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define OTGHS_GAHBCFG_GINTMSK           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Global interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 1-6: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define OTGHS_GAHBCFG_TXFELVL           (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: TxFIFO empty level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GAHBCFG_PTXFELVL          (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Periodic TxFIFO empty level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 20-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/* USB configuration register */</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define OTGHS_GUSBCFG_TOCAL_SHIFT       (0)       </span><span class="comment">/* Bits 0-2: FS timeout calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GUSBCFG_TOCAL_MASK        (7 &lt;&lt; OTGHS_GUSBCFG_TOCAL_SHIFT)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 3-5: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define OTGHS_GUSBCFG_PHYSEL            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Full Speed serial transceiver select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 7: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define OTGHS_GUSBCFG_SRPCAP            (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: SRP-capable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GUSBCFG_HNPCAP            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: HNP-capable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GUSBCFG_TRDT_SHIFT        (10)      </span><span class="comment">/* Bits 10-13: USB turnaround time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GUSBCFG_TRDT_MASK         (15 &lt;&lt; OTGHS_GUSBCFG_TRDT_SHIFT)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GUSBCFG_TRDT(n)         ((n) &lt;&lt; OTGHS_GUSBCFG_TRDT_SHIFT)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 14-28: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define OTGHS_GUSBCFG_FHMOD             (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Force host mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GUSBCFG_FDMOD             (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Force device mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GUSBCFG_CTXPKT            (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Corrupt Tx packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 20-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* Reset register */</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define OTGHS_GRSTCTL_CSRST             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Core soft reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRSTCTL_HSRST             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: HCLK soft reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRSTCTL_FCRST             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Host frame counter reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 3 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define OTGHS_GRSTCTL_RXFFLSH           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: RxFIFO flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRSTCTL_TXFFLSH           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: TxFIFO flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRSTCTL_TXFNUM_SHIFT      (10)      </span><span class="comment">/* Bits 6-10: TxFIFO number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRSTCTL_TXFNUM_MASK       (31 &lt;&lt; OTGHS_GRSTCTL_TXFNUM_SHIFT)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRSTCTL_TXFNUM_HNONPER  (0 &lt;&lt; OTGHS_GRSTCTL_TXFNUM_SHIFT)   </span><span class="comment">/* Non-periodic TxFIFO flush in host mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRSTCTL_TXFNUM_HPER     (1 &lt;&lt; OTGHS_GRSTCTL_TXFNUM_SHIFT)   </span><span class="comment">/* Periodic TxFIFO flush in host mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRSTCTL_TXFNUM_HALL     (16 &lt;&lt; OTGHS_GRSTCTL_TXFNUM_SHIFT)  </span><span class="comment">/* Flush all the transmit FIFOs in host mode.*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRSTCTL_TXFNUM_D(n)     ((n) &lt;&lt; OTGHS_GRSTCTL_TXFNUM_SHIFT) </span><span class="comment">/* TXFIFO n flush in device mode, n=0-15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRSTCTL_TXFNUM_DALL     (16 &lt;&lt; OTGHS_GRSTCTL_TXFNUM_SHIFT)  </span><span class="comment">/* Flush all the transmit FIFOs in device mode.*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 11-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define OTGHS_GRSTCTL_AHBIDL            (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: AHB master idle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* Core interrupt and Interrupt mask registers */</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define OTGHS_GINTSTS_CMOD              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Current mode of operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GINTSTS_DEVMODE         (0)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GINTSTS_HOSTMODE        (OTGHS_GINTSTS_CMOD)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_MMIS                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Mode mismatch interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_OTG                  (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  OTG interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_SOF                  (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Start of frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_RXFLVL               (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  RxFIFO non-empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_NPTXFE               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Non-periodic TxFIFO empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_GINAKEFF             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Global IN non-periodic NAK effective */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_GONAKEFF             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Global OUT NAK effective */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 8-9: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define OTGHS_GINT_ESUSP                (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Early suspend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_USBSUSP              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: USB suspend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_USBRST               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: USB reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_ENUMDNE              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Enumeration done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_ISOODRP              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Isochronous OUT packet dropped interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_EOPF                 (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: End of periodic frame interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 16 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define OTGHS_GINTMSK_EPMISM            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Endpoint mismatch interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_IEP                  (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: IN endpoint interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_OEP                  (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: OUT endpoint interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_IISOIXFR             (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Incomplete isochronous IN transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_IISOOXFR             (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Incomplete isochronous OUT transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_IPXFR                (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Incomplete periodic transfer (host) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 22-23: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define OTGHS_GINT_HPRT                 (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Host port interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_HC                   (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Host channels interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_PTXFE                (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Periodic TxFIFO empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 27 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define OTGHS_GINT_CIDSCHG              (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Connector ID status change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_DISC                 (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Disconnect detected interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_SRQ                  (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Session request/new session detected interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GINT_WKUP                 (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Resume/remote wakeup detected interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/* Receive status debug read/OTG status read and pop registers (host mode) */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define OTGHS_GRXSTSH_CHNUM_SHIFT       (0)       </span><span class="comment">/* Bits 0-3: Channel number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSH_CHNUM_MASK        (15 &lt;&lt; OTGHS_GRXSTSH_CHNUM_SHIFT)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSH_BCNT_SHIFT        (4)       </span><span class="comment">/* Bits 4-14: Byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSH_BCNT_MASK         (0x7ff &lt;&lt; OTGHS_GRXSTSH_BCNT_SHIFT)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSH_DPID_SHIFT        (15)      </span><span class="comment">/* Bits 15-16: Data PID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSH_DPID_MASK         (3 &lt;&lt; OTGHS_GRXSTSH_DPID_SHIFT)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSH_DPID_DATA0      (0 &lt;&lt; OTGHS_GRXSTSH_DPID_SHIFT)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSH_DPID_DATA2      (1 &lt;&lt; OTGHS_GRXSTSH_DPID_SHIFT)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSH_DPID_DATA1      (2 &lt;&lt; OTGHS_GRXSTSH_DPID_SHIFT)</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSH_DPID_MDATA      (3 &lt;&lt; OTGHS_GRXSTSH_DPID_SHIFT)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSH_PKTSTS_SHIFT      (17)      </span><span class="comment">/* Bits 17-20: Packet status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSH_PKTSTS_MASK       (15 &lt;&lt; OTGHS_GRXSTSH_PKTSTS_SHIFT)</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSH_PKTSTS_INRECVD  (2 &lt;&lt; OTGHS_GRXSTSH_PKTSTS_SHIFT) </span><span class="comment">/* IN data packet received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSH_PKTSTS_INDONE   (3 &lt;&lt; OTGHS_GRXSTSH_PKTSTS_SHIFT) </span><span class="comment">/* IN transfer completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSH_PKTSTS_DTOGERR  (5 &lt;&lt; OTGHS_GRXSTSH_PKTSTS_SHIFT) </span><span class="comment">/* Data toggle error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSH_PKTSTS_HALTED   (7 &lt;&lt; OTGHS_GRXSTSH_PKTSTS_SHIFT) </span><span class="comment">/* Channel halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 21-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* Receive status debug read/OTG status read and pop registers (device mode) */</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define OTGHS_GRXSTSD_EPNUM_SHIFT       (0)       </span><span class="comment">/* Bits 0-3: Endpoint number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSD_EPNUM_MASK        (15 &lt;&lt; OTGHS_GRXSTSD_EPNUM_SHIFT)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSD_BCNT_SHIFT        (4)       </span><span class="comment">/* Bits 4-14: Byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSD_BCNT_MASK         (0x7ff &lt;&lt; OTGHS_GRXSTSD_BCNT_SHIFT)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSD_DPID_SHIFT        (15)      </span><span class="comment">/* Bits 15-16: Data PID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSD_DPID_MASK         (3 &lt;&lt; OTGHS_GRXSTSD_DPID_SHIFT)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSD_DPID_DATA0      (0 &lt;&lt; OTGHS_GRXSTSD_DPID_SHIFT)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSD_DPID_DATA2      (1 &lt;&lt; OTGHS_GRXSTSD_DPID_SHIFT)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSD_DPID_DATA1      (2 &lt;&lt; OTGHS_GRXSTSD_DPID_SHIFT)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSD_DPID_MDATA      (3 &lt;&lt; OTGHS_GRXSTSD_DPID_SHIFT)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSD_PKTSTS_SHIFT      (17)      </span><span class="comment">/* Bits 17-20: Packet status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSD_PKTSTS_MASK       (15 &lt;&lt; OTGHS_GRXSTSD_PKTSTS_SHIFT)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSD_PKTSTS_OUTNAK     (1 &lt;&lt; OTGHS_GRXSTSD_PKTSTS_SHIFT) </span><span class="comment">/* Global OUT NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSD_PKTSTS_OUTRECVD   (2 &lt;&lt; OTGHS_GRXSTSD_PKTSTS_SHIFT) </span><span class="comment">/* OUT data packet received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSD_PKTSTS_OUTDONE    (3 &lt;&lt; OTGHS_GRXSTSD_PKTSTS_SHIFT) </span><span class="comment">/* OUT transfer completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSD_PKTSTS_SETUPDONE  (4 &lt;&lt; OTGHS_GRXSTSD_PKTSTS_SHIFT) </span><span class="comment">/* SETUP transaction completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_GRXSTSD_PKTSTS_SETUPRECVD (6 &lt;&lt; OTGHS_GRXSTSD_PKTSTS_SHIFT) </span><span class="comment">/* SETUP data packet received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSD_FRMNUM_SHIFT      (21)      </span><span class="comment">/* Bits 21-24: Frame number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GRXSTSD_FRMNUM_MASK       (15 &lt;&lt; OTGHS_GRXSTSD_FRMNUM_SHIFT)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 25-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* Receive FIFO size register */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define OTGHS_GRXFSIZ_MASK              (0xffff)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/* Host non-periodic transmit FIFO size register */</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define OTGHS_HNPTXFSIZ_NPTXFSA_SHIFT   (0)       </span><span class="comment">/* Bits 0-15: Non-periodic transmit RAM start address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HNPTXFSIZ_NPTXFSA_MASK    (0xffff &lt;&lt; OTGHS_HNPTXFSIZ_NPTXFSA_SHIFT)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HNPTXFSIZ_NPTXFD_SHIFT    (16)      </span><span class="comment">/* Bits 16-31: Non-periodic TxFIFO depth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HNPTXFSIZ_NPTXFD_MASK     (0xffff &lt;&lt; OTGHS_HNPTXFSIZ_NPTXFD_SHIFT)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXFSIZ_NPTXFD_MIN    (16 &lt;&lt; OTGHS_HNPTXFSIZ_NPTXFD_SHIFT)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXFSIZ_NPTXFD_MAX    (256 &lt;&lt; OTGHS_HNPTXFSIZ_NPTXFD_SHIFT)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/* Endpoint 0 Transmit FIFO size */</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define OTGHS_DIEPTXF0_TX0FD_SHIFT      (0)       </span><span class="comment">/* Bits 0-15: Endpoint 0 transmit RAM start address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTXF0_TX0FD_MASK       (0xffff &lt;&lt; OTGHS_DIEPTXF0_TX0FD_SHIFT)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTXF0_TX0FSA_SHIFT     (16)      </span><span class="comment">/* Bits 16-31: Endpoint 0 TxFIFO depth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTXF0_TX0FSA_MASK      (0xffff &lt;&lt; OTGHS_DIEPTXF0_TX0FSA_SHIFT)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPTXF0_TX0FSA_MIN     (16 &lt;&lt; OTGHS_DIEPTXF0_TX0FSA_SHIFT)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPTXF0_TX0FSA_MAX     (256 &lt;&lt; OTGHS_DIEPTXF0_TX0FSA_SHIFT)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* Non-periodic transmit FIFO/queue status register */</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define OTGHS_HNPTXSTS_NPTXFSAV_SHIFT   (0)       </span><span class="comment">/* Bits 0-15: Non-periodic TxFIFO space available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HNPTXSTS_NPTXFSAV_MASK    (0xffff &lt;&lt; OTGHS_HNPTXSTS_NPTXFSAV_SHIFT)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXSTS_NPTXFSAV_FULL  (0 &lt;&lt; OTGHS_HNPTXSTS_NPTXFSAV_SHIFT)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HNPTXSTS_NPTQXSAV_SHIFT   (16)      </span><span class="comment">/* Bits 16-23: Non-periodic transmit request queue space available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HNPTXSTS_NPTQXSAV_MASK    (0xff &lt;&lt; OTGHS_HNPTXSTS_NPTQXSAV_SHIFT)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXSTS_NPTQXSAV_FULL  (0 &lt;&lt; OTGHS_HNPTXSTS_NPTQXSAV_SHIFT)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HNPTXSTS_NPTXQTOP_SHIFT   (24)      </span><span class="comment">/* Bits 24-30: Top of the non-periodic transmit request queue */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HNPTXSTS_NPTXQTOP_MASK    (0x7f &lt;&lt; OTGHS_HNPTXSTS_NPTXQTOP_SHIFT)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXSTS_TERMINATE      (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Terminate (last entry for selected channel/endpoint) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXSTS_TYPE_SHIFT     (25)      </span><span class="comment">/* Bits 25-26: Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXSTS_TYPE_MASK      (3 &lt;&lt; OTGHS_HNPTXSTS_TYPE_SHIFT)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define OTGHS_HNPTXSTS_TYPE_INOUT   (0 &lt;&lt; OTGHS_HNPTXSTS_TYPE_SHIFT) </span><span class="comment">/* IN/OUT token */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define OTGHS_HNPTXSTS_TYPE_ZLP     (1 &lt;&lt; OTGHS_HNPTXSTS_TYPE_SHIFT) </span><span class="comment">/* Zero-length transmit packet (device IN/host OUT) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define OTGHS_HNPTXSTS_TYPE_HALT    (3 &lt;&lt; OTGHS_HNPTXSTS_TYPE_SHIFT) </span><span class="comment">/* Channel halt command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXSTS_CHNUM_SHIFT    (27)      </span><span class="comment">/* Bits 27-30: Channel number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXSTS_CHNUM_MASK     (15 &lt;&lt; OTGHS_HNPTXSTS_CHNUM_SHIFT)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXSTS_EPNUM_SHIFT    (27)      </span><span class="comment">/* Bits 27-30: Endpoint number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HNPTXSTS_EPNUM_MASK     (15 &lt;&lt; OTGHS_HNPTXSTS_EPNUM_SHIFT)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 31 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/* General core configuration register */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                                  <span class="comment">/* Bits 15:0 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define OTGHS_GCCFG_PWRDWN              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Power down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 17 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define OTGHS_GCCFG_VBUSASEN            (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Enable the VBUS sensing A device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GCCFG_VBUSBSEN            (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Enable the VBUS sensing B device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GCCFG_SOFOUTEN            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: SOF output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_GCCFG_NOVBUSSENS          (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: VBUS sensing disable option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 31:22 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* Core ID register  (32-bit product ID) */</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/* Host periodic transmit FIFO size register */</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define OTGHS_HPTXFSIZ_PTXSA_SHIFT      (0)       </span><span class="comment">/* Bits 0-15: Host periodic TxFIFO start address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPTXFSIZ_PTXSA_MASK       (0xffff &lt;&lt; OTGHS_HPTXFSIZ_PTXSA_SHIFT)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPTXFSIZ_PTXFD_SHIFT      (16)      </span><span class="comment">/* Bits 16-31: Host periodic TxFIFO depth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPTXFSIZ_PTXFD_MASK       (0xffff &lt;&lt; OTGHS_HPTXFSIZ_PTXFD_SHIFT)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* Device IN endpoint transmit FIFOn size register */</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define OTGHS_DIEPTXF_INEPTXSA_SHIFT    (0)       </span><span class="comment">/* Bits 0-15: IN endpoint FIFOx transmit RAM start address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTXF_INEPTXSA_MASK     (0xffff &lt;&lt; OTGHS_DIEPTXF_INEPTXSA_SHIFT)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTXF_INEPTXFD_SHIFT    (16)       </span><span class="comment">/* Bits 16-31: IN endpoint TxFIFO depth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTXF_INEPTXFD_MASK     (0xffff &lt;&lt; OTGHS_DIEPTXF_INEPTXFD_SHIFT)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPTXF_INEPTXFD_MIN    (16 &lt;&lt; OTGHS_DIEPTXF_INEPTXFD_MASK)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/* Host-mode control and status registers */</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/* Host configuration register */</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define OTGHS_HCFG_FSLSPCS_SHIFT        (0)       </span><span class="comment">/* Bits 0-1: FS/LS PHY clock select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCFG_FSLSPCS_MASK         (3 &lt;&lt; OTGHS_HCFG_FSLSPCS_SHIFT)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCFG_FSLSPCS_FS48MHz    (1 &lt;&lt; OTGHS_HCFG_FSLSPCS_SHIFT) </span><span class="comment">/* FS host mode, PHY clock is running at 48 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCFG_FSLSPCS_LS48MHz    (1 &lt;&lt; OTGHS_HCFG_FSLSPCS_SHIFT) </span><span class="comment">/* LS host mode,  Select 48 MHz PHY clock frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCFG_FSLSPCS_LS6MHz     (2 &lt;&lt; OTGHS_HCFG_FSLSPCS_SHIFT) </span><span class="comment">/* LS host mode, Select 6 MHz PHY clock frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCFG_FSLSS                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: FS- and LS-only support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 31:3 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/* Host frame interval register */</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define OTGHS_HFIR_MASK                 (0xffff)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/* Host frame number/frame time remaining register */</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define OTGHS_HFNUM_FRNUM_SHIFT         (0)       </span><span class="comment">/* Bits 0-15: Frame number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HFNUM_FRNUM_MASK          (0xffff &lt;&lt; OTGHS_HFNUM_FRNUM_SHIFT)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HFNUM_FTREM_SHIFT         (16)      </span><span class="comment">/* Bits 16-31: Frame time remaining */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HFNUM_FTREM_MASK          (0xffff &lt;&lt; OTGHS_HFNUM_FTREM_SHIFT)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/* Host periodic transmit FIFO/queue status register */</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define OTGHS_HPTXSTS_PTXFSAVL_SHIFT    (0)       </span><span class="comment">/* Bits 0-15: Periodic transmit data FIFO space available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPTXSTS_PTXFSAVL_MASK     (0xffff &lt;&lt; OTGHS_HPTXSTS_PTXFSAVL_SHIFT)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_PTXFSAVL_FULL   (0 &lt;&lt; OTGHS_HPTXSTS_PTXFSAVL_SHIFT)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPTXSTS_PTXQSAV_SHIFT     (16)      </span><span class="comment">/* Bits 16-23: Periodic transmit request queue space available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPTXSTS_PTXQSAV_MASK      (0xff &lt;&lt; OTGHS_HPTXSTS_PTXQSAV_SHIFT)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_PTXQSAV_FULL    (0 &lt;&lt; OTGHS_HPTXSTS_PTXQSAV_SHIFT)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPTXSTS_PTXQTOP_SHIFT     (24)      </span><span class="comment">/* Bits 24-31: Top of the periodic transmit request queue */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPTXSTS_PTXQTOP_MASK      (0x7f &lt;&lt; OTGHS_HPTXSTS_PTXQTOP_SHIFT)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_TERMINATE       (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Terminate (last entry for selected channel/endpoint) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_TYPE_SHIFT      (25)      </span><span class="comment">/* Bits 25-26: Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_TYPE_MASK       (3 &lt;&lt; OTGHS_HPTXSTS_TYPE_SHIFT)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define OTGHS_HPTXSTS_TYPE_INOUT    (0 &lt;&lt; OTGHS_HPTXSTS_TYPE_SHIFT) </span><span class="comment">/* IN/OUT token */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define OTGHS_HPTXSTS_TYPE_ZLP      (1 &lt;&lt; OTGHS_HPTXSTS_TYPE_SHIFT) </span><span class="comment">/* Zero-length transmit packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define OTGHS_HPTXSTS_TYPE_HALT     (3 &lt;&lt; OTGHS_HPTXSTS_TYPE_SHIFT) </span><span class="comment">/* Disable channel command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_EPNUM_SHIFT     (27)      </span><span class="comment">/* Bits 27-30: Endpoint number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_EPNUM_MASK      (15 &lt;&lt; OTGHS_HPTXSTS_EPNUM_SHIFT)</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_CHNUM_SHIFT     (27)      </span><span class="comment">/* Bits 27-30: Channel number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_CHNUM_MASK      (15 &lt;&lt; OTGHS_HPTXSTS_CHNUM_SHIFT)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPTXSTS_ODD             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 31: Send in odd (vs even) frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">/* Host all channels interrupt and all channels interrupt mask registers */</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define OTGHS_HAINT(n)                  (1 &lt;&lt; (n)) </span><span class="comment">/* Bits 15:0 HAINTM: Channel interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/* Host port control and status register */</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define OTGHS_HPRT_PCSTS                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Port connect status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PCDET                (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Port connect detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PENA                 (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Port enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PENCHNG              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Port enable/disable change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_POCA                 (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Port overcurrent active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_POCCHNG              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Port overcurrent change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PRES                 (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Port resume */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PSUSP                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Port suspend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PRST                 (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Port reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 9:  Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define OTGHS_HPRT_PLSTS_SHIFT          (10)      </span><span class="comment">/* Bits 10-11: Port line status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PLSTS_MASK           (3 &lt;&lt; OTGHS_HPRT_PLSTS_SHIFT)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PLSTS_DP           (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Logic level of OTG_FS_FS_DP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PLSTS_DM           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Logic level of OTG_FS_FS_DM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PPWR                 (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Port power */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PTCTL_SHIFT          (13)      </span><span class="comment">/* Bits 13-16: Port test control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PTCTL_MASK           (15 &lt;&lt; OTGHS_HPRT_PTCTL_SHIFT)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PTCTL_DISABLED     (0 &lt;&lt; OTGHS_HPRT_PTCTL_SHIFT) </span><span class="comment">/* Test mode disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PTCTL_J            (1 &lt;&lt; OTGHS_HPRT_PTCTL_SHIFT) </span><span class="comment">/* Test_J mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PTCTL_L            (2 &lt;&lt; OTGHS_HPRT_PTCTL_SHIFT) </span><span class="comment">/* Test_K mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PTCTL_SE0_NAK      (3 &lt;&lt; OTGHS_HPRT_PTCTL_SHIFT) </span><span class="comment">/* Test_SE0_NAK mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PTCTL_PACKET       (4 &lt;&lt; OTGHS_HPRT_PTCTL_SHIFT) </span><span class="comment">/* Test_Packet mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PTCTL_FORCE        (5 &lt;&lt; OTGHS_HPRT_PTCTL_SHIFT) </span><span class="comment">/* Test_Force_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PSPD_SHIFT           (17)      </span><span class="comment">/* Bits 17-18: Port speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HPRT_PSPD_MASK            (3 &lt;&lt; OTGHS_HPRT_PSPD_SHIFT)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PSPD_FS            (1 &lt;&lt; OTGHS_HPRT_PSPD_SHIFT) </span><span class="comment">/* Full speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HPRT_PSPD_LS            (2 &lt;&lt; OTGHS_HPRT_PSPD_SHIFT) </span><span class="comment">/* Low speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 19-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/* Host channel-n characteristics register */</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define OTGHS_HCCHAR_MPSIZ_SHIFT        (0)       </span><span class="comment">/* Bits 0-10: Maximum packet size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_MPSIZ_MASK         (0x7ff &lt;&lt; OTGHS_HCCHAR_MPSIZ_SHIFT)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_EPNUM_SHIFT        (11)      </span><span class="comment">/* Bits 11-14: Endpoint number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_EPNUM_MASK         (15 &lt;&lt; OTGHS_HCCHAR_EPNUM_SHIFT)</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_EPDIR              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Endpoint direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCCHAR_EPDIR_OUT        (0)</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCCHAR_EPDIR_IN         OTGHS_HCCHAR_EPDIR</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 16 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define OTGHS_HCCHAR_LSDEV              (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Low-speed device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_EPTYP_SHIFT        (18)      </span><span class="comment">/* Bits 18-19: Endpoint type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_EPTYP_MASK         (3 &lt;&lt; OTGHS_HCCHAR_EPTYP_SHIFT)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCCHAR_EPTYP_CTRL       (0 &lt;&lt; OTGHS_HCCHAR_EPTYP_SHIFT) </span><span class="comment">/* Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCCHAR_EPTYP_ISOC       (1 &lt;&lt; OTGHS_HCCHAR_EPTYP_SHIFT) </span><span class="comment">/* Isochronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCCHAR_EPTYP_BULK       (2 &lt;&lt; OTGHS_HCCHAR_EPTYP_SHIFT) </span><span class="comment">/* Bulk */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCCHAR_EPTYP_INTR       (3 &lt;&lt; OTGHS_HCCHAR_EPTYP_SHIFT) </span><span class="comment">/* Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_MCNT_SHIFT         (20)      </span><span class="comment">/* Bits 20-21: Multicount */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_MCNT_MASK          (3 &lt;&lt; OTGHS_HCCHAR_MCNT_SHIFT)</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_DAD_SHIFT          (22)      </span><span class="comment">/* Bits 22-28: Device address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_DAD_MASK           (0x7f &lt;&lt; OTGHS_HCCHAR_DAD_SHIFT)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_ODDFRM             (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Odd frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_CHDIS              (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Channel disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCCHAR_CHENA              (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Channel enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/* Host channel-n interrupt and Host channel-0 interrupt mask registers */</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define OTGHS_HCINT_XFRC                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Transfer completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCINT_CHH                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Channel halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 2:  Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define OTGHS_HCINT_STALL               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  STALL response received interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCINT_NAK                 (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  NAK response received interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCINT_ACK                 (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  ACK response received/transmitted interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCINT_NYET                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Response received interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCINT_TXERR               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Transaction error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCINT_BBERR               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Babble error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCINT_FRMOR               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Frame overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCINT_DTERR               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Data toggle error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 11-31 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/* Host channel-n interrupt register */</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define OTGHS_HCTSIZ_XFRSIZ_SHIFT       (0)       </span><span class="comment">/* Bits 0-18: Transfer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCTSIZ_XFRSIZ_MASK        (0x7ffff &lt;&lt; OTGHS_HCTSIZ_XFRSIZ_SHIFT)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCTSIZ_PKTCNT_SHIFT       (19)      </span><span class="comment">/* Bits 19-28: Packet count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCTSIZ_PKTCNT_MASK        (0x3ff &lt;&lt; OTGHS_HCTSIZ_PKTCNT_SHIFT)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCTSIZ_DPID_SHIFT         (29)      </span><span class="comment">/* Bits 29-30: Data PID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_HCTSIZ_DPID_MASK          (3 &lt;&lt; OTGHS_HCTSIZ_DPID_SHIFT)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCTSIZ_DPID_DATA0       (0 &lt;&lt; OTGHS_HCTSIZ_DPID_SHIFT)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCTSIZ_DPID_DATA2       (1 &lt;&lt; OTGHS_HCTSIZ_DPID_SHIFT)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCTSIZ_DPID_DATA1       (2 &lt;&lt; OTGHS_HCTSIZ_DPID_SHIFT)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCTSIZ_DPID_MDATA       (3 &lt;&lt; OTGHS_HCTSIZ_DPID_SHIFT) </span><span class="comment">/* Non-control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_HCTSIZ_PID_SETUP        (3 &lt;&lt; OTGHS_HCTSIZ_DPID_SHIFT) </span><span class="comment">/* Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 31 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/* Device-mode control and status registers */</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/* Device configuration register */</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define OTGHS_DCFG_DSPD_SHIFT           (0)       </span><span class="comment">/* Bits 0-1: Device speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCFG_DSPD_MASK            (3 &lt;&lt; OTGHS_DCFG_DSPD_SHIFT)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCFG_DSPD_FS            (3 &lt;&lt; OTGHS_DCFG_DSPD_SHIFT) </span><span class="comment">/* Full speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCFG_NZLSOHSK             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Non-zero-length status OUT handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 3:  Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define OTGHS_DCFG_DAD_SHIFT            (4)       </span><span class="comment">/* Bits 4-10: Device address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCFG_DAD_MASK             (0x7f &lt;&lt; OTGHS_DCFG_DAD_SHIFT)</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCFG_PFIVL_SHIFT          (11)      </span><span class="comment">/* Bits 11-12: Periodic frame interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCFG_PFIVL_MASK           (3 &lt;&lt; OTGHS_DCFG_PFIVL_SHIFT)</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCFG_PFIVL_80PCT        (0 &lt;&lt; OTGHS_DCFG_PFIVL_SHIFT) </span><span class="comment">/* 80% of the frame interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCFG_PFIVL_85PCT        (1 &lt;&lt; OTGHS_DCFG_PFIVL_SHIFT) </span><span class="comment">/* 85% of the frame interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCFG_PFIVL_90PCT        (2 &lt;&lt; OTGHS_DCFG_PFIVL_SHIFT) </span><span class="comment">/* 90% of the frame interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCFG_PFIVL_95PCT        (3 &lt;&lt; OTGHS_DCFG_PFIVL_SHIFT) </span><span class="comment">/* 95% of the frame interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 13-31 Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">/* Device control register */</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define OTGHS_TESTMODE_DISABLED         (0) </span><span class="comment">/* Test mode disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_TESTMODE_J                (1) </span><span class="comment">/* Test_J mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_TESTMODE_K                (2) </span><span class="comment">/* Test_K mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_TESTMODE_SE0_NAK          (3) </span><span class="comment">/* Test_SE0_NAK mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_TESTMODE_PACKET           (4) </span><span class="comment">/* Test_Packet mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_TESTMODE_FORCE            (5) </span><span class="comment">/* Test_Force_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define OTGHS_DCTL_RWUSIG               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Remote wakeup signaling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_SDIS                 (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Soft disconnect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_GINSTS               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Global IN NAK status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_GONSTS               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Global OUT NAK status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_TCTL_SHIFT           (4)       </span><span class="comment">/* Bits 4-6: Test control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_TCTL_MASK            (7 &lt;&lt; OTGHS_DCTL_TCTL_SHIFT)</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCTL_TCTL_DISABLED      (0 &lt;&lt; OTGHS_DCTL_TCTL_SHIFT) </span><span class="comment">/* Test mode disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCTL_TCTL_J             (1 &lt;&lt; OTGHS_DCTL_TCTL_SHIFT) </span><span class="comment">/* Test_J mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCTL_TCTL_K             (2 &lt;&lt; OTGHS_DCTL_TCTL_SHIFT) </span><span class="comment">/* Test_K mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCTL_TCTL_SE0_NAK       (3 &lt;&lt; OTGHS_DCTL_TCTL_SHIFT) </span><span class="comment">/* Test_SE0_NAK mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCTL_TCTL_PACKET        (4 &lt;&lt; OTGHS_DCTL_TCTL_SHIFT) </span><span class="comment">/* Test_Packet mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DCTL_TCTL_FORCE         (5 &lt;&lt; OTGHS_DCTL_TCTL_SHIFT) </span><span class="comment">/* Test_Force_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_SGINAK               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Set global IN NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_CGINAK               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Clear global IN NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_SGONAK               (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Set global OUT NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_CGONAK               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Clear global OUT NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DCTL_POPRGDNE             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Power-on programming done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 12-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">/* Device status register */</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define OTGHS_DSTS_SUSPSTS              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Suspend status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DSTS_ENUMSPD_SHIFT        (1)       </span><span class="comment">/* Bits 1-2: Enumerated speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DSTS_ENUMSPD_MASK         (3 &lt;&lt; OTGHS_DSTS_ENUMSPD_SHIFT)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DSTS_ENUMSPD_FS         (3 &lt;&lt; OTGHS_DSTS_ENUMSPD_MASK) </span><span class="comment">/* Full speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 4-7: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define OTGHS_DSTS_EERR                 (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Erratic error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DSTS_SOFFN_SHIFT          (8)       </span><span class="comment">/* Bits 8-21: Frame number of the received SOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DSTS_SOFFN_MASK           (0x3fff &lt;&lt; OTGHS_DSTS_SOFFN_SHIFT)</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DSTS_SOFFN0               (1 &lt;&lt; 8)  </span><span class="comment">/* Bits 8: Frame number even/odd bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DSTS_SOFFN_EVEN           0</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DSTS_SOFFN_ODD            OTGHS_DSTS_SOFFN0</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 22-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/* Device IN endpoint common interrupt mask register */</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define OTGHS_DIEPMSK_XFRCM             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Transfer completed interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPMSK_EPDM              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Endpoint disabled interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 2:  Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define OTGHS_DIEPMSK_TOM               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Timeout condition mask (Non-isochronous endpoints) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPMSK_ITTXFEMSK         (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: IN token received when TxFIFO empty mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPMSK_INEPNMM           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: IN token received with EP mismatch mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPMSK_INEPNEM           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: IN endpoint NAK effective mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 7-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/* Device OUT endpoint common interrupt mask register */</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define OTGHS_DOEPMSK_XFRCM             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Transfer completed interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPMSK_EPDM              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Endpoint disabled interrupt mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 2:  Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define OTGHS_DOEPMSK_STUPM             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: SETUP phase done mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPMSK_OTEPDM            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: OUT token received when endpoint disabled mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 5-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">/* Device all endpoints interrupt and All endpoints interrupt mask registers */</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define OTGHS_DAINT_IEP_SHIFT           (0)      </span><span class="comment">/* Bits 0-15: IN endpoint interrupt bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DAINT_IEP_MASK            (0xffff &lt;&lt; OTGHS_DAINT_IEP_SHIFT)</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DAINT_IEP(n)            (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DAINT_OEP_SHIFT           (16)      </span><span class="comment">/* Bits 16-31: OUT endpoint interrupt bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DAINT_OEP_MASK            (0xffff &lt;&lt; OTGHS_DAINT_OEP_SHIFT)</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DAINT_OEP(n)            (1 &lt;&lt; ((n)+16))</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/* Device VBUS discharge time register */</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define OTGHS_DVBUSDIS_MASK             (0xffff)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/* Device VBUS pulsing time register */</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define OTGHS_DVBUSPULSE_MASK           (0xfff)</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* Device IN endpoint FIFO empty interrupt mask register */</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define OTGHS_DIEPEMPMSK(n)             (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/* Device control IN endpoint 0 control register */</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define OTGHS_DIEPCTL0_MPSIZ_SHIFT      (0)       </span><span class="comment">/* Bits 0-1: Maximum packet size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL0_MPSIZ_MASK       (3 &lt;&lt; OTGHS_DIEPCTL0_MPSIZ_SHIFT)</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL0_MPSIZ_64       (0 &lt;&lt; OTGHS_DIEPCTL0_MPSIZ_SHIFT) </span><span class="comment">/* 64 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL0_MPSIZ_32       (1 &lt;&lt; OTGHS_DIEPCTL0_MPSIZ_SHIFT) </span><span class="comment">/* 32 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL0_MPSIZ_16       (2 &lt;&lt; OTGHS_DIEPCTL0_MPSIZ_SHIFT) </span><span class="comment">/* 16 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL0_MPSIZ_8        (3 &lt;&lt; OTGHS_DIEPCTL0_MPSIZ_SHIFT) </span><span class="comment">/* 8 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 2-14: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define OTGHS_DIEPCTL0_USBAEP           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: USB active endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 16: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define OTGHS_DIEPCTL0_NAKSTS           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: NAK status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL0_EPTYP_SHIFT      (18)      </span><span class="comment">/* Bits 18-19: Endpoint type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL0_EPTYP_MASK       (3 &lt;&lt; OTGHS_DIEPCTL0_EPTYP_SHIFT)</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL0_EPTYP_CTRL     (0 &lt;&lt; OTGHS_DIEPCTL0_EPTYP_SHIFT) </span><span class="comment">/* Control (hard-coded) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 20: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define OTGHS_DIEPCTL0_STALL            (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: STALL handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL0_TXFNUM_SHIFT     (22)      </span><span class="comment">/* Bits 22-25: TxFIFO number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL0_TXFNUM_MASK      (15 &lt;&lt; OTGHS_DIEPCTL0_TXFNUM_SHIFT)</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL0_CNAK             (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Clear NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL0_SNAK             (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Set NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 28-29: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define OTGHS_DIEPCTL0_EPDIS            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Endpoint disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL0_EPENA            (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Endpoint enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">/* Device control IN endpoint n control register */</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define OTGHS_DIEPCTL_MPSIZ_SHIFT       (0)       </span><span class="comment">/* Bits 0-10: Maximum packet size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_MPSIZ_MASK        (0x7ff &lt;&lt; OTGHS_DIEPCTL_MPSIZ_SHIFT)</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 11-14: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define OTGHS_DIEPCTL_USBAEP            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: USB active endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_EONUM             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Even/odd frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL_EVEN            (0)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL_ODD             OTGHS_DIEPCTL_EONUM</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL_DATA0           (0)</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL_DATA1           OTGHS_DIEPCTL_EONUM</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_NAKSTS            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: NAK status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_EPTYP_SHIFT       (18)      </span><span class="comment">/* Bits 18-19: Endpoint type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_EPTYP_MASK        (3 &lt;&lt; OTGHS_DIEPCTL_EPTYP_SHIFT)</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL_EPTYP_CTRL      (0 &lt;&lt; OTGHS_DIEPCTL_EPTYP_SHIFT) </span><span class="comment">/* Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL_EPTYP_ISOC      (1 &lt;&lt; OTGHS_DIEPCTL_EPTYP_SHIFT) </span><span class="comment">/* Isochronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL_EPTYP_BULK      (2 &lt;&lt; OTGHS_DIEPCTL_EPTYP_SHIFT) </span><span class="comment">/* Bulk */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DIEPCTL_EPTYP_INTR      (3 &lt;&lt; OTGHS_DIEPCTL_EPTYP_SHIFT) </span><span class="comment">/* Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 20: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define OTGHS_DIEPCTL_STALL             (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: STALL handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_TXFNUM_SHIFT      (22)      </span><span class="comment">/* Bits 22-25: TxFIFO number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_TXFNUM_MASK       (15 &lt;&lt; OTGHS_DIEPCTL_TXFNUM_SHIFT)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_CNAK              (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Clear NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_SNAK              (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Set NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_SD0PID            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Set DATA0 PID (interrupt/bulk) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_SEVNFRM           (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Set even frame (isochronous)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_SODDFRM           (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Set odd frame (isochronous) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_EPDIS             (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Endpoint disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPCTL_EPENA             (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Endpoint enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/* Device endpoint-n interrupt register */</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define OTGHS_DIEPINT_XFRC              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Transfer completed interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPINT_EPDISD            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Endpoint disabled interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 2:  Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define OTGHS_DIEPINT_TOC               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Timeout condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPINT_ITTXFE            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  IN token received when TxFIFO is empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 5:  Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define OTGHS_DIEPINT_INEPNE            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  IN endpoint NAK effective */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPINT_TXFE              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Transmit FIFO empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 8-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/* Device IN endpoint 0 transfer size register */</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define OTGHS_DIEPTSIZ0_XFRSIZ_SHIFT    (0)       </span><span class="comment">/* Bits 0-6: Transfer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTSIZ0_XFRSIZ_MASK     (0x7f &lt;&lt; OTGHS_DIEPTSIZ0_XFRSIZ_SHIFT)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 7-18: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define OTGHS_DIEPTSIZ0_PKTCNT_SHIFT    (19)      </span><span class="comment">/* Bits 19-20: Packet count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTSIZ0_PKTCNT_MASK     (3 &lt;&lt; OTGHS_DIEPTSIZ0_PKTCNT_SHIFT)</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 21-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/* Device IN endpoint n transfer size register */</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define OTGHS_DIEPTSIZ_XFRSIZ_SHIFT     (0)       </span><span class="comment">/* Bits 0-18: Transfer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTSIZ_XFRSIZ_MASK      (0x7ffff &lt;&lt; OTGHS_DIEPTSIZ_XFRSIZ_SHIFT)</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTSIZ_PKTCNT_SHIFT     (19)      </span><span class="comment">/* Bit 19-28: Packet count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTSIZ_PKTCNT_MASK      (0x3ff &lt;&lt; OTGHS_DIEPTSIZ_PKTCNT_SHIFT)</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTSIZ_MCNT_SHIFT       (29)      </span><span class="comment">/* Bits 29-30: Multi count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DIEPTSIZ_MCNT_MASK        (3 &lt;&lt; OTGHS_DIEPTSIZ_MCNT_SHIFT)</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">/* Device OUT endpoint TxFIFO status register */</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define OTGHS_DTXFSTS_MASK              (0xffff)</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/* Device OUT endpoint 0 control register */</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define OTGHS_DOEPCTL0_MPSIZ_SHIFT      (0)       </span><span class="comment">/* Bits 0-1: Maximum packet size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL0_MPSIZ_MASK       (3 &lt;&lt; OTGHS_DOEPCTL0_MPSIZ_SHIFT)</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL0_MPSIZ_64       (0 &lt;&lt; OTGHS_DOEPCTL0_MPSIZ_SHIFT) </span><span class="comment">/* 64 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL0_MPSIZ_32       (1 &lt;&lt; OTGHS_DOEPCTL0_MPSIZ_SHIFT) </span><span class="comment">/* 32 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL0_MPSIZ_16       (2 &lt;&lt; OTGHS_DOEPCTL0_MPSIZ_SHIFT) </span><span class="comment">/* 16 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL0_MPSIZ_8        (3 &lt;&lt; OTGHS_DOEPCTL0_MPSIZ_SHIFT) </span><span class="comment">/* 8 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 2-14: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define OTGHS_DOEPCTL0_USBAEP           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: USB active endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 16: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define OTGHS_DOEPCTL0_NAKSTS           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: NAK status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL0_EPTYP_SHIFT      (18)      </span><span class="comment">/* Bits 18-19: Endpoint type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL0_EPTYP_MASK       (3 &lt;&lt; OTGHS_DOEPCTL0_EPTYP_SHIFT)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL0_EPTYP_CTRL     (0 &lt;&lt; OTGHS_DOEPCTL0_EPTYP_SHIFT) </span><span class="comment">/* Control (hard-coded) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL0_SNPM             (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Snoop mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL0_STALL            (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: STALL handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 22-25: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define OTGHS_DOEPCTL0_CNAK             (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Clear NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL0_SNAK             (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Set NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 28-29: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define OTGHS_DOEPCTL0_EPDIS            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Endpoint disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL0_EPENA            (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Endpoint enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">/* Device OUT endpoint n control register */</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define OTGHS_DOEPCTL_MPSIZ_SHIFT       (0)       </span><span class="comment">/* Bits 0-10: Maximum packet size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_MPSIZ_MASK        (0x7ff &lt;&lt; OTGHS_DOEPCTL_MPSIZ_SHIFT)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 11-14: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define OTGHS_DOEPCTL_USBAEP            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: USB active endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_DPID              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Endpoint data PID (interrupt/buld) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL_DATA0           (0)</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL_DATA1           OTGHS_DOEPCTL_DPID</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_EONUM             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Even/odd frame (isochronous) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL_EVEN            (0)</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL_ODD             OTGHS_DOEPCTL_EONUM</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_NAKSTS            (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: NAK status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_EPTYP_SHIFT       (18)      </span><span class="comment">/* Bits 18-19: Endpoint type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_EPTYP_MASK        (3 &lt;&lt; OTGHS_DOEPCTL_EPTYP_SHIFT)</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL_EPTYP_CTRL      (0 &lt;&lt; OTGHS_DOEPCTL_EPTYP_SHIFT) </span><span class="comment">/* Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL_EPTYP_ISOC      (1 &lt;&lt; OTGHS_DOEPCTL_EPTYP_SHIFT) </span><span class="comment">/* Isochronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL_EPTYP_BULK      (2 &lt;&lt; OTGHS_DOEPCTL_EPTYP_SHIFT) </span><span class="comment">/* Bulk */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPCTL_EPTYP_INTR      (3 &lt;&lt; OTGHS_DOEPCTL_EPTYP_SHIFT) </span><span class="comment">/* Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_SNPM              (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Snoop mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_STALL             (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: STALL handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 22-25: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define OTGHS_DOEPCTL_CNAK              (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Clear NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_SNAK              (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Set NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_SD0PID            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Set DATA0 PID (interrupt/bulk) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_SEVNFRM           (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Set even frame (isochronous) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_SD1PID            (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Set DATA1 PID (interrupt/bulk) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_SODDFRM           (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Set odd frame (isochronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_EPDIS             (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Endpoint disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPCTL_EPENA             (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Endpoint enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">/* Device endpoint-n interrupt register */</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define OTGHS_DOEPINT_XFRC              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Transfer completed interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPINT_EPDISD            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Endpoint disabled interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 2: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define OTGHS_DOEPINT_SETUP             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: SETUP phase done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPINT_OTEPDIS           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: OUT token received when endpoint disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 5: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define OTGHS_DOEPINT_B2BSTUP           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Back-to-back SETUP packets received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 7-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">/* Device OUT endpoint-0 transfer size register */</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define OTGHS_DOEPTSIZ0_XFRSIZ_SHIFT    (0)       </span><span class="comment">/* Bits 0-6: Transfer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPTSIZ0_XFRSIZ_MASK     (0x7f &lt;&lt; OTGHS_DOEPTSIZ0_XFRSIZ_SHIFT)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 7-18: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define OTGHS_DOEPTSIZ0_PKTCNT          (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19 PKTCNT: Packet count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 20-28: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define OTGHS_DOEPTSIZ0_STUPCNT_SHIFT   (29)      </span><span class="comment">/* Bits 29-30: SETUP packet count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPTSIZ0_STUPCNT_MASK    (3 &lt;&lt; OTGHS_DOEPTSIZ0_STUPCNT_SHIFT)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">/* Device OUT endpoint-n transfer size register */</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define OTGHS_DOEPTSIZ_XFRSIZ_SHIFT     (0)       </span><span class="comment">/* Bits 0-18: Transfer size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPTSIZ_XFRSIZ_MASK      (0x7ffff &lt;&lt; OTGHS_DOEPTSIZ_XFRSIZ_SHIFT)</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPTSIZ_PKTCNT_SHIFT     (19)      </span><span class="comment">/* Bit 19-28: Packet count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPTSIZ_PKTCNT_MASK      (0x3ff &lt;&lt; OTGHS_DOEPTSIZ_PKTCNT_SHIFT)</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPTSIZ_STUPCNT_SHIFT    (29)      </span><span class="comment">/* Bits 29-30: SETUP packet count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPTSIZ_STUPCNT_MASK     (3 &lt;&lt; OTGHS_DOEPTSIZ_STUPCNT_SHIFT)</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPTSIZ_RXDPID_SHIFT     (29)      </span><span class="comment">/* Bits 29-30: Received data PID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_DOEPTSIZ_RXDPID_MASK      (3 &lt;&lt; OTGHS_DOEPTSIZ_RXDPID_SHIFT)</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPTSIZ_RXDPID_DATA0   (0 &lt;&lt; OTGHS_DOEPTSIZ_RXDPID_SHIFT)</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPTSIZ_RXDPID_DATA2   (1 &lt;&lt; OTGHS_DOEPTSIZ_RXDPID_SHIFT)</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPTSIZ_RXDPID_DATA1   (2 &lt;&lt; OTGHS_DOEPTSIZ_RXDPID_SHIFT)</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define OTGHS_DOEPTSIZ_RXDPID_MDATA   (3 &lt;&lt; OTGHS_DOEPTSIZ_RXDPID_SHIFT)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/* Power and clock gating control register */</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define OTGHS_PCGCCTL_STPPCLK           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Stop PHY clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OTGHS_PCGCCTL_GATEHCLK          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Gate HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 2-3: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define OTGHS_PCGCCTL_PHYSUSP           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: PHY Suspended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 5-31: Reserved, must be kept at reset value */</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_STM32_CHIP_STM32_OTGHS_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
