<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-prima2 › timer.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>timer.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * System timer for CSR SiRFprimaII</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under GPLv2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/clockchips.h&gt;</span>
<span class="cp">#include &lt;linux/clocksource.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;asm/sched_clock.h&gt;</span>
<span class="cp">#include &lt;asm/mach/time.h&gt;</span>

<span class="cp">#define SIRFSOC_TIMER_COUNTER_LO	0x0000</span>
<span class="cp">#define SIRFSOC_TIMER_COUNTER_HI	0x0004</span>
<span class="cp">#define SIRFSOC_TIMER_MATCH_0		0x0008</span>
<span class="cp">#define SIRFSOC_TIMER_MATCH_1		0x000C</span>
<span class="cp">#define SIRFSOC_TIMER_MATCH_2		0x0010</span>
<span class="cp">#define SIRFSOC_TIMER_MATCH_3		0x0014</span>
<span class="cp">#define SIRFSOC_TIMER_MATCH_4		0x0018</span>
<span class="cp">#define SIRFSOC_TIMER_MATCH_5		0x001C</span>
<span class="cp">#define SIRFSOC_TIMER_STATUS		0x0020</span>
<span class="cp">#define SIRFSOC_TIMER_INT_EN		0x0024</span>
<span class="cp">#define SIRFSOC_TIMER_WATCHDOG_EN	0x0028</span>
<span class="cp">#define SIRFSOC_TIMER_DIV		0x002C</span>
<span class="cp">#define SIRFSOC_TIMER_LATCH		0x0030</span>
<span class="cp">#define SIRFSOC_TIMER_LATCHED_LO	0x0034</span>
<span class="cp">#define SIRFSOC_TIMER_LATCHED_HI	0x0038</span>

<span class="cp">#define SIRFSOC_TIMER_WDT_INDEX		5</span>

<span class="cp">#define SIRFSOC_TIMER_LATCH_BIT	 BIT(0)</span>

<span class="cp">#define SIRFSOC_TIMER_REG_CNT 11</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">sirfsoc_timer_reg_list</span><span class="p">[</span><span class="n">SIRFSOC_TIMER_REG_CNT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SIRFSOC_TIMER_MATCH_0</span><span class="p">,</span> <span class="n">SIRFSOC_TIMER_MATCH_1</span><span class="p">,</span> <span class="n">SIRFSOC_TIMER_MATCH_2</span><span class="p">,</span>
	<span class="n">SIRFSOC_TIMER_MATCH_3</span><span class="p">,</span> <span class="n">SIRFSOC_TIMER_MATCH_4</span><span class="p">,</span> <span class="n">SIRFSOC_TIMER_MATCH_5</span><span class="p">,</span>
	<span class="n">SIRFSOC_TIMER_INT_EN</span><span class="p">,</span> <span class="n">SIRFSOC_TIMER_WATCHDOG_EN</span><span class="p">,</span> <span class="n">SIRFSOC_TIMER_DIV</span><span class="p">,</span>
	<span class="n">SIRFSOC_TIMER_LATCHED_LO</span><span class="p">,</span> <span class="n">SIRFSOC_TIMER_LATCHED_HI</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">sirfsoc_timer_reg_val</span><span class="p">[</span><span class="n">SIRFSOC_TIMER_REG_CNT</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sirfsoc_timer_base</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="n">sirfsoc_of_timer_map</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* timer0 interrupt handler */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sirfsoc_timer_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">ce</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)));</span>

	<span class="cm">/* clear timer0 interrupt */</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_STATUS</span><span class="p">);</span>

	<span class="n">ce</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">ce</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* read 64-bit timer counter */</span>
<span class="k">static</span> <span class="n">cycle_t</span> <span class="nf">sirfsoc_timer_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">clocksource</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">cycles</span><span class="p">;</span>

	<span class="cm">/* latch the 64-bit timer counter */</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">SIRFSOC_TIMER_LATCH_BIT</span><span class="p">,</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_LATCH</span><span class="p">);</span>
	<span class="n">cycles</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_LATCHED_HI</span><span class="p">);</span>
	<span class="n">cycles</span> <span class="o">=</span> <span class="p">(</span><span class="n">cycles</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">|</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_LATCHED_LO</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">cycles</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sirfsoc_timer_set_next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">delta</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">ce</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">now</span><span class="p">,</span> <span class="n">next</span><span class="p">;</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">SIRFSOC_TIMER_LATCH_BIT</span><span class="p">,</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_LATCH</span><span class="p">);</span>
	<span class="n">now</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_LATCHED_LO</span><span class="p">);</span>
	<span class="n">next</span> <span class="o">=</span> <span class="n">now</span> <span class="o">+</span> <span class="n">delta</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">next</span><span class="p">,</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_MATCH_0</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">SIRFSOC_TIMER_LATCH_BIT</span><span class="p">,</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_LATCH</span><span class="p">);</span>
	<span class="n">now</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_LATCHED_LO</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">next</span> <span class="o">-</span> <span class="n">now</span> <span class="o">&gt;</span> <span class="n">delta</span> <span class="o">?</span> <span class="o">-</span><span class="n">ETIME</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirfsoc_timer_set_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">ce</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_INT_EN</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span>:
		<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_ONESHOT</span>:
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_INT_EN</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_SHUTDOWN</span>:
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_INT_EN</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_UNUSED</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_RESUME</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirfsoc_clocksource_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">clocksource</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">SIRFSOC_TIMER_LATCH_BIT</span><span class="p">,</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_LATCH</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">SIRFSOC_TIMER_REG_CNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">sirfsoc_timer_reg_val</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">sirfsoc_timer_reg_list</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirfsoc_clocksource_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">clocksource</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">SIRFSOC_TIMER_REG_CNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_reg_val</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">sirfsoc_timer_reg_list</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_reg_val</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">2</span><span class="p">],</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_COUNTER_LO</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sirfsoc_timer_reg_val</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">],</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_COUNTER_HI</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">sirfsoc_clockevent</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sirfsoc_clockevent&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
	<span class="p">.</span><span class="n">features</span> <span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span> <span class="o">=</span> <span class="n">sirfsoc_timer_set_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_next_event</span> <span class="o">=</span> <span class="n">sirfsoc_timer_set_next_event</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clocksource</span> <span class="n">sirfsoc_clocksource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sirfsoc_clocksource&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CLOCKSOURCE_MASK</span><span class="p">(</span><span class="mi">64</span><span class="p">),</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLOCK_SOURCE_IS_CONTINUOUS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">sirfsoc_timer_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">sirfsoc_clocksource_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">sirfsoc_clocksource_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">sirfsoc_timer_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sirfsoc_timer0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_TIMER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">sirfsoc_timer_interrupt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sirfsoc_clockevent</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Overwrite weak default sched_clock with more precise one */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">notrace</span> <span class="nf">sirfsoc_read_sched_clock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">sirfsoc_timer_read</span><span class="p">(</span><span class="nb">NULL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">sirfsoc_clockevent_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clockevents_calc_mult_shift</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sirfsoc_clockevent</span><span class="p">,</span> <span class="n">CLOCK_TICK_RATE</span><span class="p">,</span> <span class="mi">60</span><span class="p">);</span>

	<span class="n">sirfsoc_clockevent</span><span class="p">.</span><span class="n">max_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="o">-</span><span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sirfsoc_clockevent</span><span class="p">);</span>
	<span class="n">sirfsoc_clockevent</span><span class="p">.</span><span class="n">min_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sirfsoc_clockevent</span><span class="p">);</span>

	<span class="n">sirfsoc_clockevent</span><span class="p">.</span><span class="n">cpumask</span> <span class="o">=</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sirfsoc_clockevent</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* initialize the kernel jiffy timer source */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">sirfsoc_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>

	<span class="cm">/* timer&#39;s input clock is io clock */</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="s">&quot;io&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">rate</span> <span class="o">&lt;</span> <span class="n">CLOCK_TICK_RATE</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">rate</span> <span class="o">%</span> <span class="n">CLOCK_TICK_RATE</span><span class="p">);</span>

	<span class="n">sirfsoc_of_timer_map</span><span class="p">();</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">rate</span> <span class="o">/</span> <span class="n">CLOCK_TICK_RATE</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_DIV</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_COUNTER_LO</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_COUNTER_HI</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">sirfsoc_timer_base</span> <span class="o">+</span> <span class="n">SIRFSOC_TIMER_STATUS</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">clocksource_register_hz</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sirfsoc_clocksource</span><span class="p">,</span> <span class="n">CLOCK_TICK_RATE</span><span class="p">));</span>

	<span class="n">setup_sched_clock</span><span class="p">(</span><span class="n">sirfsoc_read_sched_clock</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">CLOCK_TICK_RATE</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">setup_irq</span><span class="p">(</span><span class="n">sirfsoc_timer_irq</span><span class="p">.</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sirfsoc_timer_irq</span><span class="p">));</span>

	<span class="n">sirfsoc_clockevent_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">timer_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;sirf,prima2-tick&quot;</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">sirfsoc_of_timer_map</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">intspec</span><span class="p">;</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_matching_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">timer_ids</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">np</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;unable to find compatible timer node in dtb</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">sirfsoc_timer_base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sirfsoc_timer_base</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;unable to map timer cpu registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Get the interrupts property */</span>
	<span class="n">intspec</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;interrupts&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">intspec</span><span class="p">);</span>
	<span class="n">sirfsoc_timer_irq</span><span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">intspec</span><span class="p">);</span>

	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">sirfsoc_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">sirfsoc_timer_init</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
