
Verilog code library for VGA timing generator

Changelog

22 may 2019 - I inverted the meaning of signal BLANK and rename it to DE (data enable).
