Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar  2 11:08:44 2021
| Host         : DESKTOP-8V60PG5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 116 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.814     -374.468                    478                59236        0.052        0.000                      0                59236        0.264        0.000                       0                 21129  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_gen_75hz_module/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_75_clk_wiz_0                {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0              {0.000 20.000}       40.000          25.000          
sys_clk_pin                       {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout0              {0.000 5.000}        10.000          100.000         
    clk_core                      {0.000 10.000}       20.000          50.000          
    clkfb                         {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout1              {0.000 2.500}        5.000           200.000         
  soc_s7pll0_clkout2              {1.250 3.750}        5.000           200.000         
  soc_s7pll1_clkout               {0.000 2.500}        5.000           200.000         
  vns_pll_fb0                     {0.000 5.000}        10.000          100.000         
  vns_pll_fb1                     {0.000 5.000}        10.000          100.000         
tck_dmi                           {0.000 50.000}       100.000         10.000          
tck_dtmcs                         {0.000 50.000}       100.000         10.000          
tck_idcode                        {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_75hz_module/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_75_clk_wiz_0                      1.088        0.000                      0                  713        0.071        0.000                      0                  713        5.417        0.000                       0                   284  
  clkfbout_clk_wiz_0                                                                                                                                                               37.845        0.000                       0                     3  
sys_clk_pin                             8.906        0.000                      0                    1        0.265        0.000                      0                    1        3.000        0.000                       0                     3  
  soc_s7pll0_clkout0                   -0.026       -0.050                      2                 7882        0.053        0.000                      0                 7882        3.000        0.000                       0                  2912  
    clk_core                           -1.096     -174.698                    435                33602        0.052        0.000                      0                33602        8.750        0.000                       0                 17715  
    clkfb                                                                                                                                                                           8.751        0.000                       0                     2  
  soc_s7pll0_clkout1                                                                                                                                                                2.845        0.000                       0                    75  
  soc_s7pll0_clkout2                                                                                                                                                                2.845        0.000                       0                     4  
  soc_s7pll1_clkout                     2.856        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  vns_pll_fb0                                                                                                                                                                       8.751        0.000                       0                     2  
  vns_pll_fb1                                                                                                                                                                       8.751        0.000                       0                     2  
tck_dmi                                97.449        0.000                      0                   31        0.435        0.000                      0                   31       49.500        0.000                       0                    32  
tck_dtmcs                              97.961        0.000                      0                   81        0.154        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                             98.892        0.000                      0                    1        0.280        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_75_clk_wiz_0         -7.814      -62.061                      8                    8        4.079        0.000                      0                    8  
clk_75_clk_wiz_0    sys_clk_pin              -3.672       -3.672                      1                    1        2.590        0.000                      0                    1  
clk_core            sys_clk_pin               0.656        0.000                      0                    1        2.532        0.000                      0                    1  
clk_core            soc_s7pll0_clkout0        4.083        0.000                      0                  155        0.856        0.000                      0                  155  
clk_75_clk_wiz_0    clk_core                 -6.062     -133.987                     32                   32        3.805        0.000                      0                   32  
sys_clk_pin         clk_core                  4.708        0.000                      0                    1        2.012        0.000                      0                    1  
soc_s7pll0_clkout0  clk_core                  2.866        0.000                      0                   91        0.060        0.000                      0                   91  
tck_dtmcs           clk_core                 10.875        0.000                      0                    2        1.449        0.000                      0                    2  
clk_core            tck_dtmcs                11.595        0.000                      0                   32        1.319        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_core            clk_core                  2.399        0.000                      0                16530        0.756        0.000                      0                16530  
**async_default**   soc_s7pll0_clkout0  soc_s7pll0_clkout0        0.347        0.000                      0                  326        0.947        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_75hz_module/inst/clk_in1
  To Clock:  clk_gen_75hz_module/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_75hz_module/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_75hz_module/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_75_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 dtg_module/pixel_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg_module/horiz_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.861ns  (logic 0.766ns (6.458%)  route 11.095ns (93.542%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 10.408 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.809    -2.212    dtg_module/clk_75
    SLICE_X10Y163        FDRE                                         r  dtg_module/pixel_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_fdre_C_Q)         0.518    -1.694 r  dtg_module/pixel_column_reg[1]/Q
                         net (fo=726, routed)        10.662     8.968    dtg_module/Q[1]
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.124     9.092 f  dtg_module/horiz_sync_i_2/O
                         net (fo=1, routed)           0.433     9.525    dtg_module/horiz_sync_i_2_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I0_O)        0.124     9.649 r  dtg_module/horiz_sync_i_1/O
                         net (fo=1, routed)           0.000     9.649    dtg_module/horiz_sync_i_1_n_0
    SLICE_X15Y142        FDRE                                         r  dtg_module/horiz_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.507    10.408    dtg_module/clk_75
    SLICE_X15Y142        FDRE                                         r  dtg_module/horiz_sync_reg/C
                         clock pessimism              0.418    10.826    
                         clock uncertainty           -0.119    10.708    
    SLICE_X15Y142        FDRE (Setup_fdre_C_D)        0.029    10.737    dtg_module/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.258ns  (logic 3.546ns (31.496%)  route 7.712ns (68.504%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 10.498 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.884    -2.138    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y72         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.316 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.993     2.309    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X76Y178        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.462 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.006     3.468    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X74Y178        LUT5 (Prop_lut5_I0_O)        0.360     3.828 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.833     6.661    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X83Y149        LUT4 (Prop_lut4_I3_O)        0.331     6.992 r  rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_2/O
                         net (fo=1, routed)           1.092     8.084    rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_2_n_0
    SLICE_X89Y147        LUT5 (Prop_lut5_I4_O)        0.124     8.208 r  rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_3_comp/O
                         net (fo=1, routed)           0.788     8.996    rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I4_O)        0.124     9.120 r  rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.120    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.597    10.498    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.418    10.916    
                         clock uncertainty           -0.119    10.798    
    SLICE_X87Y147        FDRE (Setup_fdre_C_D)        0.031    10.829    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 2.826ns (25.412%)  route 8.295ns (74.588%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 10.585 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.884    -2.138    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y72         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.316 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.295     2.611    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X76Y178        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.735 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.817     3.553    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I2
    SLICE_X74Y178        LUT6 (Prop_lut6_I2_O)        0.124     3.677 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=46, routed)          2.422     6.099    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[1]
    SLICE_X76Y160        LUT5 (Prop_lut5_I1_O)        0.124     6.223 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           2.760     8.983    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X8Y159         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.683    10.585    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X8Y159         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.427    11.012    
                         clock uncertainty           -0.119    10.893    
    SLICE_X8Y159         FDCE (Setup_fdce_C_CE)      -0.169    10.724    rojobot31_0_module/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 2.826ns (25.412%)  route 8.295ns (74.588%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 10.585 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.884    -2.138    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y72         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.316 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.295     2.611    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X76Y178        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.735 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.817     3.553    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I2
    SLICE_X74Y178        LUT6 (Prop_lut6_I2_O)        0.124     3.677 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=46, routed)          2.422     6.099    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[1]
    SLICE_X76Y160        LUT5 (Prop_lut5_I1_O)        0.124     6.223 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           2.760     8.983    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X8Y159         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.683    10.585    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X8Y159         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.427    11.012    
                         clock uncertainty           -0.119    10.893    
    SLICE_X8Y159         FDCE (Setup_fdce_C_CE)      -0.169    10.724    rojobot31_0_module/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.876ns  (logic 3.326ns (30.580%)  route 7.550ns (69.420%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 10.622 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.884    -2.138    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y72         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.316 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.993     2.309    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X76Y178        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.462 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.006     3.468    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X74Y178        LUT5 (Prop_lut5_I0_O)        0.360     3.828 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.831     6.659    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X83Y149        LUT5 (Prop_lut5_I3_O)        0.359     7.018 r  rojobot31_0_module/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           1.720     8.738    rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[7]_0[0]
    SLICE_X78Y153        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.720    10.622    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X78Y153        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[3]/C
                         clock pessimism              0.498    11.120    
                         clock uncertainty           -0.119    11.001    
    SLICE_X78Y153        FDCE (Setup_fdce_C_CE)      -0.371    10.630    rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[3]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.876ns  (logic 3.326ns (30.580%)  route 7.550ns (69.420%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 10.622 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.884    -2.138    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y72         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.316 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.993     2.309    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X76Y178        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     2.462 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.006     3.468    rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X74Y178        LUT5 (Prop_lut5_I0_O)        0.360     3.828 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.831     6.659    rojobot31_0_module/inst/BOTCPU/port_id[2]
    SLICE_X83Y149        LUT5 (Prop_lut5_I3_O)        0.359     7.018 r  rojobot31_0_module/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           1.720     8.738    rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[7]_0[0]
    SLICE_X78Y153        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.720    10.622    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X78Y153        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[5]/C
                         clock pessimism              0.498    11.120    
                         clock uncertainty           -0.119    11.001    
    SLICE_X78Y153        FDCE (Setup_fdce_C_CE)      -0.371    10.630    rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[5]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.841ns  (logic 2.826ns (26.068%)  route 8.015ns (73.932%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 10.585 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.884    -2.138    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y72         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.316 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.295     2.611    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X76Y178        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.735 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.817     3.553    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I2
    SLICE_X74Y178        LUT6 (Prop_lut6_I2_O)        0.124     3.677 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=46, routed)          2.422     6.099    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[1]
    SLICE_X76Y160        LUT5 (Prop_lut5_I1_O)        0.124     6.223 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           2.480     8.703    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X9Y160         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.683    10.585    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y160         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.427    11.012    
                         clock uncertainty           -0.119    10.893    
    SLICE_X9Y160         FDCE (Setup_fdce_C_CE)      -0.205    10.688    rojobot31_0_module/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.841ns  (logic 2.826ns (26.068%)  route 8.015ns (73.932%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 10.585 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.884    -2.138    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y72         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.316 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.295     2.611    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X76Y178        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.735 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.817     3.553    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I2
    SLICE_X74Y178        LUT6 (Prop_lut6_I2_O)        0.124     3.677 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=46, routed)          2.422     6.099    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[1]
    SLICE_X76Y160        LUT5 (Prop_lut5_I1_O)        0.124     6.223 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           2.480     8.703    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X9Y160         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.683    10.585    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y160         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.427    11.012    
                         clock uncertainty           -0.119    10.893    
    SLICE_X9Y160         FDCE (Setup_fdce_C_CE)      -0.205    10.688    rojobot31_0_module/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.841ns  (logic 2.826ns (26.068%)  route 8.015ns (73.932%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 10.585 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.884    -2.138    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y72         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.316 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.295     2.611    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X76Y178        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.735 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.817     3.553    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I2
    SLICE_X74Y178        LUT6 (Prop_lut6_I2_O)        0.124     3.677 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=46, routed)          2.422     6.099    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[1]
    SLICE_X76Y160        LUT5 (Prop_lut5_I1_O)        0.124     6.223 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           2.480     8.703    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X9Y160         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.683    10.585    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y160         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.427    11.012    
                         clock uncertainty           -0.119    10.893    
    SLICE_X9Y160         FDCE (Setup_fdce_C_CE)      -0.205    10.688    rojobot31_0_module/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/MapX_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.841ns  (logic 2.826ns (26.068%)  route 8.015ns (73.932%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 10.585 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.884    -2.138    rojobot31_0_module/inst/BOTSIMPGM/clk_in
    RAMB18_X2Y72         RAMB18E1                                     r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.316 r  rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.295     2.611    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X76Y178        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     2.735 f  rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.817     3.553    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I2
    SLICE_X74Y178        LUT6 (Prop_lut6_I2_O)        0.124     3.677 f  rojobot31_0_module/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=46, routed)          2.422     6.099    rojobot31_0_module/inst/BOTCPU/kcpsm6_rom[1]
    SLICE_X76Y160        LUT5 (Prop_lut5_I1_O)        0.124     6.223 r  rojobot31_0_module/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           2.480     8.703    rojobot31_0_module/inst/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X9Y160         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    14.495    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.171 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.811    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.902 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.683    10.585    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X9Y160         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.427    11.012    
                         clock uncertainty           -0.119    10.893    
    SLICE_X9Y160         FDCE (Setup_fdce_C_CE)      -0.205    10.688    rojobot31_0_module/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  1.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/LocX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.895%)  route 0.204ns (59.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.666    -0.747    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X81Y152        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y152        FDCE (Prop_fdce_C_Q)         0.141    -0.606 r  rojobot31_0_module/inst/BOTREGIF/LocX_int_reg[7]/Q
                         net (fo=2, routed)           0.204    -0.403    rojobot31_0_module/inst/BOTREGIF/LocX_int[7]
    SLICE_X80Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.868    -1.242    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.692    -0.550    
    SLICE_X80Y149        FDCE (Hold_fdce_C_D)         0.076    -0.474    rojobot31_0_module/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.147ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.649    -0.764    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X8Y160         FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160         FDCE (Prop_fdce_C_Q)         0.164    -0.600 r  rojobot31_0_module/inst/BOTREGIF/MapY_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.442    world_map_module/addra[10]
    RAMB36_X0Y32         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.964    -1.147    world_map_module/clka
    RAMB36_X0Y32         RAMB36E1                                     r  world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    -0.709    
    RAMB36_X0Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.526    world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.445%)  route 0.156ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.657    -0.756    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X77Y180        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156    -0.459    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.929    -1.181    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.438    -0.743    
    SLICE_X76Y179        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.543    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.445%)  route 0.156ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.657    -0.756    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X77Y180        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156    -0.459    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.929    -1.181    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.438    -0.743    
    SLICE_X76Y179        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.543    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.445%)  route 0.156ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.657    -0.756    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X77Y180        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156    -0.459    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.929    -1.181    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.438    -0.743    
    SLICE_X76Y179        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.543    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.445%)  route 0.156ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.657    -0.756    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X77Y180        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156    -0.459    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.929    -1.181    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.438    -0.743    
    SLICE_X76Y179        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.543    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.445%)  route 0.156ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.657    -0.756    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X77Y180        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156    -0.459    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.929    -1.181    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.438    -0.743    
    SLICE_X76Y179        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.543    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.445%)  route 0.156ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.657    -0.756    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X77Y180        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156    -0.459    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.929    -1.181    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X76Y179        RAMD32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.438    -0.743    
    SLICE_X76Y179        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.543    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.445%)  route 0.156ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.657    -0.756    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X77Y180        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156    -0.459    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X76Y179        RAMS32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.929    -1.181    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X76Y179        RAMS32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.438    -0.743    
    SLICE_X76Y179        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.543    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.445%)  route 0.156ns (52.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.657    -0.756    rojobot31_0_module/inst/BOTCPU/clk_in
    SLICE_X77Y180        FDRE                                         r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  rojobot31_0_module/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.156    -0.459    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X76Y179        RAMS32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.929    -1.181    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X76Y179        RAMS32                                       r  rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.438    -0.743    
    SLICE_X76Y179        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.543    rojobot31_0_module/inst/BOTCPU/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X2Y72     rojobot31_0_module/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y32     world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y32     world_map_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y16   clk_gen_75hz_module/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X75Y178    rojobot31_0_module/inst/BOTCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X74Y179    rojobot31_0_module/inst/BOTCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X75Y180    rojobot31_0_module/inst/BOTCPU/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X74Y180    rojobot31_0_module/inst/BOTCPU/address_loop[10].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X75Y180    rojobot31_0_module/inst/BOTCPU/address_loop[11].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X78Y177    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X78Y177    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X78Y177    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X78Y177    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y178    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y178    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y178    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y178    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y178    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y178    rojobot31_0_module/inst/BOTCPU/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X76Y176    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X76Y176    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X76Y176    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X76Y176    rojobot31_0_module/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X78Y177    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X78Y177    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X78Y177    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X78Y177    rojobot31_0_module/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y179    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X74Y179    rojobot31_0_module/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   clk_gen_75hz_module/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 IO_BotUpdt_Sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.580ns (53.335%)  route 0.507ns (46.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 13.357 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           2.286     3.768    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y149        FDRE (Prop_fdre_C_Q)         0.456     4.224 r  IO_BotUpdt_Sync_reg/Q
                         net (fo=2, routed)           0.507     4.732    swervolf/gpio_rojobot_i/D[1]
    SLICE_X43Y149        LUT3 (Prop_lut3_I1_O)        0.124     4.856 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     4.856    swervolf_n_240
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.945    13.357    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.412    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X43Y149        FDRE (Setup_fdre_C_D)        0.029    13.762    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  8.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 IO_BotUpdt_Sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.915     1.165    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y149        FDRE (Prop_fdre_C_Q)         0.141     1.306 r  IO_BotUpdt_Sync_reg/Q
                         net (fo=2, routed)           0.170     1.477    swervolf/gpio_rojobot_i/D[1]
    SLICE_X43Y149        LUT3 (Prop_lut3_I1_O)        0.045     1.522 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     1.522    swervolf_n_240
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.074     1.512    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism             -0.347     1.165    
    SLICE_X43Y149        FDRE (Hold_fdre_C_D)         0.091     1.256    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X43Y149   IO_BotUpdt_Sync_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X43Y149   IO_BotUpdt_Sync_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X43Y149   IO_BotUpdt_Sync_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X43Y149   IO_BotUpdt_Sync_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X43Y149   IO_BotUpdt_Sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            2  Failing Endpoints,  Worst Slack       -0.026ns,  Total Violation       -0.050ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 ddr2/ldc/vns_grant_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D1
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 1.746ns (19.204%)  route 7.346ns (80.796%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.545ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.849     6.545    ddr2/ldc/clk_0
    SLICE_X76Y37         FDRE                                         r  ddr2/ldc/vns_grant_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y37         FDRE (Prop_fdre_C_Q)         0.518     7.063 r  ddr2/ldc/vns_grant_reg_rep/Q
                         net (fo=101, routed)         1.014     8.077    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_a7ddrphy_wlevel_en_storage_reg
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.201 r  ddr2/ldc/serv_rf_top/cpu/bufreg/soc_address_q[22]_i_1/O
                         net (fo=5, routed)           0.614     8.815    ddr2/ldc/serv_rf_top/cpu/bufreg/D[22]
    SLICE_X77Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_3/O
                         net (fo=1, routed)           0.433     9.372    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_3_n_0
    SLICE_X77Y39         LUT5 (Prop_lut5_I3_O)        0.124     9.496 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.851    10.347    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X76Y51         LUT3 (Prop_lut3_I2_O)        0.124    10.471 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.717    11.188    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X77Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.340 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.267    11.607    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X77Y51         LUT6 (Prop_lut6_I5_O)        0.332    11.939 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.634    12.573    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.697 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.037    13.734    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.858 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_23_i_1/O
                         net (fo=2, routed)           1.778    15.637    ddr2/ldc/soc_a7ddrphy_dfi_p0_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.637    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 ddr2/ldc/vns_grant_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D2
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 1.746ns (19.208%)  route 7.344ns (80.792%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.545ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.849     6.545    ddr2/ldc/clk_0
    SLICE_X76Y37         FDRE                                         r  ddr2/ldc/vns_grant_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y37         FDRE (Prop_fdre_C_Q)         0.518     7.063 r  ddr2/ldc/vns_grant_reg_rep/Q
                         net (fo=101, routed)         1.014     8.077    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_a7ddrphy_wlevel_en_storage_reg
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.201 r  ddr2/ldc/serv_rf_top/cpu/bufreg/soc_address_q[22]_i_1/O
                         net (fo=5, routed)           0.614     8.815    ddr2/ldc/serv_rf_top/cpu/bufreg/D[22]
    SLICE_X77Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_3/O
                         net (fo=1, routed)           0.433     9.372    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_3_n_0
    SLICE_X77Y39         LUT5 (Prop_lut5_I3_O)        0.124     9.496 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.851    10.347    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X76Y51         LUT3 (Prop_lut3_I2_O)        0.124    10.471 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.717    11.188    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X77Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.340 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.267    11.607    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X77Y51         LUT6 (Prop_lut6_I5_O)        0.332    11.939 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.634    12.573    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.697 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.037    13.734    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.858 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_23_i_1/O
                         net (fo=2, routed)           1.776    15.635    ddr2/ldc/soc_a7ddrphy_dfi_p0_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_dfi_p0_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.419ns (4.532%)  route 8.826ns (95.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 16.184 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.826    15.672    ddr2/ldc/FDPE_1_0
    SLICE_X80Y4          FDRE                                         r  ddr2/ldc/soc_sdram_dfi_p0_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.724    16.184    ddr2/ldc/clk_0
    SLICE_X80Y4          FDRE                                         r  ddr2/ldc/soc_sdram_dfi_p0_address_reg[10]/C
                         clock pessimism              0.243    16.427    
                         clock uncertainty           -0.057    16.371    
    SLICE_X80Y4          FDRE (Setup_fdre_C_R)       -0.699    15.672    ddr2/ldc/soc_sdram_dfi_p0_address_reg[10]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -15.672    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_dfi_p1_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.419ns (4.532%)  route 8.826ns (95.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 16.184 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.826    15.672    ddr2/ldc/FDPE_1_0
    SLICE_X80Y4          FDRE                                         r  ddr2/ldc/soc_sdram_dfi_p1_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.724    16.184    ddr2/ldc/clk_0
    SLICE_X80Y4          FDRE                                         r  ddr2/ldc/soc_sdram_dfi_p1_address_reg[10]/C
                         clock pessimism              0.243    16.427    
                         clock uncertainty           -0.057    16.371    
    SLICE_X80Y4          FDRE (Setup_fdre_C_R)       -0.699    15.672    ddr2/ldc/soc_sdram_dfi_p1_address_reg[10]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -15.672    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_dfi_p1_we_n_reg/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.419ns (4.532%)  route 8.826ns (95.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 16.184 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.826    15.672    ddr2/ldc/FDPE_1_0
    SLICE_X80Y4          FDSE                                         r  ddr2/ldc/soc_sdram_dfi_p1_we_n_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.724    16.184    ddr2/ldc/clk_0
    SLICE_X80Y4          FDSE                                         r  ddr2/ldc/soc_sdram_dfi_p1_we_n_reg/C
                         clock pessimism              0.243    16.427    
                         clock uncertainty           -0.057    16.371    
    SLICE_X80Y4          FDSE (Setup_fdse_C_S)       -0.699    15.672    ddr2/ldc/soc_sdram_dfi_p1_we_n_reg
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -15.672    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_sequencer_done1_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.419ns (4.532%)  route 8.826ns (95.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 16.184 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.826    15.672    ddr2/ldc/FDPE_1_0
    SLICE_X80Y4          FDRE                                         r  ddr2/ldc/soc_sdram_sequencer_done1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.724    16.184    ddr2/ldc/clk_0
    SLICE_X80Y4          FDRE                                         r  ddr2/ldc/soc_sdram_sequencer_done1_reg/C
                         clock pessimism              0.243    16.427    
                         clock uncertainty           -0.057    16.371    
    SLICE_X80Y4          FDRE (Setup_fdre_C_R)       -0.699    15.672    ddr2/ldc/soc_sdram_sequencer_done1_reg
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -15.672    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 ddr2/ldc/vns_grant_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D4
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 1.746ns (19.288%)  route 7.306ns (80.712%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.545ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.849     6.545    ddr2/ldc/clk_0
    SLICE_X76Y37         FDRE                                         r  ddr2/ldc/vns_grant_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y37         FDRE (Prop_fdre_C_Q)         0.518     7.063 r  ddr2/ldc/vns_grant_reg_rep/Q
                         net (fo=101, routed)         1.014     8.077    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_a7ddrphy_wlevel_en_storage_reg
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.201 r  ddr2/ldc/serv_rf_top/cpu/bufreg/soc_address_q[22]_i_1/O
                         net (fo=5, routed)           0.614     8.815    ddr2/ldc/serv_rf_top/cpu/bufreg/D[22]
    SLICE_X77Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_3/O
                         net (fo=1, routed)           0.433     9.372    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_3_n_0
    SLICE_X77Y39         LUT5 (Prop_lut5_I3_O)        0.124     9.496 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.851    10.347    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X76Y51         LUT3 (Prop_lut3_I2_O)        0.124    10.471 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.717    11.188    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X77Y51         LUT4 (Prop_lut4_I3_O)        0.152    11.340 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.267    11.607    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X77Y51         LUT6 (Prop_lut6_I5_O)        0.332    11.939 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.634    12.573    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.697 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.243    13.940    ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_23_2
    SLICE_X84Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.064 r  ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_23_i_2/O
                         net (fo=2, routed)           1.534    15.597    ddr2/ldc/soc_a7ddrphy_dfi_p1_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D4
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/clk_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.597    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 0.419ns (4.497%)  route 8.899ns (95.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.185ns = ( 16.185 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.899    15.744    ddr2/ldc/FDPE_1_0
    SLICE_X73Y1          FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.725    16.185    ddr2/ldc/clk_0
    SLICE_X73Y1          FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count_reg[0]/C
                         clock pessimism              0.243    16.428    
                         clock uncertainty           -0.057    16.372    
    SLICE_X73Y1          FDRE (Setup_fdre_C_R)       -0.604    15.768    ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.768    
                         arrival time                         -15.744    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 0.419ns (4.497%)  route 8.899ns (95.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.185ns = ( 16.185 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.899    15.744    ddr2/ldc/FDPE_1_0
    SLICE_X73Y1          FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.725    16.185    ddr2/ldc/clk_0
    SLICE_X73Y1          FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count_reg[1]/C
                         clock pessimism              0.243    16.428    
                         clock uncertainty           -0.057    16.372    
    SLICE_X73Y1          FDRE (Setup_fdre_C_R)       -0.604    15.768    ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.768    
                         arrival time                         -15.744    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine5_twtpcon_ready_reg/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 0.419ns (4.497%)  route 8.899ns (95.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.185ns = ( 16.185 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 r  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.899    15.744    ddr2/ldc/FDPE_1_0
    SLICE_X73Y1          FDSE                                         r  ddr2/ldc/soc_sdram_bankmachine5_twtpcon_ready_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.725    16.185    ddr2/ldc/clk_0
    SLICE_X73Y1          FDSE                                         r  ddr2/ldc/soc_sdram_bankmachine5_twtpcon_ready_reg/C
                         clock pessimism              0.243    16.428    
                         clock uncertainty           -0.057    16.372    
    SLICE_X73Y1          FDSE (Setup_fdse_C_S)       -0.604    15.768    ddr2/ldc/soc_sdram_bankmachine5_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         15.768    
                         arrival time                         -15.744    
  -------------------------------------------------------------------
                         slack                                  0.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_litedramcore_timer_reload_storage_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_litedramcore_timer_value_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.852%)  route 0.290ns (58.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.599     1.901    ddr2/ldc/clk_0
    SLICE_X78Y50         FDRE                                         r  ddr2/ldc/soc_litedramcore_timer_reload_storage_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y50         FDRE (Prop_fdre_C_Q)         0.164     2.065 r  ddr2/ldc/soc_litedramcore_timer_reload_storage_reg[30]/Q
                         net (fo=2, routed)           0.290     2.356    ddr2/ldc/soc_litedramcore_timer_reload_storage[30]
    SLICE_X78Y43         LUT5 (Prop_lut5_I0_O)        0.045     2.401 r  ddr2/ldc/soc_litedramcore_timer_value[30]_i_1/O
                         net (fo=1, routed)           0.000     2.401    ddr2/ldc/soc_litedramcore_timer_value[30]_i_1_n_0
    SLICE_X78Y43         FDRE                                         r  ddr2/ldc/soc_litedramcore_timer_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.929     2.515    ddr2/ldc/clk_0
    SLICE_X78Y43         FDRE                                         r  ddr2/ldc/soc_litedramcore_timer_value_reg[30]/C
                         clock pessimism             -0.288     2.226    
    SLICE_X78Y43         FDRE (Hold_fdre_C_D)         0.121     2.347    ddr2/ldc/soc_litedramcore_timer_value_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.312ns (84.647%)  route 0.057ns (15.353%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.654     1.957    ddr2/ldc/clk_0
    SLICE_X75Y49         FDRE                                         r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y49         FDRE (Prop_fdre_C_Q)         0.141     2.098 r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[26]/Q
                         net (fo=2, routed)           0.056     2.154    ddr2/ldc/soc_litedramcore_phase_accumulator_rx[26]
    SLICE_X75Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     2.271 r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.272    ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[27]_i_1_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.326 r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.326    ddr2/ldc/soc_litedramcore_phase_accumulator_rx0[28]
    SLICE_X75Y50         FDRE                                         r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.869     2.455    ddr2/ldc/clk_0
    SLICE_X75Y50         FDRE                                         r  ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[28]/C
                         clock pessimism             -0.288     2.166    
    SLICE_X75Y50         FDRE (Hold_fdre_C_D)         0.105     2.271    ddr2/ldc/soc_litedramcore_phase_accumulator_rx_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/serv_rf_top/rf_ram/memory_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.750%)  route 0.161ns (53.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.652     1.955    ddr2/ldc/serv_rf_top/rf_ram_if/wdata0_r_reg[0]_0
    SLICE_X72Y3          FDRE                                         r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y3          FDRE (Prop_fdre_C_Q)         0.141     2.096 r  ddr2/ldc/serv_rf_top/rf_ram_if/rcnt_reg[3]/Q
                         net (fo=3, routed)           0.161     2.257    ddr2/ldc/serv_rf_top/rf_ram/ADDRBWRADDR[2]
    RAMB18_X2Y0          RAMB18E1                                     r  ddr2/ldc/serv_rf_top/rf_ram/memory_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.971     2.557    ddr2/ldc/serv_rf_top/rf_ram/memory_reg_0
    RAMB18_X2Y0          RAMB18E1                                     r  ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
                         clock pessimism             -0.543     2.014    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.197    ddr2/ldc/serv_rf_top/rf_ram/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.649     1.952    ddr2/ldc/clk_0
    SLICE_X75Y13         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.242     2.335    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD0
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.923     2.509    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.544     1.965    
    SLICE_X74Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.275    ddr2/ldc/storage_5_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.649     1.952    ddr2/ldc/clk_0
    SLICE_X75Y13         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.242     2.335    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD0
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.923     2.509    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.544     1.965    
    SLICE_X74Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.275    ddr2/ldc/storage_5_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.649     1.952    ddr2/ldc/clk_0
    SLICE_X75Y13         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.242     2.335    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD0
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.923     2.509    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMB/CLK
                         clock pessimism             -0.544     1.965    
    SLICE_X74Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.275    ddr2/ldc/storage_5_reg_0_15_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.649     1.952    ddr2/ldc/clk_0
    SLICE_X75Y13         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.242     2.335    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD0
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.923     2.509    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.544     1.965    
    SLICE_X74Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.275    ddr2/ldc/storage_5_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.649     1.952    ddr2/ldc/clk_0
    SLICE_X75Y13         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.242     2.335    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD0
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.923     2.509    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMC/CLK
                         clock pessimism             -0.544     1.965    
    SLICE_X74Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.275    ddr2/ldc/storage_5_reg_0_15_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.649     1.952    ddr2/ldc/clk_0
    SLICE_X75Y13         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.242     2.335    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD0
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.923     2.509    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X74Y13         RAMD32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMC_D1/CLK
                         clock pessimism             -0.544     1.965    
    SLICE_X74Y13         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.275    ddr2/ldc/storage_5_reg_0_15_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_5_reg_0_15_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.649     1.952    ddr2/ldc/clk_0
    SLICE_X75Y13         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.242     2.335    ddr2/ldc/storage_5_reg_0_15_18_21/ADDRD0
    SLICE_X74Y13         RAMS32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.923     2.509    ddr2/ldc/storage_5_reg_0_15_18_21/WCLK
    SLICE_X74Y13         RAMS32                                       r  ddr2/ldc/storage_5_reg_0_15_18_21/RAMD/CLK
                         clock pessimism             -0.544     1.965    
    SLICE_X74Y13         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.275    ddr2/ldc/storage_5_reg_0_15_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6     ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6     ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9     ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9     ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y0     ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3     ddr2/ldc/mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4     ddr2/ldc/memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7     ddr2/ldc/memdat_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y6     ddr2/ldc/storage_8_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y6     ddr2/ldc/storage_8_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y6     ddr2/ldc/storage_8_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y6     ddr2/ldc/storage_8_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y6     ddr2/ldc/storage_8_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y6     ddr2/ldc/storage_8_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y6     ddr2/ldc/storage_8_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y6     ddr2/ldc/storage_8_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y14    ddr2/ldc/storage_6_reg_0_15_18_21/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y14    ddr2/ldc/storage_6_reg_0_15_18_21/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y14    ddr2/ldc/storage_6_reg_0_15_18_21/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y14    ddr2/ldc/storage_6_reg_0_15_18_21/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y14    ddr2/ldc/storage_6_reg_0_15_18_21/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y14    ddr2/ldc/storage_6_reg_0_15_18_21/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y14    ddr2/ldc/storage_6_reg_0_15_18_21/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y14    ddr2/ldc/storage_6_reg_0_15_18_21/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :          435  Failing Endpoints,  Worst Slack       -1.096ns,  Total Violation     -174.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.096ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.755ns  (logic 3.238ns (17.265%)  route 15.517ns (82.735%))
  Logic Levels:           20  (CARRY4=1 LUT2=3 LUT3=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.310ns = ( 29.310 - 20.000 ) 
    Source Clock Delay      (SCD):    11.746ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.706     9.146    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.572     9.842    clk_gen_n_19
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.938 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.807    11.746    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X15Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    12.202 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
                         net (fo=5, routed)           1.005    13.207    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[26]
    SLICE_X24Y34         LUT4 (Prop_lut4_I2_O)        0.124    13.331 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.707    14.037    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.161 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.910    15.072    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.196 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.340    15.536    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    15.660 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          1.100    16.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    16.884 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.886    18.018    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_1[0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.302    18.320 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.433    18.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.877 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.579    19.456    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.535    20.115    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124    20.239 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.590    20.829    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.953 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.826    21.779    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.124    21.903 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.324    22.226    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.350 f  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.154    22.505    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.124    22.629 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.264    22.893    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.017 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.771    23.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          1.852    25.764    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    25.888 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.332    27.220    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124    27.344 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.361    27.705    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124    27.829 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.198    29.027    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.124    29.151 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.349    30.501    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X28Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.515    29.310    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism              0.362    29.672    
                         clock uncertainty           -0.062    29.610    
    SLICE_X28Y61         FDCE (Setup_fdce_C_CE)      -0.205    29.405    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         29.405    
                         arrival time                         -30.501    
  -------------------------------------------------------------------
                         slack                                 -1.096    

Slack (VIOLATED) :        -1.096ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.755ns  (logic 3.238ns (17.265%)  route 15.517ns (82.735%))
  Logic Levels:           20  (CARRY4=1 LUT2=3 LUT3=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.310ns = ( 29.310 - 20.000 ) 
    Source Clock Delay      (SCD):    11.746ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.706     9.146    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.572     9.842    clk_gen_n_19
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.938 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.807    11.746    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X15Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    12.202 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
                         net (fo=5, routed)           1.005    13.207    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[26]
    SLICE_X24Y34         LUT4 (Prop_lut4_I2_O)        0.124    13.331 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.707    14.037    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.161 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.910    15.072    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.196 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.340    15.536    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    15.660 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          1.100    16.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    16.884 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.886    18.018    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_1[0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.302    18.320 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.433    18.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.877 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.579    19.456    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.535    20.115    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124    20.239 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.590    20.829    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.953 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.826    21.779    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.124    21.903 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.324    22.226    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.350 f  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.154    22.505    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.124    22.629 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.264    22.893    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.017 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.771    23.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          1.852    25.764    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    25.888 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.332    27.220    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124    27.344 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.361    27.705    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124    27.829 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.198    29.027    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.124    29.151 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.349    30.501    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X28Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.515    29.310    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.362    29.672    
                         clock uncertainty           -0.062    29.610    
    SLICE_X28Y61         FDCE (Setup_fdce_C_CE)      -0.205    29.405    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.405    
                         arrival time                         -30.501    
  -------------------------------------------------------------------
                         slack                                 -1.096    

Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.708ns  (logic 3.238ns (17.308%)  route 15.470ns (82.692%))
  Logic Levels:           20  (CARRY4=1 LUT2=3 LUT3=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.309ns = ( 29.309 - 20.000 ) 
    Source Clock Delay      (SCD):    11.746ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.706     9.146    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.572     9.842    clk_gen_n_19
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.938 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.807    11.746    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X15Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    12.202 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
                         net (fo=5, routed)           1.005    13.207    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[26]
    SLICE_X24Y34         LUT4 (Prop_lut4_I2_O)        0.124    13.331 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.707    14.037    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.161 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.910    15.072    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.196 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.340    15.536    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    15.660 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          1.100    16.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    16.884 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.886    18.018    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_1[0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.302    18.320 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.433    18.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.877 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.579    19.456    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.535    20.115    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124    20.239 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.590    20.829    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.953 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.826    21.779    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.124    21.903 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.324    22.226    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.350 f  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.154    22.505    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.124    22.629 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.264    22.893    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.017 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.771    23.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          1.852    25.764    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    25.888 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.332    27.220    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124    27.344 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.361    27.705    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124    27.829 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.198    29.027    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.124    29.151 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.302    30.453    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X30Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.514    29.309    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[16]/C
                         clock pessimism              0.362    29.671    
                         clock uncertainty           -0.062    29.609    
    SLICE_X30Y61         FDCE (Setup_fdce_C_CE)      -0.169    29.440    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         29.440    
                         arrival time                         -30.453    
  -------------------------------------------------------------------
                         slack                                 -1.013    

Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[32]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.708ns  (logic 3.238ns (17.308%)  route 15.470ns (82.692%))
  Logic Levels:           20  (CARRY4=1 LUT2=3 LUT3=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.309ns = ( 29.309 - 20.000 ) 
    Source Clock Delay      (SCD):    11.746ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.706     9.146    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.572     9.842    clk_gen_n_19
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.938 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.807    11.746    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X15Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    12.202 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
                         net (fo=5, routed)           1.005    13.207    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[26]
    SLICE_X24Y34         LUT4 (Prop_lut4_I2_O)        0.124    13.331 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.707    14.037    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.161 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.910    15.072    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.196 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.340    15.536    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    15.660 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          1.100    16.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    16.884 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.886    18.018    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_1[0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.302    18.320 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.433    18.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.877 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.579    19.456    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.535    20.115    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124    20.239 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.590    20.829    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.953 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.826    21.779    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.124    21.903 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.324    22.226    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.350 f  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.154    22.505    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.124    22.629 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.264    22.893    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.017 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.771    23.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          1.852    25.764    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    25.888 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.332    27.220    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124    27.344 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.361    27.705    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124    27.829 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.198    29.027    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.124    29.151 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.302    30.453    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X30Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.514    29.309    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X30Y61         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[32]/C
                         clock pessimism              0.362    29.671    
                         clock uncertainty           -0.062    29.609    
    SLICE_X30Y61         FDCE (Setup_fdce_C_CE)      -0.169    29.440    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[32]
  -------------------------------------------------------------------
                         required time                         29.440    
                         arrival time                         -30.453    
  -------------------------------------------------------------------
                         slack                                 -1.013    

Slack (VIOLATED) :        -0.928ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 3.238ns (17.420%)  route 15.349ns (82.580%))
  Logic Levels:           20  (CARRY4=1 LUT2=3 LUT3=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.310ns = ( 29.310 - 20.000 ) 
    Source Clock Delay      (SCD):    11.746ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.706     9.146    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.572     9.842    clk_gen_n_19
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.938 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.807    11.746    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X15Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    12.202 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
                         net (fo=5, routed)           1.005    13.207    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[26]
    SLICE_X24Y34         LUT4 (Prop_lut4_I2_O)        0.124    13.331 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.707    14.037    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.161 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.910    15.072    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.196 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.340    15.536    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    15.660 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          1.100    16.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    16.884 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.886    18.018    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_1[0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.302    18.320 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.433    18.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.877 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.579    19.456    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.535    20.115    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124    20.239 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.590    20.829    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.953 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.826    21.779    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.124    21.903 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.324    22.226    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.350 f  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.154    22.505    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.124    22.629 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.264    22.893    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.017 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.771    23.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          1.852    25.764    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    25.888 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.332    27.220    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124    27.344 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.361    27.705    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124    27.829 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.198    29.027    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.124    29.151 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.182    30.333    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X31Y60         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.515    29.310    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y60         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism              0.362    29.672    
                         clock uncertainty           -0.062    29.610    
    SLICE_X31Y60         FDCE (Setup_fdce_C_CE)      -0.205    29.405    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         29.405    
                         arrival time                         -30.333    
  -------------------------------------------------------------------
                         slack                                 -0.928    

Slack (VIOLATED) :        -0.909ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.568ns  (logic 3.238ns (17.439%)  route 15.330ns (82.561%))
  Logic Levels:           20  (CARRY4=1 LUT2=3 LUT3=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.309ns = ( 29.309 - 20.000 ) 
    Source Clock Delay      (SCD):    11.746ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.706     9.146    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.572     9.842    clk_gen_n_19
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.938 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.807    11.746    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X15Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    12.202 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
                         net (fo=5, routed)           1.005    13.207    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[26]
    SLICE_X24Y34         LUT4 (Prop_lut4_I2_O)        0.124    13.331 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.707    14.037    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.161 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.910    15.072    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.196 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.340    15.536    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    15.660 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          1.100    16.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    16.884 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.886    18.018    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_1[0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.302    18.320 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.433    18.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.877 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.579    19.456    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.535    20.115    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124    20.239 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.590    20.829    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.953 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.826    21.779    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.124    21.903 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.324    22.226    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.350 f  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.154    22.505    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.124    22.629 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.264    22.893    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.017 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.771    23.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          1.852    25.764    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    25.888 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.332    27.220    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124    27.344 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.361    27.705    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124    27.829 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.198    29.027    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.124    29.151 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.162    30.313    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X29Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.514    29.309    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[22]/C
                         clock pessimism              0.362    29.671    
                         clock uncertainty           -0.062    29.609    
    SLICE_X29Y62         FDCE (Setup_fdce_C_CE)      -0.205    29.404    swervolf/swerv_eh1/swerv/dec/instbuff/ib2ff/genblock.dff/dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         29.404    
                         arrival time                         -30.313    
  -------------------------------------------------------------------
                         slack                                 -0.909    

Slack (VIOLATED) :        -0.909ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[33]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.568ns  (logic 3.238ns (17.439%)  route 15.330ns (82.561%))
  Logic Levels:           20  (CARRY4=1 LUT2=3 LUT3=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.309ns = ( 29.309 - 20.000 ) 
    Source Clock Delay      (SCD):    11.746ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.706     9.146    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.572     9.842    clk_gen_n_19
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.938 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.807    11.746    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X15Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    12.202 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
                         net (fo=5, routed)           1.005    13.207    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[26]
    SLICE_X24Y34         LUT4 (Prop_lut4_I2_O)        0.124    13.331 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.707    14.037    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.161 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.910    15.072    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.196 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.340    15.536    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    15.660 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          1.100    16.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    16.884 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.886    18.018    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_1[0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.302    18.320 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.433    18.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.877 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.579    19.456    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.535    20.115    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124    20.239 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.590    20.829    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.953 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.826    21.779    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.124    21.903 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.324    22.226    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.350 f  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.154    22.505    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.124    22.629 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.264    22.893    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.017 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.771    23.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.912 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          1.852    25.764    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    25.888 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.332    27.220    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124    27.344 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.361    27.705    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_0
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124    27.829 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.198    29.027    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.124    29.151 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.162    30.313    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X29Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.514    29.309    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[33]/C
                         clock pessimism              0.362    29.671    
                         clock uncertainty           -0.062    29.609    
    SLICE_X29Y62         FDCE (Setup_fdce_C_CE)      -0.205    29.404    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[33]
  -------------------------------------------------------------------
                         required time                         29.404    
                         arrival time                         -30.313    
  -------------------------------------------------------------------
                         slack                                 -0.909    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[51]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.520ns  (logic 3.238ns (17.484%)  route 15.282ns (82.516%))
  Logic Levels:           20  (CARRY4=1 LUT2=3 LUT3=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.301ns = ( 29.301 - 20.000 ) 
    Source Clock Delay      (SCD):    11.746ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.706     9.146    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.572     9.842    clk_gen_n_19
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.938 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.807    11.746    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X15Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    12.202 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
                         net (fo=5, routed)           1.005    13.207    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[26]
    SLICE_X24Y34         LUT4 (Prop_lut4_I2_O)        0.124    13.331 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.707    14.037    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.161 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.910    15.072    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.196 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.340    15.536    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    15.660 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          1.100    16.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    16.884 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.886    18.018    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_1[0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.302    18.320 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.433    18.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.877 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.579    19.456    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.535    20.115    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124    20.239 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.590    20.829    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.953 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.826    21.779    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.124    21.903 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.324    22.226    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.350 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.154    22.505    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.124    22.629 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.264    22.893    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.017 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.771    23.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.912 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          1.852    25.764    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    25.888 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.332    27.220    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124    27.344 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.594    27.938    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124    28.062 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_3__1/O
                         net (fo=136, routed)         0.858    28.920    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124    29.044 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         1.222    30.266    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X31Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.506    29.301    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X31Y69         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[51]/C
                         clock pessimism              0.362    29.663    
                         clock uncertainty           -0.062    29.601    
    SLICE_X31Y69         FDCE (Setup_fdce_C_CE)      -0.205    29.396    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[51]
  -------------------------------------------------------------------
                         required time                         29.396    
                         arrival time                         -30.266    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.839ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.910ns  (logic 3.573ns (17.087%)  route 17.337ns (82.913%))
  Logic Levels:           22  (CARRY4=1 LUT3=4 LUT4=4 LUT5=4 LUT6=9)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.471ns = ( 29.471 - 20.000 ) 
    Source Clock Delay      (SCD):    9.869ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.627     9.869    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X36Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.456    10.325 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=58, routed)          1.258    11.583    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[15]_0
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.124    11.707 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.637    12.344    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.468 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=5, routed)           0.456    12.923    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X12Y69         LUT3 (Prop_lut3_I0_O)        0.124    13.047 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.728    13.775    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3_n_0
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.124    13.899 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[58]_i_1__5/O
                         net (fo=4, routed)           0.611    14.510    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.124    14.634 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0/O
                         net (fo=1, routed)           0.000    14.634    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_9__0_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.147 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_5/CO[3]
                         net (fo=2, routed)           1.148    16.295    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y68         LUT3 (Prop_lut3_I1_O)        0.124    16.419 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_3__1/O
                         net (fo=1, routed)           0.809    17.228    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_3__1_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.352 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_2__12/O
                         net (fo=63, routed)          0.564    17.916    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_17
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.040 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[6]_i_3__1/O
                         net (fo=60, routed)          1.020    19.060    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i1_rs2_en_d
    SLICE_X46Y64         LUT4 (Prop_lut4_I1_O)        0.124    19.184 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[15]_i_10__1/O
                         net (fo=8, routed)           0.989    20.173    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[31]_i_6__12_1
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.124    20.297 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[15]_i_4__0/O
                         net (fo=12, routed)          1.197    21.494    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[15]_i_4__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.124    21.618 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[2]_i_2__24/O
                         net (fo=4, routed)           0.478    22.095    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_12__1_3
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    22.219 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_25__1/O
                         net (fo=33, routed)          1.663    23.882    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_25__1_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.124    24.006 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_10__0/O
                         net (fo=1, routed)           0.643    24.649    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[15]_i_2__7_1
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.124    24.773 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[15]_i_5__0/O
                         net (fo=1, routed)           0.776    25.549    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[15]_i_5__0_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I5_O)        0.124    25.673 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[15]_i_2__7/O
                         net (fo=2, routed)           0.928    26.602    swervolf/swerv_eh1/swerv/exu/i1_rs2_bypass_data_d[15]
    SLICE_X27Y42         LUT3 (Prop_lut3_I0_O)        0.124    26.726 r  swervolf/swerv_eh1/swerv/exu/dout[15]_i_4__0/O
                         net (fo=3, routed)           1.159    27.885    swervolf/swerv_eh1/swerv/exu/dout[15]_i_4__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.124    28.009 r  swervolf/swerv_eh1/swerv/exu/dout[15]_i_1__4/O
                         net (fo=2, routed)           0.730    28.738    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/div_rs2_d[15]
    SLICE_X47Y47         LUT4 (Prop_lut4_I2_O)        0.124    28.862 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_9__9/O
                         net (fo=1, routed)           0.636    29.498    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_9__9_n_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.622 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_7__9/O
                         net (fo=1, routed)           0.351    29.974    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_7__9_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.124    30.098 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_3__27/O
                         net (fo=1, routed)           0.557    30.655    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_3__27_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I1_O)        0.124    30.779 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[1]_i_1__127/O
                         net (fo=1, routed)           0.000    30.779    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_7[0]
    SLICE_X46Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.676    29.471    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/clk_core_BUFG
    SLICE_X46Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.454    29.925    
                         clock uncertainty           -0.062    29.863    
    SLICE_X46Y49         FDCE (Setup_fdce_C_D)        0.077    29.940    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.940    
                         arrival time                         -30.779    
  -------------------------------------------------------------------
                         slack                                 -0.839    

Slack (VIOLATED) :        -0.811ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        18.461ns  (logic 3.238ns (17.540%)  route 15.223ns (82.460%))
  Logic Levels:           20  (CARRY4=1 LUT2=3 LUT3=1 LUT4=5 LUT5=2 LUT6=8)
  Clock Path Skew:        -2.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.300ns = ( 29.300 - 20.000 ) 
    Source Clock Delay      (SCD):    11.746ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.706     9.146    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           0.572     9.842    clk_gen_n_19
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.938 r  dout_reg[31]_i_2__2/O
                         net (fo=78, routed)          1.807    11.746    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X15Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456    12.202 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[26]/Q
                         net (fo=5, routed)           1.005    13.207    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[26]
    SLICE_X24Y34         LUT4 (Prop_lut4_I2_O)        0.124    13.331 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.707    14.037    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.161 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__18/O
                         net (fo=2, routed)           0.910    15.072    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_1
    SLICE_X36Y40         LUT5 (Prop_lut5_I0_O)        0.124    15.196 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__37/O
                         net (fo=1, routed)           0.340    15.536    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[2]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.124    15.660 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[2]_i_2__35/O
                         net (fo=12, routed)          1.100    16.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.124    16.884 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.884    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_1[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.132 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=27, routed)          0.886    18.018    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_1[0]
    SLICE_X40Y53         LUT2 (Prop_lut2_I0_O)        0.302    18.320 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.433    18.753    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.877 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0/O
                         net (fo=1, routed)           0.579    19.456    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_25__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.580 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           0.535    20.115    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.124    20.239 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout[10]_i_9__11/O
                         net (fo=1, routed)           0.590    20.829    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    20.953 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.826    21.779    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.124    21.903 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.324    22.226    swervolf/swerv_eh1/swerv/dec/decode/divstallff/lsu_store_stall_any
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    22.350 r  swervolf/swerv_eh1/swerv/dec/decode/divstallff/i__i_33/O
                         net (fo=1, routed)           0.154    22.505    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_1
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.124    22.629 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23/O
                         net (fo=1, routed)           0.264    22.893    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_23_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.017 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8/O
                         net (fo=2, routed)           0.771    23.788    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_8_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124    23.912 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=42, routed)          1.852    25.764    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_652_in
    SLICE_X22Y49         LUT6 (Prop_lut6_I0_O)        0.124    25.888 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_5/O
                         net (fo=138, routed)         1.332    27.220    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib2_ib0
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124    27.344 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_7__0/O
                         net (fo=3, routed)           0.594    27.938    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout_reg[31]
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.124    28.062 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_3__1/O
                         net (fo=136, routed)         0.858    28.920    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[31]_10
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124    29.044 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1/O
                         net (fo=135, routed)         1.162    30.206    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X35Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.505    29.300    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X35Y70         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.362    29.662    
                         clock uncertainty           -0.062    29.600    
    SLICE_X35Y70         FDCE (Setup_fdce_C_CE)      -0.205    29.395    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.395    
                         arrival time                         -30.206    
  -------------------------------------------------------------------
                         slack                                 -0.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.612%)  route 0.244ns (63.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.952ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.622     3.071    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X53Y17         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     3.212 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]/Q
                         net (fo=2, routed)           0.244     3.457    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][1]
    SLICE_X49Y16         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.898     3.952    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X49Y16         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][1]/C
                         clock pessimism             -0.614     3.338    
    SLICE_X49Y16         FDCE (Hold_fdce_C_D)         0.066     3.404    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][1]
  -------------------------------------------------------------------
                         required time                         -3.404    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.248ns (19.635%)  route 1.015ns (80.365%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.638     3.087    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X27Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     3.228 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[1].stbuf_dataff/genblock.dff/dffs/dout_reg[23]/Q
                         net (fo=5, routed)           0.334     3.562    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/p_4_in29_in[7]
    SLICE_X20Y2          LUT6 (Prop_lut6_I3_O)        0.045     3.607 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_41/O
                         net (fo=1, routed)           0.000     3.607    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_41_n_0
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I0_O)      0.062     3.669 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_11/O
                         net (fo=12, routed)          0.681     4.350    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/D[23]
    RAMB36_X0Y2          RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.260     3.730    swervolf/swerv_eh1/mem/clk_core
    SLICE_X32Y50         LUT2 (Prop_lut2_I0_O)        0.056     3.786 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_1/O
                         net (fo=3, routed)           0.972     4.758    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/CLK
    RAMB36_X0Y2          RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism             -0.556     4.201    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.092     4.293    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         -4.293    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/predict_mp_ff/genblock.dff/dffs/dout_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.999%)  route 0.237ns (56.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.600     3.049    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y100         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     3.190 r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/predictpacketff/genblock.dff/dffs/dout_reg[54]/Q
                         net (fo=2, routed)           0.237     3.427    swervolf/swerv_eh1/swerv/exu/dout_reg[55]_3[2]
    SLICE_X4Y99          LUT3 (Prop_lut3_I0_O)        0.045     3.472 r  swervolf/swerv_eh1/swerv/exu/dout[54]_i_1/O
                         net (fo=1, routed)           0.000     3.472    swervolf/swerv_eh1/swerv/exu/predict_mp_ff/genblock.dff/dffs/dout_reg[54]_4
    SLICE_X4Y99          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/predict_mp_ff/genblock.dff/dffs/dout_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.873     3.927    swervolf/swerv_eh1/swerv/exu/predict_mp_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y99          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/predict_mp_ff/genblock.dff/dffs/dout_reg[54]/C
                         clock pessimism             -0.605     3.322    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.092     3.414    swervolf/swerv_eh1/swerv/exu/predict_mp_ff/genblock.dff/dffs/dout_reg[54]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.356ns (23.281%)  route 1.173ns (76.719%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.565     3.014    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X69Y58         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDCE (Prop_fdce_C_Q)         0.141     3.155 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_dataff/genblock.dff/dffs/dout_reg[19]/Q
                         net (fo=8, routed)           0.811     3.966    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_FreezePtrff/dffs/dout_reg[27]_i_4__1_5
    SLICE_X64Y50         LUT6 (Prop_lut6_I5_O)        0.045     4.011 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_FreezePtrff/dffs/dout[27]_i_10__9/O
                         net (fo=1, routed)           0.000     4.011    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_FreezePtrff/dffs/dout[27]_i_10__9_n_0
    SLICE_X64Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     4.073 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_FreezePtrff/dffs/dout_reg[27]_i_4__1/O
                         net (fo=1, routed)           0.362     4.435    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_FreezePtrff/dffs/dout_reg[27]_i_4__1_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.108     4.543 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_FreezePtrff/dffs/dout[27]_i_1__110/O
                         net (fo=1, routed)           0.000     4.543    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/D[27]
    SLICE_X61Y51         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.168     3.637    clk_gen/clk_core
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.059     3.696 r  clk_gen/dout[31]_i_9__20/O
                         net (fo=1, routed)           0.296     3.992    clk_gen_n_20
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.121     4.113 r  dout_reg[31]_i_2__3/O
                         net (fo=59, routed)          0.836     4.948    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_free_c2_clk
    SLICE_X61Y51         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[27]/C
                         clock pessimism             -0.556     4.392    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.091     4.483    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.565%)  route 0.255ns (64.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.951ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.626     3.075    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X49Y13         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.141     3.216 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][1]/Q
                         net (fo=2, routed)           0.255     3.472    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][1]
    SLICE_X57Y15         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.897     3.951    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X57Y15         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][1]/C
                         clock pessimism             -0.614     3.337    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.072     3.409    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                         -3.409    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_alu_e4/aff/genblock.dff/dffs/dout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (37.998%)  route 0.303ns (62.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.574     3.023    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y50          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     3.164 r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[72]/Q
                         net (fo=1, routed)           0.303     3.467    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[28]_1
    SLICE_X9Y45          LUT6 (Prop_lut6_I5_O)        0.045     3.512 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[28]_i_1__156/O
                         net (fo=1, routed)           0.000     3.512    swervolf/swerv_eh1/swerv/exu/i1_alu_e4/aff/genblock.dff/dffs/i1_rs1_e3_final[28]
    SLICE_X9Y45          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e4/aff/genblock.dff/dffs/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.914     3.968    swervolf/swerv_eh1/swerv/exu/i1_alu_e4/aff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y45          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_alu_e4/aff/genblock.dff/dffs/dout_reg[28]/C
                         clock pessimism             -0.610     3.358    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.092     3.450    swervolf/swerv_eh1/swerv/exu/i1_alu_e4/aff/genblock.dff/dffs/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/msr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/wb_interface/wb_dat_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.251ns (56.591%)  route 0.193ns (43.409%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.603     3.052    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X83Y100        FDCE                                         r  swervolf/uart16550_0/regs/msr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100        FDCE (Prop_fdce_C_Q)         0.141     3.193 r  swervolf/uart16550_0/regs/msr_reg[1]/Q
                         net (fo=4, routed)           0.193     3.385    swervolf/uart16550_0/regs/msr[1]
    SLICE_X83Y99         LUT5 (Prop_lut5_I1_O)        0.045     3.430 r  swervolf/uart16550_0/regs/wb_dat_o[1]_i_3/O
                         net (fo=1, routed)           0.000     3.430    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/wb_dat_o_reg[1]
    SLICE_X83Y99         MUXF7 (Prop_muxf7_I1_O)      0.065     3.495 r  swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/wb_dat_o_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.495    swervolf/uart16550_0/wb_interface/wb_dat_o_reg[7]_1[1]
    SLICE_X83Y99         FDCE                                         r  swervolf/uart16550_0/wb_interface/wb_dat_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.877     3.931    swervolf/uart16550_0/wb_interface/clk_core_BUFG
    SLICE_X83Y99         FDCE                                         r  swervolf/uart16550_0/wb_interface/wb_dat_o_reg[1]/C
                         clock pessimism             -0.605     3.326    
    SLICE_X83Y99         FDCE (Hold_fdce_C_D)         0.105     3.431    swervolf/uart16550_0/wb_interface/wb_dat_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.656%)  route 0.254ns (64.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.886ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.563     3.012    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc4ff/clk_core_BUFG
    SLICE_X49Y58         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141     3.153 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc4ff/dout_reg[24]/Q
                         net (fo=6, routed)           0.254     3.407    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc5ff/D[24]
    SLICE_X57Y58         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.832     3.886    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc5ff/clk_core_BUFG
    SLICE_X57Y58         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[24]/C
                         clock pessimism             -0.610     3.276    
    SLICE_X57Y58         FDCE (Hold_fdce_C_D)         0.066     3.342    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.060%)  route 0.171ns (47.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.899ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.640     3.089    swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y49          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     3.230 r  swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[33]/Q
                         net (fo=1, routed)           0.171     3.402    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[33]_2
    SLICE_X9Y50          LUT5 (Prop_lut5_I4_O)        0.045     3.447 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[33]_i_1__26/O
                         net (fo=1, routed)           0.000     3.447    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[33]_1
    SLICE_X9Y50          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.845     3.899    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y50          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[33]/C
                         clock pessimism             -0.610     3.289    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.091     3.380    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[33]
  -------------------------------------------------------------------
                         required time                         -3.380    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.799%)  route 0.196ns (58.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.886ns
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.628     3.077    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/clk_core_BUFG
    SLICE_X53Y46         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDCE (Prop_fdce_C_Q)         0.141     3.218 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[0]/Q
                         net (fo=1, routed)           0.196     3.415    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/D[0]
    SLICE_X53Y53         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.832     3.886    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/clk_core_BUFG
    SLICE_X53Y53         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[0]/C
                         clock pessimism             -0.610     3.276    
    SLICE_X53Y53         FDCE (Hold_fdce_C_D)         0.070     3.346    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc5ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y56    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y56    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y40    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y40    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y52    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y52    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y36    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y36    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y54    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y54    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y96    swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y101   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y101   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y101   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y101   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y101   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y101   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y101   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y101   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y100   swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y100   swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout1
  To Clock:  soc_s7pll0_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout2
  To Clock:  soc_s7pll0_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4   ddr2/ldc/BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_27/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll1_clkout
  To Clock:  soc_s7pll1_clkout

Setup :            0  Failing Endpoints,  Worst Slack        2.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.518     6.878 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.779    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y85         LUT4 (Prop_lut4_I2_O)        0.124     7.903 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.282    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X88Y85         FDSE (Setup_fdse_C_CE)      -0.169    11.138    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.518     6.878 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.779    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y85         LUT4 (Prop_lut4_I2_O)        0.124     7.903 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.282    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X88Y85         FDSE (Setup_fdse_C_CE)      -0.169    11.138    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.518     6.878 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.779    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y85         LUT4 (Prop_lut4_I2_O)        0.124     7.903 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.282    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X88Y85         FDSE (Setup_fdse_C_CE)      -0.169    11.138    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.518     6.878 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.779    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y85         LUT4 (Prop_lut4_I2_O)        0.124     7.903 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.282    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X88Y85         FDSE (Setup_fdse_C_CE)      -0.169    11.138    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.419ns (37.488%)  route 0.699ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.731     6.364    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDPE (Prop_fdpe_C_Q)         0.419     6.783 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.699     7.481    ddr2/ldc/iodelay_rst
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.327    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y85         FDSE (Setup_fdse_C_S)       -0.699    10.583    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.419ns (37.488%)  route 0.699ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.731     6.364    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDPE (Prop_fdpe_C_Q)         0.419     6.783 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.699     7.481    ddr2/ldc/iodelay_rst
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.327    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y85         FDSE (Setup_fdse_C_S)       -0.699    10.583    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.419ns (37.488%)  route 0.699ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.731     6.364    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDPE (Prop_fdpe_C_Q)         0.419     6.783 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.699     7.481    ddr2/ldc/iodelay_rst
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.327    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y85         FDSE (Setup_fdse_C_S)       -0.699    10.583    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.419ns (37.488%)  route 0.699ns (62.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.364ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.731     6.364    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDPE (Prop_fdpe_C_Q)         0.419     6.783 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.699     7.481    ddr2/ldc/iodelay_rst
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.327    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y85         FDSE (Setup_fdse_C_S)       -0.699    10.583    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.779ns (43.277%)  route 1.021ns (56.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.478     6.838 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           1.021     7.859    ddr2/ldc/soc_reset_counter[3]
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.301     8.160 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.160    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y85         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X89Y85         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism              0.330    11.338    
                         clock uncertainty           -0.053    11.285    
    SLICE_X89Y85         FDRE (Setup_fdre_C_D)        0.029    11.314    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.008ns = ( 11.008 - 5.000 ) 
    Source Clock Delay      (SCD):    6.360ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.727     6.360    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.478     6.838 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.910    ddr2/ldc/soc_reset_counter[1]
    SLICE_X88Y85         LUT3 (Prop_lut3_I0_O)        0.295     8.205 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.205    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.607    11.008    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.352    11.360    
                         clock uncertainty           -0.053    11.307    
    SLICE_X88Y85         FDSE (Setup_fdse_C_D)        0.081    11.388    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.606     1.885    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDPE (Prop_fdpe_C_Q)         0.141     2.026 r  ddr2/ldc/FDPE_6/Q
                         net (fo=1, routed)           0.056     2.082    ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.878     2.438    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/C
                         clock pessimism             -0.552     1.885    
    SLICE_X89Y92         FDPE (Hold_fdpe_C_D)         0.075     1.960    ddr2/ldc/FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.164     2.046 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.163    ddr2/ldc/soc_reset_counter[0]
    SLICE_X89Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.208 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.208    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X89Y85         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y85         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism             -0.538     1.895    
    SLICE_X89Y85         FDRE (Hold_fdre_C_D)         0.091     1.986    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.164     2.046 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.221    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y85         LUT4 (Prop_lut4_I0_O)        0.048     2.269 r  ddr2/ldc/soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.269    ddr2/ldc/soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.551     1.882    
    SLICE_X88Y85         FDSE (Hold_fdse_C_D)         0.131     2.013    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.164     2.046 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.221    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y85         LUT3 (Prop_lut3_I2_O)        0.045     2.266 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.266    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.551     1.882    
    SLICE_X88Y85         FDSE (Hold_fdse_C_D)         0.121     2.003    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.164     2.046 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.244    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.043     2.287 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.287    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.551     1.882    
    SLICE_X88Y85         FDSE (Hold_fdse_C_D)         0.131     2.013    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.603     1.882    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDSE (Prop_fdse_C_Q)         0.164     2.046 f  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.244    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.289 r  ddr2/ldc/soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.289    ddr2/ldc/soc_reset_counter0[0]
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.882    
    SLICE_X88Y85         FDSE (Hold_fdse_C_D)         0.120     2.002    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.786%)  route 0.275ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.606     1.885    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDPE (Prop_fdpe_C_Q)         0.128     2.013 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.275     2.288    ddr2/ldc/iodelay_rst
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X88Y85         FDSE (Hold_fdse_C_S)        -0.045     1.852    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.786%)  route 0.275ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.606     1.885    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDPE (Prop_fdpe_C_Q)         0.128     2.013 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.275     2.288    ddr2/ldc/iodelay_rst
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X88Y85         FDSE (Hold_fdse_C_S)        -0.045     1.852    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.786%)  route 0.275ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.606     1.885    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDPE (Prop_fdpe_C_Q)         0.128     2.013 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.275     2.288    ddr2/ldc/iodelay_rst
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X88Y85         FDSE (Hold_fdse_C_S)        -0.045     1.852    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.786%)  route 0.275ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.606     1.885    ddr2/ldc/iodelay_clk
    SLICE_X89Y92         FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDPE (Prop_fdpe_C_Q)         0.128     2.013 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.275     2.288    ddr2/ldc/iodelay_rst
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.874     2.434    ddr2/ldc/iodelay_clk
    SLICE_X88Y85         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.897    
    SLICE_X88Y85         FDSE (Hold_fdse_C_S)        -0.045     1.852    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.436    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll1_clkout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   ddr2/ldc/BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y92     ddr2/ldc/FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y92     ddr2/ldc/FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y85     ddr2/ldc/soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y92     ddr2/ldc/FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y92     ddr2/ldc/FDPE_7/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y85     ddr2/ldc/soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y92     ddr2/ldc/FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y92     ddr2/ldc/FDPE_7/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y85     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y85     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y92     ddr2/ldc/FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y92     ddr2/ldc/FDPE_7/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y85     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y85     ddr2/ldc/soc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb0
  To Clock:  vns_pll_fb0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb1
  To Clock:  vns_pll_fb1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.449ns  (required time - arrival time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.518ns (21.263%)  route 1.918ns (78.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 102.982 - 100.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.494     3.494    tap/dmi_tck
    SLICE_X2Y143         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.518     4.012 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           1.918     5.930    tap/dmi[10]
    SLICE_X3Y143         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.982   102.982    tap/dmi_tck
    SLICE_X3Y143         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism              0.490   103.472    
                         clock uncertainty           -0.035   103.437    
    SLICE_X3Y143         FDRE (Setup_fdre_C_D)       -0.058   103.379    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                        103.379    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 97.449    

Slack (MET) :             97.690ns  (required time - arrival time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.456ns (28.674%)  route 1.134ns (71.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 102.857 - 100.000 ) 
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.961     3.961    tap/dmi_tck
    SLICE_X7Y140         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDSE (Prop_fdse_C_Q)         0.456     4.417 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           1.134     5.552    tap/dmi[4]
    SLICE_X6Y142         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.857   102.857    tap/dmi_tck
    SLICE_X6Y142         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism              0.448   103.305    
                         clock uncertainty           -0.035   103.270    
    SLICE_X6Y142         FDRE (Setup_fdre_C_D)       -0.028   103.242    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                        103.242    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                 97.690    

Slack (MET) :             97.743ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.456ns (17.333%)  route 2.175ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 103.378 - 100.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.350     3.350    tap/dmi_tck
    SLICE_X7Y142         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     3.806 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           2.175     5.981    tap/dmi[1]
    SLICE_X7Y140         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.378   103.378    tap/dmi_tck
    SLICE_X7Y140         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.448   103.826    
                         clock uncertainty           -0.035   103.791    
    SLICE_X7Y140         FDSE (Setup_fdse_C_D)       -0.067   103.724    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        103.724    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                 97.743    

Slack (MET) :             97.867ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.456ns (22.612%)  route 1.561ns (77.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 103.378 - 100.000 ) 
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.961     3.961    tap/dmi_tck
    SLICE_X7Y140         FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDSE (Prop_fdse_C_Q)         0.456     4.417 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           1.561     5.978    tap/dmi[5]
    SLICE_X7Y140         FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.378   103.378    tap/dmi_tck
    SLICE_X7Y140         FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.583   103.961    
                         clock uncertainty           -0.035   103.926    
    SLICE_X7Y140         FDSE (Setup_fdse_C_D)       -0.081   103.845    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.845    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                 97.867    

Slack (MET) :             97.971ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.456ns (20.056%)  route 1.818ns (79.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 103.378 - 100.000 ) 
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.513     3.513    tap/dmi_tck
    SLICE_X3Y142         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.456     3.969 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           1.818     5.787    tap/dmi[7]
    SLICE_X7Y140         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.378   103.378    tap/dmi_tck
    SLICE_X7Y140         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.473   103.851    
                         clock uncertainty           -0.035   103.816    
    SLICE_X7Y140         FDSE (Setup_fdse_C_D)       -0.058   103.758    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        103.758    
                         arrival time                          -5.787    
  -------------------------------------------------------------------
                         slack                                 97.971    

Slack (MET) :             97.985ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.456ns (24.373%)  route 1.415ns (75.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 102.995 - 100.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.494     3.494    tap/dmi_tck
    SLICE_X3Y143         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.456     3.950 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           1.415     5.365    tap/dmi[8]
    SLICE_X3Y142         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.995   102.995    tap/dmi_tck
    SLICE_X3Y142         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.448   103.443    
                         clock uncertainty           -0.035   103.408    
    SLICE_X3Y142         FDRE (Setup_fdre_C_D)       -0.058   103.350    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        103.350    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                 97.985    

Slack (MET) :             98.007ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.456ns (24.302%)  route 1.420ns (75.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 103.018 - 100.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.534     3.534    tap/dmi_tck
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.456     3.990 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           1.420     5.410    tap/dmi[17]
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.018   103.018    tap/dmi_tck
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.516   103.534    
                         clock uncertainty           -0.035   103.498    
    SLICE_X4Y143         FDRE (Setup_fdre_C_D)       -0.081   103.417    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        103.417    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 98.007    

Slack (MET) :             98.078ns  (required time - arrival time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.456ns (25.055%)  route 1.364ns (74.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 103.018 - 100.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.534     3.534    tap/dmi_tck
    SLICE_X5Y143         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.456     3.990 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           1.364     5.354    tap/dmi[14]
    SLICE_X5Y143         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.018   103.018    tap/dmi_tck
    SLICE_X5Y143         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism              0.516   103.534    
                         clock uncertainty           -0.035   103.498    
    SLICE_X5Y143         FDRE (Setup_fdre_C_D)       -0.067   103.431    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                        103.431    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                 98.078    

Slack (MET) :             98.099ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.518ns (29.150%)  route 1.259ns (70.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 102.857 - 100.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.350     3.350    tap/dmi_tck
    SLICE_X6Y142         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142         FDRE (Prop_fdre_C_Q)         0.518     3.868 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           1.259     5.127    tap/dmi[2]
    SLICE_X7Y142         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.857   102.857    tap/dmi_tck
    SLICE_X7Y142         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.471   103.328    
                         clock uncertainty           -0.035   103.293    
    SLICE_X7Y142         FDRE (Setup_fdre_C_D)       -0.067   103.226    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        103.226    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 98.099    

Slack (MET) :             98.108ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.456ns (24.139%)  route 1.433ns (75.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 102.995 - 100.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.350     3.350    tap/dmi_tck
    SLICE_X7Y142         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.456     3.806 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           1.433     5.239    tap/dmi[23]
    SLICE_X3Y142         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.995   102.995    tap/dmi_tck
    SLICE_X3Y142         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.448   103.443    
                         clock uncertainty           -0.035   103.408    
    SLICE_X3Y142         FDRE (Setup_fdre_C_D)       -0.061   103.347    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        103.347    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 98.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.910%)  route 0.445ns (73.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.406     1.406    tap/dmi_tck
    SLICE_X6Y143         FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.164     1.570 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.445     2.015    tap/dmi[25]
    SLICE_X7Y142         FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.711     1.711    tap/dmi_tck
    SLICE_X7Y142         FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.201     1.510    
    SLICE_X7Y142         FDRE (Hold_fdre_C_D)         0.070     1.580    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.164ns (26.540%)  route 0.454ns (73.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.487     1.487    tap/dmi_tck
    SLICE_X6Y142         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.454     2.105    tap/dmi[30]
    SLICE_X7Y142         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.711     1.711    tap/dmi_tck
    SLICE_X7Y142         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism             -0.211     1.500    
    SLICE_X7Y142         FDRE (Hold_fdre_C_D)         0.072     1.572    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.807%)  route 0.448ns (73.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.406     1.406    tap/dmi_tck
    SLICE_X6Y143         FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.164     1.570 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.448     2.018    tap/dmi[28]
    SLICE_X6Y143         FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.620     1.620    tap/dmi_tck
    SLICE_X6Y143         FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.214     1.406    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.063     1.469    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.807%)  route 0.448ns (73.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.406     1.406    tap/dmi_tck
    SLICE_X6Y143         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.164     1.570 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.448     2.018    tap/dmi[26]
    SLICE_X6Y143         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.620     1.620    tap/dmi_tck
    SLICE_X6Y143         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism             -0.214     1.406    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.059     1.465    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.218%)  route 0.513ns (75.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.559     1.559    tap/dmi_tck
    SLICE_X2Y142         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.513     2.237    tap/dmi[19]
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.811     1.811    tap/dmi_tck
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism             -0.212     1.599    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.072     1.671    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.995%)  route 0.500ns (78.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.538     1.538    tap/dmi_tck
    SLICE_X3Y143         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.500     2.179    tap/dmi[12]
    SLICE_X3Y143         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.768     1.768    tap/dmi_tck
    SLICE_X3Y143         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.230     1.538    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.070     1.608    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.879%)  route 0.503ns (78.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.538     1.538    tap/dmi_tck
    SLICE_X3Y143         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.503     2.183    tap/dmi[11]
    SLICE_X2Y143         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.768     1.768    tap/dmi_tck
    SLICE_X2Y143         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism             -0.217     1.551    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.059     1.610    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.522%)  route 0.514ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.578     1.578    tap/dmi_tck
    SLICE_X5Y143         FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           0.514     2.233    tap/dmi[13]
    SLICE_X3Y143         FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.768     1.768    tap/dmi_tck
    SLICE_X3Y143         FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism             -0.201     1.567    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.066     1.633    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.122%)  route 0.637ns (81.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.487     1.487    tap/dmi_tck
    SLICE_X7Y142         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.637     2.265    tap/dmi[23]
    SLICE_X3Y142         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.794     1.794    tap/dmi_tck
    SLICE_X3Y142         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism             -0.201     1.593    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.070     1.663    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.929%)  route 0.533ns (79.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.578     1.578    tap/dmi_tck
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.533     2.251    tap/dmi[16]
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.811     1.811    tap/dmi_tck
    SLICE_X4Y143         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism             -0.233     1.578    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.070     1.648    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.604    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X7Y140  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y143  tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y143  tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y143  tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y143  tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y143  tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y143  tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y143  tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y143  tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y143  tap/dmi_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y142  tap/dmi_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y142  tap/dmi_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y142  tap/dmi_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y142  tap/dmi_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y142  tap/dmi_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y142  tap/dmi_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y142  tap/dmi_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y142  tap/dmi_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y142  tap/dmi_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y142  tap/dmi_reg[30]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y140  tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y140  tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y143  tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y143  tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y143  tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y143  tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y143  tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y143  tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y143  tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y143  tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.961ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.718ns (35.178%)  route 1.323ns (64.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 103.473 - 100.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.801     3.842    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     4.261 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           1.323     5.584    tap/dtmcs[25]
    SLICE_X72Y35         LUT3 (Prop_lut3_I2_O)        0.299     5.883 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     5.883    tap/dtmcs[24]_i_1_n_0
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.719   103.473    tap/dtmcs_tck
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.375   103.848    
                         clock uncertainty           -0.035   103.813    
    SLICE_X72Y35         FDRE (Setup_fdre_C_D)        0.031   103.844    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.844    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                 97.961    

Slack (MET) :             97.991ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.718ns (36.249%)  route 1.263ns (63.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 103.426 - 100.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.801     3.842    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     4.261 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           1.263     5.524    tap/dtmcs[20]
    SLICE_X68Y39         LUT3 (Prop_lut3_I2_O)        0.299     5.823 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     5.823    tap/dtmcs[19]_i_1_n_0
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.426    tap/dtmcs_tck
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.392   103.818    
                         clock uncertainty           -0.035   103.783    
    SLICE_X68Y39         FDRE (Setup_fdre_C_D)        0.031   103.814    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        103.814    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                 97.991    

Slack (MET) :             98.208ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.580ns (34.131%)  route 1.119ns (65.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 103.425 - 100.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.848     3.889    tap/dtmcs_tck
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_fdre_C_Q)         0.456     4.345 r  tap/dtmcs_reg[23]/Q
                         net (fo=2, routed)           1.119     5.465    tap/dtmcs[23]
    SLICE_X71Y38         LUT3 (Prop_lut3_I2_O)        0.124     5.589 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     5.589    tap/dtmcs[22]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.671   103.425    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.375   103.800    
                         clock uncertainty           -0.035   103.765    
    SLICE_X71Y38         FDRE (Setup_fdre_C_D)        0.032   103.797    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.797    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                 98.208    

Slack (MET) :             98.258ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.609ns (34.089%)  route 1.178ns (65.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 103.473 - 100.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.802     3.843    tap/dtmcs_tck
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDRE (Prop_fdre_C_Q)         0.456     4.299 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           1.178     5.477    tap/dtmcs[30]
    SLICE_X72Y35         LUT3 (Prop_lut3_I2_O)        0.153     5.630 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     5.630    tap/dtmcs[29]_i_1_n_0
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.719   103.473    tap/dtmcs_tck
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.375   103.848    
                         clock uncertainty           -0.035   103.813    
    SLICE_X72Y35         FDRE (Setup_fdre_C_D)        0.075   103.888    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.888    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                 98.258    

Slack (MET) :             98.294ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.456ns (29.936%)  route 1.067ns (70.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 103.428 - 100.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.848     3.889    tap/dtmcs_tck
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_fdre_C_Q)         0.456     4.345 r  tap/dtmcs_reg[23]/Q
                         net (fo=2, routed)           1.067     5.413    tap/dtmcs[23]
    SLICE_X69Y43         FDRE                                         r  tap/dtmcs_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.674   103.428    tap/dtmcs_tck
    SLICE_X69Y43         FDRE                                         r  tap/dtmcs_r_reg[23]/C
                         clock pessimism              0.375   103.803    
                         clock uncertainty           -0.035   103.768    
    SLICE_X69Y43         FDRE (Setup_fdre_C_D)       -0.061   103.707    tap/dtmcs_r_reg[23]
  -------------------------------------------------------------------
                         required time                        103.707    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                 98.294    

Slack (MET) :             98.319ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.456ns (29.822%)  route 1.073ns (70.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 103.426 - 100.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.802     3.843    tap/dtmcs_tck
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDRE (Prop_fdre_C_Q)         0.456     4.299 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           1.073     5.372    tap/dtmcs[18]
    SLICE_X68Y40         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.426    tap/dtmcs_tck
    SLICE_X68Y40         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism              0.392   103.818    
                         clock uncertainty           -0.035   103.783    
    SLICE_X68Y40         FDRE (Setup_fdre_C_D)       -0.092   103.691    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                        103.691    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 98.319    

Slack (MET) :             98.425ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.606ns (38.539%)  route 0.966ns (61.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 103.427 - 100.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.844    tap/dtmcs_tck
    SLICE_X63Y43         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456     4.300 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           0.966     5.267    tap/dtmcs[34]
    SLICE_X68Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.417 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.417    tap/dtmcs[33]_i_2_n_0
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.427    tap/dtmcs_tck
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.375   103.802    
                         clock uncertainty           -0.035   103.767    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.075   103.842    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.842    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 98.425    

Slack (MET) :             98.441ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.708ns (46.901%)  route 0.802ns (53.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 103.425 - 100.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.848     3.889    tap/dtmcs_tck
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_fdre_C_Q)         0.419     4.308 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.802     5.110    tap/dtmcs[26]
    SLICE_X71Y38         LUT3 (Prop_lut3_I2_O)        0.289     5.399 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     5.399    tap/dtmcs[25]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.671   103.425    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.375   103.800    
                         clock uncertainty           -0.035   103.765    
    SLICE_X71Y38         FDRE (Setup_fdre_C_D)        0.075   103.840    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.840    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 98.441    

Slack (MET) :             98.476ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.744ns (47.587%)  route 0.819ns (52.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 103.425 - 100.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.801     3.842    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.419     4.261 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           0.819     5.081    tap/dtmcs[21]
    SLICE_X71Y38         LUT3 (Prop_lut3_I2_O)        0.325     5.406 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     5.406    tap/dtmcs[20]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.671   103.425    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.417   103.842    
                         clock uncertainty           -0.035   103.807    
    SLICE_X71Y38         FDRE (Setup_fdre_C_D)        0.075   103.882    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        103.882    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                 98.476    

Slack (MET) :             98.508ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.744ns (49.914%)  route 0.747ns (50.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 103.428 - 100.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.844    tap/dtmcs_tck
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y42         FDRE (Prop_fdre_C_Q)         0.419     4.263 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           0.747     5.010    tap/dtmcs[9]
    SLICE_X67Y44         LUT3 (Prop_lut3_I2_O)        0.325     5.335 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.335    tap/dtmcs[8]_i_1_n_0
    SLICE_X67Y44         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.674   103.428    tap/dtmcs_tck
    SLICE_X67Y44         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.375   103.803    
                         clock uncertainty           -0.035   103.768    
    SLICE_X67Y44         FDRE (Setup_fdre_C_D)        0.075   103.843    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.843    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                 98.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.402    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           0.101     1.645    tap/dtmcs_reg_n_0_[0]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.690 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.690    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.803    tap/dtmcs_tck
    SLICE_X62Y45         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism             -0.387     1.415    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.120     1.535    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.423%)  route 0.133ns (48.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.402    tap/dtmcs_tck
    SLICE_X67Y44         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.133     1.676    tap/dtmcs[5]
    SLICE_X68Y43         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.804    tap/dtmcs_tck
    SLICE_X68Y43         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism             -0.363     1.440    
    SLICE_X68Y43         FDRE (Hold_fdre_C_D)         0.075     1.515    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.451%)  route 0.133ns (48.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.402    tap/dtmcs_tck
    SLICE_X63Y43         FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.133     1.676    tap/dtmcs[36]
    SLICE_X64Y43         FDRE                                         r  tap/dtmcs_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.804    tap/dtmcs_tck
    SLICE_X64Y43         FDRE                                         r  tap/dtmcs_r_reg[36]/C
                         clock pessimism             -0.363     1.440    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.070     1.510    tap/dtmcs_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.648     1.418    tap/dtmcs_tck
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_fdre_C_Q)         0.128     1.546 r  tap/dtmcs_reg[29]/Q
                         net (fo=2, routed)           0.073     1.619    tap/dtmcs[29]
    SLICE_X73Y35         FDRE                                         r  tap/dtmcs_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.923     1.819    tap/dtmcs_tck
    SLICE_X73Y35         FDRE                                         r  tap/dtmcs_r_reg[29]/C
                         clock pessimism             -0.387     1.431    
    SLICE_X73Y35         FDRE (Hold_fdre_C_D)         0.022     1.453    tap/dtmcs_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.402    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  tap/dtmcs_reg[39]/Q
                         net (fo=2, routed)           0.125     1.668    tap/dtmcs[39]
    SLICE_X63Y43         FDRE                                         r  tap/dtmcs_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.803    tap/dtmcs_tck
    SLICE_X63Y43         FDRE                                         r  tap/dtmcs_reg[38]/C
                         clock pessimism             -0.384     1.418    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.076     1.494    tap/dtmcs_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.630     1.400    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.121     1.662    tap/dtmcs[22]
    SLICE_X71Y39         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.906     1.802    tap/dtmcs_tck
    SLICE_X71Y39         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism             -0.385     1.416    
    SLICE_X71Y39         FDRE (Hold_fdre_C_D)         0.071     1.487    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.630     1.400    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           0.121     1.662    tap/dtmcs[15]
    SLICE_X71Y39         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.906     1.802    tap/dtmcs_tck
    SLICE_X71Y39         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism             -0.385     1.416    
    SLICE_X71Y39         FDRE (Hold_fdre_C_D)         0.070     1.486    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.113%)  route 0.152ns (44.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.402    tap/dtmcs_tck
    SLICE_X63Y45         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           0.152     1.695    tap/dtmcs[1]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.046     1.741 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.803    tap/dtmcs_tck
    SLICE_X62Y45         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism             -0.387     1.415    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.131     1.546    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.891%)  route 0.131ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.631     1.401    tap/dtmcs_tck
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y42         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  tap/dtmcs_reg[11]/Q
                         net (fo=2, routed)           0.131     1.673    tap/dtmcs[11]
    SLICE_X68Y40         FDRE                                         r  tap/dtmcs_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.803    tap/dtmcs_tck
    SLICE_X68Y40         FDRE                                         r  tap/dtmcs_r_reg[11]/C
                         clock pessimism             -0.385     1.417    
    SLICE_X68Y40         FDRE (Hold_fdre_C_D)         0.047     1.464    tap/dtmcs_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.390%)  route 0.137ns (51.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.402    tap/dtmcs_tck
    SLICE_X67Y44         FDRE                                         r  tap/dtmcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y44         FDRE (Prop_fdre_C_Q)         0.128     1.530 r  tap/dtmcs_reg[6]/Q
                         net (fo=2, routed)           0.137     1.667    tap/dtmcs[6]
    SLICE_X68Y44         FDRE                                         r  tap/dtmcs_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.804    tap/dtmcs_tck
    SLICE_X68Y44         FDRE                                         r  tap/dtmcs_r_reg[6]/C
                         clock pessimism             -0.363     1.440    
    SLICE_X68Y44         FDRE (Hold_fdre_C_D)         0.016     1.456    tap/dtmcs_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y45   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y40   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y40   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y43   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y43   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y40   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X71Y39   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X71Y39   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X71Y39   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y45   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y43   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y43   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y45   tap/dtmcs_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y45   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y45   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y43   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y43   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y40   tap/dtmcs_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.892ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.948ns = ( 100.948 - 100.000 ) 
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.112     1.112    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     1.568 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.522     2.090    tap/idcode[0]
    SLICE_X28Y79         LUT3 (Prop_lut3_I2_O)        0.124     2.214 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.214    tap/idcode[0]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.948   100.948    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.112    
                         clock uncertainty           -0.035   101.077    
    SLICE_X28Y79         FDRE (Setup_fdre_C_D)        0.029   101.106    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.106    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                 98.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.501ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.432     0.432    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     0.573 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.185     0.758    tap/idcode[0]
    SLICE_X28Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.803 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.803    tap/idcode[0]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.501     0.501    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.432    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.091     0.523    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y79  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_75_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -7.814ns,  Total Violation      -62.061ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.814ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.346ns  (logic 0.704ns (52.315%)  route 0.642ns (47.685%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 23.830 - 26.667 ) 
    Source Clock Delay      (SCD):    9.958ns = ( 29.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.717    29.958    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X83Y148        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDCE (Prop_fdce_C_Q)         0.456    30.414 r  swervolf/gpio_rojobot/ext_pad_o_reg[1]/Q
                         net (fo=1, routed)           0.343    30.757    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X83Y148        LUT6 (Prop_lut6_I5_O)        0.124    30.881 r  rojobot31_0_module/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.298    31.180    rojobot31_0_module/inst/BOTCPU/DataOut_reg[1]
    SLICE_X84Y148        LUT6 (Prop_lut6_I3_O)        0.124    31.304 r  rojobot31_0_module/inst/BOTCPU/DataOut[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.304    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X84Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.595    23.830    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X84Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.000    23.830    
                         clock uncertainty           -0.417    23.413    
    SLICE_X84Y148        FDRE (Setup_fdre_C_D)        0.077    23.490    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         23.490    
                         arrival time                         -31.304    
  -------------------------------------------------------------------
                         slack                                 -7.814    

Slack (VIOLATED) :        -7.808ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.292ns  (logic 0.704ns (54.504%)  route 0.588ns (45.496%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 23.832 - 26.667 ) 
    Source Clock Delay      (SCD):    9.960ns = ( 29.960 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.719    29.960    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X86Y148        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDCE (Prop_fdce_C_Q)         0.456    30.416 r  swervolf/gpio_rojobot/ext_pad_o_reg[4]/Q
                         net (fo=1, routed)           0.292    30.708    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    30.832 r  rojobot31_0_module/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.296    31.128    rojobot31_0_module/inst/BOTCPU/DataOut_reg[4]
    SLICE_X87Y147        LUT6 (Prop_lut6_I3_O)        0.124    31.252 r  rojobot31_0_module/inst/BOTCPU/DataOut[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.252    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.597    23.832    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.000    23.832    
                         clock uncertainty           -0.417    23.415    
    SLICE_X87Y147        FDRE (Setup_fdre_C_D)        0.029    23.444    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         23.444    
                         arrival time                         -31.252    
  -------------------------------------------------------------------
                         slack                                 -7.808    

Slack (VIOLATED) :        -7.807ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.294ns  (logic 0.704ns (54.424%)  route 0.590ns (45.576%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 23.832 - 26.667 ) 
    Source Clock Delay      (SCD):    9.960ns = ( 29.960 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.719    29.960    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X89Y148        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y148        FDCE (Prop_fdce_C_Q)         0.456    30.416 r  swervolf/gpio_rojobot/ext_pad_o_reg[5]/Q
                         net (fo=1, routed)           0.287    30.703    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    30.827 r  rojobot31_0_module/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.302    31.130    rojobot31_0_module/inst/BOTCPU/DataOut_reg[5]
    SLICE_X86Y149        LUT6 (Prop_lut6_I3_O)        0.124    31.254 r  rojobot31_0_module/inst/BOTCPU/DataOut[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.254    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X86Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.597    23.832    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X86Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.000    23.832    
                         clock uncertainty           -0.417    23.415    
    SLICE_X86Y149        FDRE (Setup_fdre_C_D)        0.032    23.447    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         23.447    
                         arrival time                         -31.254    
  -------------------------------------------------------------------
                         slack                                 -7.807    

Slack (VIOLATED) :        -7.796ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.283ns  (logic 0.704ns (54.873%)  route 0.579ns (45.127%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 23.830 - 26.667 ) 
    Source Clock Delay      (SCD):    9.958ns = ( 29.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.717    29.958    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X83Y148        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDCE (Prop_fdce_C_Q)         0.456    30.414 r  swervolf/gpio_rojobot/ext_pad_o_reg[7]/Q
                         net (fo=1, routed)           0.425    30.839    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X85Y148        LUT6 (Prop_lut6_I5_O)        0.124    30.963 r  rojobot31_0_module/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.154    31.117    rojobot31_0_module/inst/BOTCPU/DataOut_reg[7]
    SLICE_X85Y148        LUT6 (Prop_lut6_I3_O)        0.124    31.241 r  rojobot31_0_module/inst/BOTCPU/DataOut[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.241    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X85Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.595    23.830    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X85Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.000    23.830    
                         clock uncertainty           -0.417    23.413    
    SLICE_X85Y148        FDRE (Setup_fdre_C_D)        0.032    23.445    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         23.445    
                         arrival time                         -31.241    
  -------------------------------------------------------------------
                         slack                                 -7.796    

Slack (VIOLATED) :        -7.758ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.290ns  (logic 0.704ns (54.566%)  route 0.586ns (45.434%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 23.832 - 26.667 ) 
    Source Clock Delay      (SCD):    9.960ns = ( 29.960 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.719    29.960    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X89Y149        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y149        FDCE (Prop_fdce_C_Q)         0.456    30.416 r  swervolf/gpio_rojobot/ext_pad_o_reg[3]/Q
                         net (fo=1, routed)           0.288    30.704    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    30.828 r  rojobot31_0_module/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.298    31.126    rojobot31_0_module/inst/BOTCPU/DataOut_reg[3]
    SLICE_X88Y149        LUT6 (Prop_lut6_I3_O)        0.124    31.250 r  rojobot31_0_module/inst/BOTCPU/DataOut[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.250    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X88Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.597    23.832    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.000    23.832    
                         clock uncertainty           -0.417    23.415    
    SLICE_X88Y149        FDRE (Setup_fdre_C_D)        0.077    23.492    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         23.492    
                         arrival time                         -31.250    
  -------------------------------------------------------------------
                         slack                                 -7.758    

Slack (VIOLATED) :        -7.719ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.205ns  (logic 0.766ns (63.563%)  route 0.439ns (36.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 23.832 - 26.667 ) 
    Source Clock Delay      (SCD):    9.960ns = ( 29.960 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.719    29.960    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X88Y147        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDCE (Prop_fdce_C_Q)         0.518    30.478 r  swervolf/gpio_rojobot/ext_pad_o_reg[0]/Q
                         net (fo=1, routed)           0.154    30.632    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X89Y147        LUT6 (Prop_lut6_I5_O)        0.124    30.756 r  rojobot31_0_module/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.285    31.041    rojobot31_0_module/inst/BOTCPU/DataOut_reg[0]
    SLICE_X87Y147        LUT6 (Prop_lut6_I3_O)        0.124    31.165 r  rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.165    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.597    23.832    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.000    23.832    
                         clock uncertainty           -0.417    23.415    
    SLICE_X87Y147        FDRE (Setup_fdre_C_D)        0.031    23.446    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         23.446    
                         arrival time                         -31.165    
  -------------------------------------------------------------------
                         slack                                 -7.719    

Slack (VIOLATED) :        -7.686ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.170ns  (logic 0.704ns (60.165%)  route 0.466ns (39.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 23.830 - 26.667 ) 
    Source Clock Delay      (SCD):    9.958ns = ( 29.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.717    29.958    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X85Y149        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDCE (Prop_fdce_C_Q)         0.456    30.414 r  swervolf/gpio_rojobot/ext_pad_o_reg[6]/Q
                         net (fo=1, routed)           0.162    30.576    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    30.700 r  rojobot31_0_module/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.304    31.004    rojobot31_0_module/inst/BOTCPU/DataOut_reg[6]
    SLICE_X85Y148        LUT6 (Prop_lut6_I3_O)        0.124    31.128 r  rojobot31_0_module/inst/BOTCPU/DataOut[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.128    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X85Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.595    23.830    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X85Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.000    23.830    
                         clock uncertainty           -0.417    23.413    
    SLICE_X85Y148        FDRE (Setup_fdre_C_D)        0.029    23.442    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         23.442    
                         arrival time                         -31.128    
  -------------------------------------------------------------------
                         slack                                 -7.686    

Slack (VIOLATED) :        -7.672ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.157ns  (logic 0.704ns (60.829%)  route 0.453ns (39.171%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -12.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 23.832 - 26.667 ) 
    Source Clock Delay      (SCD):    9.960ns = ( 29.960 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    22.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    26.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    28.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    28.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.719    29.960    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X89Y149        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y149        FDCE (Prop_fdce_C_Q)         0.456    30.416 r  swervolf/gpio_rojobot/ext_pad_o_reg[2]/Q
                         net (fo=1, routed)           0.162    30.578    rojobot31_0_module/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.124    30.702 r  rojobot31_0_module/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.291    30.993    rojobot31_0_module/inst/BOTCPU/DataOut_reg[2]
    SLICE_X86Y149        LUT6 (Prop_lut6_I3_O)        0.124    31.117 r  rojobot31_0_module/inst/BOTCPU/DataOut[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.117    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X86Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162    27.829    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.505 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    22.144    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.235 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.597    23.832    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X86Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.000    23.832    
                         clock uncertainty           -0.417    23.415    
    SLICE_X86Y149        FDRE (Setup_fdre_C_D)        0.031    23.446    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         23.446    
                         arrival time                         -31.117    
  -------------------------------------------------------------------
                         slack                                 -7.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.079ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.604     3.053    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X89Y149        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y149        FDCE (Prop_fdce_C_Q)         0.141     3.194 r  swervolf/gpio_rojobot/ext_pad_o_reg[11]/Q
                         net (fo=1, routed)           0.140     3.334    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X88Y149        LUT6 (Prop_lut6_I5_O)        0.045     3.379 r  rojobot31_0_module/inst/BOTCPU/DataOut[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.379    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[3]
    SLICE_X88Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.873    -1.237    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X88Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.417    -0.820    
    SLICE_X88Y149        FDRE (Hold_fdre_C_D)         0.120    -0.700    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.103ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.603     3.052    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y146        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDCE (Prop_fdce_C_Q)         0.141     3.193 r  swervolf/gpio_rojobot/ext_pad_o_reg[8]/Q
                         net (fo=1, routed)           0.137     3.330    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X87Y147        LUT6 (Prop_lut6_I5_O)        0.045     3.375 r  rojobot31_0_module/inst/BOTCPU/DataOut[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.375    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[0]
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.873    -1.237    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.417    -0.820    
    SLICE_X87Y147        FDRE (Hold_fdre_C_D)         0.092    -0.728    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.105ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.603     3.052    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y146        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDCE (Prop_fdce_C_Q)         0.141     3.193 r  swervolf/gpio_rojobot/ext_pad_o_reg[12]/Q
                         net (fo=1, routed)           0.138     3.331    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X87Y147        LUT6 (Prop_lut6_I5_O)        0.045     3.376 r  rojobot31_0_module/inst/BOTCPU/DataOut[4]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.376    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[4]
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.873    -1.237    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X87Y147        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.417    -0.820    
    SLICE_X87Y147        FDRE (Hold_fdre_C_D)         0.091    -0.729    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           3.376    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.120ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.903%)  route 0.153ns (45.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.604     3.053    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X87Y149        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y149        FDCE (Prop_fdce_C_Q)         0.141     3.194 r  swervolf/gpio_rojobot/ext_pad_o_reg[10]/Q
                         net (fo=1, routed)           0.153     3.347    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X86Y149        LUT6 (Prop_lut6_I5_O)        0.045     3.392 r  rojobot31_0_module/inst/BOTCPU/DataOut[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.392    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[2]
    SLICE_X86Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.873    -1.237    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X86Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.417    -0.820    
    SLICE_X86Y149        FDRE (Hold_fdre_C_D)         0.092    -0.728    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.153ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.037%)  route 0.186ns (49.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.603     3.052    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X83Y148        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDCE (Prop_fdce_C_Q)         0.141     3.193 r  swervolf/gpio_rojobot/ext_pad_o_reg[15]/Q
                         net (fo=1, routed)           0.186     3.379    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X85Y148        LUT6 (Prop_lut6_I5_O)        0.045     3.424 r  rojobot31_0_module/inst/BOTCPU/DataOut[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.424    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[7]
    SLICE_X85Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.873    -1.238    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X85Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.417    -0.821    
    SLICE_X85Y148        FDRE (Hold_fdre_C_D)         0.092    -0.729    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.153ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.128%)  route 0.185ns (49.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.603     3.052    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X83Y148        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDCE (Prop_fdce_C_Q)         0.141     3.193 r  swervolf/gpio_rojobot/ext_pad_o_reg[14]/Q
                         net (fo=1, routed)           0.185     3.378    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X85Y148        LUT6 (Prop_lut6_I5_O)        0.045     3.423 r  rojobot31_0_module/inst/BOTCPU/DataOut[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.423    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[6]
    SLICE_X85Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.873    -1.238    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X85Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.417    -0.821    
    SLICE_X85Y148        FDRE (Hold_fdre_C_D)         0.091    -0.730    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.158ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.583%)  route 0.196ns (48.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.603     3.052    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X84Y149        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y149        FDCE (Prop_fdce_C_Q)         0.164     3.216 r  swervolf/gpio_rojobot/ext_pad_o_reg[9]/Q
                         net (fo=1, routed)           0.196     3.412    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X84Y148        LUT6 (Prop_lut6_I5_O)        0.045     3.457 r  rojobot31_0_module/inst/BOTCPU/DataOut[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.457    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[1]
    SLICE_X84Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.873    -1.238    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X84Y148        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.417    -0.821    
    SLICE_X84Y148        FDRE (Hold_fdre_C_D)         0.120    -0.701    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.183ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot/ext_pad_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.851%)  route 0.194ns (48.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.603     3.052    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X84Y149        FDCE                                         r  swervolf/gpio_rojobot/ext_pad_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y149        FDCE (Prop_fdce_C_Q)         0.164     3.216 r  swervolf/gpio_rojobot/ext_pad_o_reg[13]/Q
                         net (fo=1, routed)           0.194     3.410    rojobot31_0_module/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X86Y149        LUT6 (Prop_lut6_I5_O)        0.045     3.455 r  rojobot31_0_module/inst/BOTCPU/DataOut[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.455    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[7]_1[5]
    SLICE_X86Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.873    -1.237    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X86Y149        FDRE                                         r  rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.417    -0.820    
    SLICE_X86Y149        FDRE (Hold_fdre_C_D)         0.092    -0.728    rojobot31_0_module/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  4.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -3.672ns,  Total Violation       -3.672ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.672ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@30.000ns - clk_75_clk_wiz_0 rise@26.667ns)
  Data Path Delay:        12.343ns  (logic 0.580ns (4.699%)  route 11.763ns (95.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 33.357 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 24.360 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                   IBUF                         0.000    26.667 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    27.900    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    20.829 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    22.549    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.645 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.715    24.360    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X83Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDCE (Prop_fdce_C_Q)         0.456    24.816 r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)          11.763    36.578    swervolf/gpio_rojobot_i/upd_sysregs
    SLICE_X43Y149        LUT3 (Prop_lut3_I2_O)        0.124    36.702 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    36.702    swervolf_n_240
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.945    33.357    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.000    33.357    
                         clock uncertainty           -0.355    33.001    
    SLICE_X43Y149        FDRE (Setup_fdre_C_D)        0.029    33.030    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         33.030    
                         arrival time                         -36.702    
  -------------------------------------------------------------------
                         slack                                 -3.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.590ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 0.186ns (3.469%)  route 5.176ns (96.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.601    -0.813    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X83Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  rojobot31_0_module/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           5.176     4.504    swervolf/gpio_rojobot_i/upd_sysregs
    SLICE_X43Y149        LUT3 (Prop_lut3_I2_O)        0.045     4.549 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     4.549    swervolf_n_240
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.074     1.512    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.000     1.512    
                         clock uncertainty            0.355     1.867    
    SLICE_X43Y149        FDRE (Hold_fdre_C_D)         0.091     1.958    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           4.549    
  -------------------------------------------------------------------
                         slack                                  2.590    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.642ns (23.685%)  route 2.069ns (76.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 13.357 - 10.000 ) 
    Source Clock Delay      (SCD):    9.950ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.709     9.950    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X84Y115        FDCE                                         r  swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDCE (Prop_fdce_C_Q)         0.518    10.468 f  swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/Q
                         net (fo=1, routed)           2.069    12.537    swervolf/gpio_rojobot_i/IO_INT_ACK
    SLICE_X43Y149        LUT3 (Prop_lut3_I0_O)        0.124    12.661 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    12.661    swervolf_n_240
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.945    13.357    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.071    13.427    
                         clock uncertainty           -0.140    13.287    
    SLICE_X43Y149        FDRE (Setup_fdre_C_D)        0.029    13.316    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                  0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.532ns  (arrival time - required time)
  Source:                 swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.209ns (20.103%)  route 0.831ns (79.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.598     3.047    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X84Y115        FDCE                                         r  swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDCE (Prop_fdce_C_Q)         0.164     3.211 f  swervolf/gpio_rojobot_i/ext_pad_o_reg[0]/Q
                         net (fo=1, routed)           0.831     4.042    swervolf/gpio_rojobot_i/IO_INT_ACK
    SLICE_X43Y149        LUT3 (Prop_lut3_I0_O)        0.045     4.087 r  swervolf/gpio_rojobot_i/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     4.087    swervolf_n_240
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.074     1.512    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism             -0.188     1.324    
                         clock uncertainty            0.140     1.464    
    SLICE_X43Y149        FDRE (Hold_fdre_C_D)         0.091     1.555    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  2.532    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.419ns (22.995%)  route 1.403ns (77.005%))
  Logic Levels:           0  
  Clock Path Skew:        -3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 16.122 - 10.000 ) 
    Source Clock Delay      (SCD):    10.047ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.805    10.047    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X65Y48         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDCE (Prop_fdce_C_Q)         0.419    10.466 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          1.403    11.869    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X65Y21         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.662    16.122    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X65Y21         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.357    
                         clock uncertainty           -0.172    16.185    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)       -0.233    15.952    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.952    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.716ns (36.168%)  route 1.264ns (63.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 16.166 - 10.000 ) 
    Source Clock Delay      (SCD):    10.032ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.790    10.032    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X71Y21         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y21         FDRE (Prop_fdre_C_Q)         0.419    10.451 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][61]/Q
                         net (fo=1, routed)           1.264    11.714    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][29]
    SLICE_X74Y25         LUT4 (Prop_lut4_I0_O)        0.297    12.011 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[61]_i_1/O
                         net (fo=1, routed)           0.000    12.011    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[29]
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.706    16.166    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism              0.235    16.401    
                         clock uncertainty           -0.172    16.229    
    SLICE_X74Y25         FDCE (Setup_fdce_C_D)        0.081    16.310    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         16.310    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.774ns (41.518%)  route 1.090ns (58.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 16.115 - 10.000 ) 
    Source Clock Delay      (SCD):    10.032ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.790    10.032    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X50Y20         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.478    10.510 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][55]/Q
                         net (fo=1, routed)           1.090    11.600    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[29]
    SLICE_X52Y19         LUT4 (Prop_lut4_I1_O)        0.296    11.896 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[55]_i_1/O
                         net (fo=1, routed)           0.000    11.896    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[29]
    SLICE_X52Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.655    16.115    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X52Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.235    16.350    
                         clock uncertainty           -0.172    16.178    
    SLICE_X52Y19         FDCE (Setup_fdce_C_D)        0.031    16.209    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         16.209    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.774ns (40.640%)  route 1.131ns (59.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.124ns = ( 16.124 - 10.000 ) 
    Source Clock Delay      (SCD):    10.031ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.789    10.031    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X54Y15         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.478    10.509 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           1.131    11.639    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][32]
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.296    11.935 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000    11.935    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[32]
    SLICE_X58Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.664    16.124    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X58Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.235    16.359    
                         clock uncertainty           -0.172    16.187    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.077    16.264    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         16.264    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.718ns (38.676%)  route 1.138ns (61.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.123ns = ( 16.123 - 10.000 ) 
    Source Clock Delay      (SCD):    10.032ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.790    10.032    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X71Y21         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y21         FDRE (Prop_fdre_C_Q)         0.419    10.451 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           1.138    11.589    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][11]
    SLICE_X71Y19         LUT4 (Prop_lut4_I0_O)        0.299    11.888 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000    11.888    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[11]
    SLICE_X71Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.663    16.123    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X71Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.235    16.358    
                         clock uncertainty           -0.172    16.186    
    SLICE_X71Y19         FDCE (Setup_fdce_C_D)        0.032    16.218    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.776ns (42.343%)  route 1.057ns (57.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 16.115 - 10.000 ) 
    Source Clock Delay      (SCD):    10.032ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.790    10.032    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X50Y20         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.478    10.510 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][66]/Q
                         net (fo=1, routed)           1.057    11.566    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[34]
    SLICE_X52Y19         LUT4 (Prop_lut4_I1_O)        0.298    11.864 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[66]_i_1/O
                         net (fo=1, routed)           0.000    11.864    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[34]
    SLICE_X52Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.655    16.115    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X52Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.235    16.350    
                         clock uncertainty           -0.172    16.178    
    SLICE_X52Y19         FDCE (Setup_fdce_C_D)        0.032    16.210    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.718ns (40.961%)  route 1.035ns (59.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.127ns = ( 16.127 - 10.000 ) 
    Source Clock Delay      (SCD):    10.088ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.846    10.088    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X72Y15         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.419    10.507 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/Q
                         net (fo=1, routed)           1.035    11.541    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][34]
    SLICE_X71Y16         LUT4 (Prop_lut4_I0_O)        0.299    11.840 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[72]_i_1/O
                         net (fo=1, routed)           0.000    11.840    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[34]
    SLICE_X71Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.667    16.127    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X71Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism              0.235    16.362    
                         clock uncertainty           -0.172    16.190    
    SLICE_X71Y16         FDCE (Setup_fdce_C_D)        0.032    16.222    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         16.222    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.642ns (35.881%)  route 1.147ns (64.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.123ns = ( 16.123 - 10.000 ) 
    Source Clock Delay      (SCD):    10.035ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.793    10.035    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X60Y16         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518    10.553 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][45]/Q
                         net (fo=1, routed)           1.147    11.700    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][19]
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.124    11.824 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[45]_i_1/O
                         net (fo=1, routed)           0.000    11.824    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[19]
    SLICE_X61Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.663    16.123    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X61Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism              0.235    16.358    
                         clock uncertainty           -0.172    16.186    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.032    16.218    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.642ns (36.143%)  route 1.134ns (63.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 16.115 - 10.000 ) 
    Source Clock Delay      (SCD):    10.032ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.790    10.032    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X50Y20         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518    10.550 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][51]/Q
                         net (fo=1, routed)           1.134    11.684    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[25]
    SLICE_X52Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.808 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[51]_i_1/O
                         net (fo=1, routed)           0.000    11.808    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[25]
    SLICE_X52Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.655    16.115    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X52Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism              0.235    16.350    
                         clock uncertainty           -0.172    16.178    
    SLICE_X52Y19         FDCE (Setup_fdce_C_D)        0.029    16.207    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.642ns (36.334%)  route 1.125ns (63.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 16.122 - 10.000 ) 
    Source Clock Delay      (SCD):    10.036ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.794    10.036    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X62Y17         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.518    10.554 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][51]/Q
                         net (fo=1, routed)           1.125    11.678    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[19]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.802 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[51]_i_1/O
                         net (fo=1, routed)           0.000    11.802    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[19]
    SLICE_X63Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.662    16.122    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X63Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism              0.235    16.357    
                         clock uncertainty           -0.172    16.185    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)        0.031    16.216    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         16.216    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  4.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.641     3.090    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y23         FDRE (Prop_fdre_C_Q)         0.141     3.231 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][10]/Q
                         net (fo=1, routed)           0.087     3.319    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][10]
    SLICE_X76Y23         LUT4 (Prop_lut4_I3_O)        0.045     3.364 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[10]_i_1/O
                         net (fo=1, routed)           0.000     3.364    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[9]
    SLICE_X76Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.913     2.499    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism             -0.283     2.215    
                         clock uncertainty            0.172     2.388    
    SLICE_X76Y23         FDCE (Hold_fdce_C_D)         0.120     2.508    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.641     3.090    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141     3.231 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][13]/Q
                         net (fo=1, routed)           0.087     3.319    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][13]
    SLICE_X76Y26         LUT4 (Prop_lut4_I0_O)        0.045     3.364 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     3.364    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[12]
    SLICE_X76Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.913     2.499    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.283     2.215    
                         clock uncertainty            0.172     2.388    
    SLICE_X76Y26         FDCE (Hold_fdce_C_D)         0.120     2.508    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.643     3.092    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y27         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y27         FDRE (Prop_fdre_C_Q)         0.141     3.233 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][15]/Q
                         net (fo=1, routed)           0.087     3.321    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][15]
    SLICE_X74Y27         LUT4 (Prop_lut4_I0_O)        0.045     3.366 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     3.366    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[14]
    SLICE_X74Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.283     2.217    
                         clock uncertainty            0.172     2.390    
    SLICE_X74Y27         FDCE (Hold_fdce_C_D)         0.120     2.510    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.169%)  route 0.099ns (34.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.641     3.090    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y26         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141     3.231 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][22]/Q
                         net (fo=1, routed)           0.099     3.331    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][22]
    SLICE_X74Y27         LUT4 (Prop_lut4_I0_O)        0.045     3.376 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[22]_i_1/O
                         net (fo=1, routed)           0.000     3.376    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[21]
    SLICE_X74Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.283     2.217    
                         clock uncertainty            0.172     2.390    
    SLICE_X74Y27         FDCE (Hold_fdce_C_D)         0.121     2.511    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           3.376    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.641     3.090    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y23         FDRE (Prop_fdre_C_Q)         0.141     3.231 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           0.099     3.331    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][4]
    SLICE_X76Y23         LUT4 (Prop_lut4_I0_O)        0.045     3.376 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     3.376    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[3]
    SLICE_X76Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.913     2.499    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.283     2.215    
                         clock uncertainty            0.172     2.388    
    SLICE_X76Y23         FDCE (Hold_fdce_C_D)         0.121     2.509    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           3.376    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.643     3.092    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X74Y21         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y21         FDRE (Prop_fdre_C_Q)         0.164     3.256 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][1]/Q
                         net (fo=1, routed)           0.050     3.307    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][1]
    SLICE_X75Y21         LUT4 (Prop_lut4_I3_O)        0.045     3.352 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.352    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[0]
    SLICE_X75Y21         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.916     2.502    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y21         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.283     2.218    
                         clock uncertainty            0.172     2.391    
    SLICE_X75Y21         FDCE (Hold_fdce_C_D)         0.092     2.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.624     3.073    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X62Y19         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.164     3.237 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][51]/Q
                         net (fo=1, routed)           0.050     3.288    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][19]
    SLICE_X63Y19         LUT4 (Prop_lut4_I0_O)        0.045     3.333 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[51]_i_1/O
                         net (fo=1, routed)           0.000     3.333    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[19]
    SLICE_X63Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.897     2.483    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X63Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.283     2.199    
                         clock uncertainty            0.172     2.372    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.092     2.464    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.648     3.097    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X76Y33         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y33         FDRE (Prop_fdre_C_Q)         0.164     3.261 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][37]/Q
                         net (fo=1, routed)           0.051     3.313    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][37]
    SLICE_X77Y33         LUT4 (Prop_lut4_I3_O)        0.045     3.358 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[37]_i_1/O
                         net (fo=1, routed)           0.000     3.358    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[36]
    SLICE_X77Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.921     2.507    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism             -0.283     2.223    
                         clock uncertainty            0.172     2.396    
    SLICE_X77Y33         FDCE (Hold_fdce_C_D)         0.091     2.487    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y45         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDRE (Prop_fdre_C_Q)         0.141     3.222 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][71]/Q
                         net (fo=1, routed)           0.085     3.307    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][71]
    SLICE_X69Y45         LUT4 (Prop_lut4_I3_O)        0.045     3.352 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[71]_i_1/O
                         net (fo=1, routed)           0.000     3.352    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[70]
    SLICE_X69Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.908     2.494    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism             -0.283     2.210    
                         clock uncertainty            0.172     2.383    
    SLICE_X69Y45         FDCE (Hold_fdce_C_D)         0.092     2.475    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y45         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDRE (Prop_fdre_C_Q)         0.141     3.222 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][27]/Q
                         net (fo=1, routed)           0.086     3.308    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][27]
    SLICE_X69Y45         LUT4 (Prop_lut4_I3_O)        0.045     3.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[27]_i_1/O
                         net (fo=1, routed)           0.000     3.353    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[26]
    SLICE_X69Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.908     2.494    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y45         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism             -0.283     2.210    
                         clock uncertainty            0.172     2.383    
    SLICE_X69Y45         FDCE (Hold_fdce_C_D)         0.091     2.474    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.879    





---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_core

Setup :           32  Failing Endpoints,  Worst Slack       -6.062ns,  Total Violation     -133.987ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.062ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.948ns  (logic 0.518ns (2.163%)  route 23.430ns (97.837%))
  Logic Levels:           0  
  Clock Path Skew:        11.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.394ns = ( 29.394 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.313ns = ( 11.020 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.709    11.020    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.518    11.538 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=3, routed)          23.430    34.968    swervolf/gpio_rojobot/D[2]
    SLICE_X86Y147        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.600    29.394    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X86Y147        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[2]/C
                         clock pessimism              0.000    29.394    
                         clock uncertainty           -0.417    28.978    
    SLICE_X86Y147        FDCE (Setup_fdce_C_D)       -0.072    28.906    swervolf/gpio_rojobot/sync_reg[2]
  -------------------------------------------------------------------
                         required time                         28.906    
                         arrival time                         -34.968    
  -------------------------------------------------------------------
                         slack                                 -6.062    

Slack (VIOLATED) :        -6.056ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.941ns  (logic 0.518ns (2.164%)  route 23.423ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        11.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.392ns = ( 29.392 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.314ns = ( 11.019 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.708    11.019    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y145        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y145        FDCE (Prop_fdce_C_Q)         0.518    11.537 r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)          23.423    34.960    swervolf/gpio_rojobot/D[10]
    SLICE_X86Y141        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.598    29.392    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X86Y141        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[10]/C
                         clock pessimism              0.000    29.392    
                         clock uncertainty           -0.417    28.976    
    SLICE_X86Y141        FDCE (Setup_fdce_C_D)       -0.071    28.905    swervolf/gpio_rojobot/sync_reg[10]
  -------------------------------------------------------------------
                         required time                         28.905    
                         arrival time                         -34.960    
  -------------------------------------------------------------------
                         slack                                 -6.056    

Slack (VIOLATED) :        -5.805ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.742ns  (logic 0.456ns (1.921%)  route 23.286ns (98.079%))
  Logic Levels:           0  
  Clock Path Skew:        11.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.507ns = ( 29.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.225ns = ( 11.108 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.796    11.108    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X71Y187        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDCE (Prop_fdce_C_Q)         0.456    11.564 r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=694, routed)        23.286    34.850    swervolf/gpio_rojobot/D[24]
    SLICE_X80Y180        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.712    29.507    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X80Y180        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[24]/C
                         clock pessimism              0.000    29.507    
                         clock uncertainty           -0.417    29.090    
    SLICE_X80Y180        FDCE (Setup_fdce_C_D)       -0.045    29.045    swervolf/gpio_rojobot/sync_reg[24]
  -------------------------------------------------------------------
                         required time                         29.045    
                         arrival time                         -34.850    
  -------------------------------------------------------------------
                         slack                                 -5.805    

Slack (VIOLATED) :        -5.775ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.797ns  (logic 0.518ns (2.177%)  route 23.279ns (97.823%))
  Logic Levels:           0  
  Clock Path Skew:        11.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.518ns = ( 29.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.313ns = ( 11.020 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.709    11.020    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.518    11.538 r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=217, routed)        23.279    34.818    swervolf/gpio_rojobot/D[31]
    SLICE_X76Y150        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.723    29.518    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X76Y150        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[31]/C
                         clock pessimism              0.000    29.518    
                         clock uncertainty           -0.417    29.101    
    SLICE_X76Y150        FDCE (Setup_fdce_C_D)       -0.058    29.043    swervolf/gpio_rojobot/sync_reg[31]
  -------------------------------------------------------------------
                         required time                         29.043    
                         arrival time                         -34.818    
  -------------------------------------------------------------------
                         slack                                 -5.775    

Slack (VIOLATED) :        -5.755ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.676ns  (logic 0.456ns (1.926%)  route 23.220ns (98.074%))
  Logic Levels:           0  
  Clock Path Skew:        11.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.378ns = ( 29.378 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( 11.013 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.702    11.013    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X77Y148        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y148        FDCE (Prop_fdce_C_Q)         0.456    11.469 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=4, routed)          23.220    34.690    swervolf/gpio_rojobot/D[16]
    SLICE_X76Y145        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.584    29.378    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X76Y145        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[16]/C
                         clock pessimism              0.000    29.378    
                         clock uncertainty           -0.417    28.962    
    SLICE_X76Y145        FDCE (Setup_fdce_C_D)       -0.027    28.935    swervolf/gpio_rojobot/sync_reg[16]
  -------------------------------------------------------------------
                         required time                         28.935    
                         arrival time                         -34.690    
  -------------------------------------------------------------------
                         slack                                 -5.755    

Slack (VIOLATED) :        -5.432ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        23.319ns  (logic 0.456ns (1.956%)  route 22.863ns (98.044%))
  Logic Levels:           0  
  Clock Path Skew:        11.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 11.026 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.715    11.026    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X82Y147        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y147        FDCE (Prop_fdce_C_Q)         0.456    11.482 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)          22.863    34.345    swervolf/gpio_rojobot/D[4]
    SLICE_X82Y145        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.597    29.391    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X82Y145        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[4]/C
                         clock pessimism              0.000    29.391    
                         clock uncertainty           -0.417    28.975    
    SLICE_X82Y145        FDCE (Setup_fdce_C_D)       -0.062    28.913    swervolf/gpio_rojobot/sync_reg[4]
  -------------------------------------------------------------------
                         required time                         28.913    
                         arrival time                         -34.345    
  -------------------------------------------------------------------
                         slack                                 -5.432    

Slack (VIOLATED) :        -5.021ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        22.938ns  (logic 0.456ns (1.988%)  route 22.482ns (98.012%))
  Logic Levels:           0  
  Clock Path Skew:        11.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.507ns = ( 29.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.176ns = ( 11.157 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.845    11.157    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X77Y187        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y187        FDCE (Prop_fdce_C_Q)         0.456    11.613 r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=290, routed)        22.482    34.095    swervolf/gpio_rojobot/D[27]
    SLICE_X78Y179        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.712    29.507    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X78Y179        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[27]/C
                         clock pessimism              0.000    29.507    
                         clock uncertainty           -0.417    29.090    
    SLICE_X78Y179        FDCE (Setup_fdce_C_D)       -0.016    29.074    swervolf/gpio_rojobot/sync_reg[27]
  -------------------------------------------------------------------
                         required time                         29.074    
                         arrival time                         -34.095    
  -------------------------------------------------------------------
                         slack                                 -5.021    

Slack (VIOLATED) :        -4.962ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        22.887ns  (logic 0.518ns (2.263%)  route 22.369ns (97.737%))
  Logic Levels:           0  
  Clock Path Skew:        11.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.379ns = ( 29.379 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( 11.013 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.702    11.013    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X76Y148        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDCE (Prop_fdce_C_Q)         0.518    11.531 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=7, routed)          22.369    33.901    swervolf/gpio_rojobot/D[0]
    SLICE_X76Y147        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.585    29.379    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X76Y147        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[0]/C
                         clock pessimism              0.000    29.379    
                         clock uncertainty           -0.417    28.963    
    SLICE_X76Y147        FDCE (Setup_fdce_C_D)       -0.024    28.939    swervolf/gpio_rojobot/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         28.939    
                         arrival time                         -33.901    
  -------------------------------------------------------------------
                         slack                                 -4.962    

Slack (VIOLATED) :        -4.828ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        22.563ns  (logic 0.478ns (2.119%)  route 22.085ns (97.881%))
  Logic Levels:           0  
  Clock Path Skew:        11.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.313ns = ( 11.020 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.709    11.020    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.478    11.498 r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)          22.085    33.584    swervolf/gpio_rojobot/D[11]
    SLICE_X82Y145        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.597    29.391    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X82Y145        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[11]/C
                         clock pessimism              0.000    29.391    
                         clock uncertainty           -0.417    28.975    
    SLICE_X82Y145        FDCE (Setup_fdce_C_D)       -0.219    28.756    swervolf/gpio_rojobot/sync_reg[11]
  -------------------------------------------------------------------
                         required time                         28.756    
                         arrival time                         -33.584    
  -------------------------------------------------------------------
                         slack                                 -4.828    

Slack (VIOLATED) :        -4.779ns  (required time - arrival time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        22.685ns  (logic 0.518ns (2.283%)  route 22.167ns (97.717%))
  Logic Levels:           0  
  Clock Path Skew:        11.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.507ns = ( 29.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.177ns = ( 11.156 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                   IBUF                         0.000    13.333 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.233    14.566    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     7.496 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.215    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.311 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.844    11.156    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X76Y186        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y186        FDCE (Prop_fdce_C_Q)         0.518    11.674 r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=412, routed)        22.167    33.841    swervolf/gpio_rojobot/D[26]
    SLICE_X78Y179        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.712    29.507    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X78Y179        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[26]/C
                         clock pessimism              0.000    29.507    
                         clock uncertainty           -0.417    29.090    
    SLICE_X78Y179        FDCE (Setup_fdce_C_D)       -0.028    29.062    swervolf/gpio_rojobot/sync_reg[26]
  -------------------------------------------------------------------
                         required time                         29.062    
                         arrival time                         -33.841    
  -------------------------------------------------------------------
                         slack                                 -4.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.805ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 0.141ns (1.560%)  route 8.899ns (98.440%))
  Logic Levels:           0  
  Clock Path Skew:        4.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.662    -0.751    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X72Y189        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y189        FDCE (Prop_fdce_C_Q)         0.141    -0.610 r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           8.899     8.289    swervolf/gpio_rojobot/D[8]
    SLICE_X75Y190        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.941     3.996    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X75Y190        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[8]/C
                         clock pessimism              0.000     3.996    
                         clock uncertainty            0.417     4.412    
    SLICE_X75Y190        FDCE (Hold_fdce_C_D)         0.071     4.483    swervolf/gpio_rojobot/sync_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           8.289    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.847ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.156ns  (logic 0.385ns (2.244%)  route 16.771ns (97.756%))
  Logic Levels:           0  
  Clock Path Skew:        12.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.944ns
    Source Clock Delay      (SCD):    -2.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.588    -2.844    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.385    -2.459 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=3, routed)          16.771    14.311    swervolf/gpio_rojobot/D[23]
    SLICE_X76Y146        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.703     9.944    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X76Y146        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[23]/C
                         clock pessimism              0.000     9.944    
                         clock uncertainty            0.417    10.361    
    SLICE_X76Y146        FDCE (Hold_fdce_C_D)         0.104    10.465    swervolf/gpio_rojobot/sync_reg[23]
  -------------------------------------------------------------------
                         required time                        -10.465    
                         arrival time                          14.311    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.908ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 0.141ns (1.542%)  route 9.002ns (98.458%))
  Logic Levels:           0  
  Clock Path Skew:        4.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.663    -0.750    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X77Y189        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y189        FDCE (Prop_fdce_C_Q)         0.141    -0.609 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           9.002     8.393    swervolf/gpio_rojobot/D[7]
    SLICE_X81Y194        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.943     3.998    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X81Y194        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[7]/C
                         clock pessimism              0.000     3.998    
                         clock uncertainty            0.417     4.414    
    SLICE_X81Y194        FDCE (Hold_fdce_C_D)         0.071     4.485    swervolf/gpio_rojobot/sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.485    
                         arrival time                           8.393    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.997ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 0.148ns (1.613%)  route 9.029ns (98.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.661    -0.752    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X76Y186        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y186        FDCE (Prop_fdce_C_Q)         0.148    -0.604 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=4, routed)           9.029     8.424    swervolf/gpio_rojobot/D[22]
    SLICE_X79Y186        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.938     3.993    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X79Y186        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[22]/C
                         clock pessimism              0.000     3.993    
                         clock uncertainty            0.417     4.409    
    SLICE_X79Y186        FDCE (Hold_fdce_C_D)         0.018     4.427    swervolf/gpio_rojobot/sync_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.427    
                         arrival time                           8.424    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.095ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.492ns  (logic 0.418ns (2.390%)  route 17.074ns (97.610%))
  Logic Levels:           0  
  Clock Path Skew:        12.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.948ns
    Source Clock Delay      (SCD):    -2.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.588    -2.844    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y148        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDCE (Prop_fdce_C_Q)         0.418    -2.426 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=5, routed)          17.074    14.648    swervolf/gpio_rojobot/D[1]
    SLICE_X79Y146        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.707     9.948    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X79Y146        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[1]/C
                         clock pessimism              0.000     9.948    
                         clock uncertainty            0.417    10.365    
    SLICE_X79Y146        FDCE (Hold_fdce_C_D)         0.188    10.553    swervolf/gpio_rojobot/sync_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.553    
                         arrival time                          14.648    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.131ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 0.418ns (2.378%)  route 17.161ns (97.622%))
  Logic Levels:           0  
  Clock Path Skew:        12.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.945ns
    Source Clock Delay      (SCD):    -2.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         1.588    -2.844    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y148        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDCE (Prop_fdce_C_Q)         0.418    -2.426 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=4, routed)          17.161    14.735    swervolf/gpio_rojobot/D[21]
    SLICE_X76Y147        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.704     9.945    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X76Y147        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[21]/C
                         clock pessimism              0.000     9.945    
                         clock uncertainty            0.417    10.362    
    SLICE_X76Y147        FDCE (Hold_fdce_C_D)         0.242    10.604    swervolf/gpio_rojobot/sync_reg[21]
  -------------------------------------------------------------------
                         required time                        -10.604    
                         arrival time                          14.735    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.165ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 0.164ns (1.744%)  route 9.239ns (98.256%))
  Logic Levels:           0  
  Clock Path Skew:        4.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.920ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.597    -0.817    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.164    -0.653 r  rojobot31_0_module/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=312, routed)         9.239     8.587    swervolf/gpio_rojobot/D[30]
    SLICE_X74Y144        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.866     3.920    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X74Y144        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[30]/C
                         clock pessimism              0.000     3.920    
                         clock uncertainty            0.417     4.337    
    SLICE_X74Y144        FDCE (Hold_fdce_C_D)         0.085     4.422    swervolf/gpio_rojobot/sync_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.422    
                         arrival time                           8.587    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.281ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 0.141ns (1.482%)  route 9.371ns (98.518%))
  Logic Levels:           0  
  Clock Path Skew:        4.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.663    -0.750    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X77Y189        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y189        FDCE (Prop_fdce_C_Q)         0.141    -0.609 r  rojobot31_0_module/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           9.371     8.761    swervolf/gpio_rojobot/D[3]
    SLICE_X81Y195        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.943     3.998    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X81Y195        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[3]/C
                         clock pessimism              0.000     3.998    
                         clock uncertainty            0.417     4.414    
    SLICE_X81Y195        FDCE (Hold_fdce_C_D)         0.066     4.480    swervolf/gpio_rojobot/sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.480    
                         arrival time                           8.761    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.327ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 0.148ns (1.558%)  route 9.354ns (98.442%))
  Logic Levels:           0  
  Clock Path Skew:        4.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.597    -0.817    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.148    -0.669 r  rojobot31_0_module/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           9.354     8.685    swervolf/gpio_rojobot/D[13]
    SLICE_X81Y146        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.869     3.924    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X81Y146        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[13]/C
                         clock pessimism              0.000     3.924    
                         clock uncertainty            0.417     4.341    
    SLICE_X81Y146        FDCE (Hold_fdce_C_D)         0.017     4.358    swervolf/gpio_rojobot/sync_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.358    
                         arrival time                           8.685    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.345ns  (arrival time - required time)
  Source:                 rojobot31_0_module/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/gpio_rojobot/sync_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 0.148ns (1.554%)  route 9.374ns (98.446%))
  Logic Levels:           0  
  Clock Path Skew:        4.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    clk_gen_75hz_module/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_gen_75hz_module/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_gen_75hz_module/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_gen_75hz_module/inst/clkout1_buf/O
                         net (fo=282, routed)         0.597    -0.817    rojobot31_0_module/inst/BOTREGIF/clk_in
    SLICE_X80Y149        FDCE                                         r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDCE (Prop_fdce_C_Q)         0.148    -0.669 r  rojobot31_0_module/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=4, routed)           9.374     8.705    swervolf/gpio_rojobot/D[19]
    SLICE_X81Y146        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.869     3.924    swervolf/gpio_rojobot/clk_core_BUFG
    SLICE_X81Y146        FDCE                                         r  swervolf/gpio_rojobot/sync_reg[19]/C
                         clock pessimism              0.000     3.924    
                         clock uncertainty            0.417     4.341    
    SLICE_X81Y146        FDCE (Hold_fdce_C_D)         0.019     4.360    swervolf/gpio_rojobot/sync_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           8.705    
  -------------------------------------------------------------------
                         slack                                  4.345    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 IO_BotUpdt_Sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swervolf/gpio_rojobot_i/sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        10.762ns  (logic 0.456ns (4.237%)  route 10.306ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        5.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 29.388 - 20.000 ) 
    Source Clock Delay      (SCD):    3.768ns = ( 13.768 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           2.286    13.768    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y149        FDRE (Prop_fdre_C_Q)         0.456    14.224 r  IO_BotUpdt_Sync_reg/Q
                         net (fo=2, routed)          10.306    24.530    swervolf/gpio_rojobot_i/D[1]
    SLICE_X87Y113        FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.594    29.388    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X87Y113        FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[1]/C
                         clock pessimism              0.071    29.459    
                         clock uncertainty           -0.140    29.319    
    SLICE_X87Y113        FDCE (Setup_fdce_C_D)       -0.081    29.238    swervolf/gpio_rojobot_i/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         29.238    
                         arrival time                         -24.530    
  -------------------------------------------------------------------
                         slack                                  4.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.012ns  (arrival time - required time)
  Source:                 IO_BotUpdt_Sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swervolf/gpio_rojobot_i/sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 0.141ns (2.944%)  route 4.648ns (97.056%))
  Logic Levels:           0  
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.915     1.165    clk_IBUF
    SLICE_X43Y149        FDRE                                         r  IO_BotUpdt_Sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y149        FDRE (Prop_fdre_C_Q)         0.141     1.306 r  IO_BotUpdt_Sync_reg/Q
                         net (fo=2, routed)           4.648     5.954    swervolf/gpio_rojobot_i/D[1]
    SLICE_X87Y113        FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.869     3.924    swervolf/gpio_rojobot_i/clk_core_BUFG
    SLICE_X87Y113        FDCE                                         r  swervolf/gpio_rojobot_i/sync_reg[1]/C
                         clock pessimism             -0.188     3.736    
                         clock uncertainty            0.140     3.876    
    SLICE_X87Y113        FDCE (Hold_fdce_C_D)         0.066     3.942    swervolf/gpio_rojobot_i/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.942    
                         arrival time                           5.954    
  -------------------------------------------------------------------
                         slack                                  2.012    





---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][50]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        10.082ns  (logic 0.773ns (7.667%)  route 9.309ns (92.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.305ns = ( 29.305 - 20.000 ) 
    Source Clock Delay      (SCD):    6.501ns = ( 16.501 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.805    16.501    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X70Y48         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.478    16.979 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][50]/Q
                         net (fo=1, routed)           9.309    26.288    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][50]
    SLICE_X70Y51         LUT4 (Prop_lut4_I3_O)        0.295    26.583 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[50]_i_1__0/O
                         net (fo=1, routed)           0.000    26.583    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[47]
    SLICE_X70Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.510    29.305    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.235    29.540    
                         clock uncertainty           -0.173    29.367    
    SLICE_X70Y51         FDCE (Setup_fdce_C_D)        0.081    29.448    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         29.448    
                         arrival time                         -26.583    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        10.057ns  (logic 0.580ns (5.767%)  route 9.477ns (94.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.388ns = ( 29.388 - 20.000 ) 
    Source Clock Delay      (SCD):    6.408ns = ( 16.408 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.712    16.408    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y57         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y57         FDRE (Prop_fdre_C_Q)         0.456    16.864 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/Q
                         net (fo=1, routed)           9.477    26.341    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][18]
    SLICE_X74Y57         LUT4 (Prop_lut4_I0_O)        0.124    26.465 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000    26.465    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[15]
    SLICE_X74Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.593    29.388    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism              0.235    29.623    
                         clock uncertainty           -0.173    29.450    
    SLICE_X74Y57         FDCE (Setup_fdce_C_D)        0.077    29.527    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         29.527    
                         arrival time                         -26.465    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][58]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        10.025ns  (logic 0.580ns (5.785%)  route 9.445ns (94.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.387ns = ( 29.387 - 20.000 ) 
    Source Clock Delay      (SCD):    6.408ns = ( 16.408 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.712    16.408    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y58         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDRE (Prop_fdre_C_Q)         0.456    16.864 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][58]/Q
                         net (fo=1, routed)           9.445    26.309    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][58]
    SLICE_X74Y59         LUT4 (Prop_lut4_I0_O)        0.124    26.433 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[58]_i_1__0/O
                         net (fo=1, routed)           0.000    26.433    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[55]
    SLICE_X74Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.592    29.387    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]/C
                         clock pessimism              0.235    29.622    
                         clock uncertainty           -0.173    29.449    
    SLICE_X74Y59         FDCE (Setup_fdce_C_D)        0.079    29.528    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         29.528    
                         arrival time                         -26.433    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.547ns  (logic 0.715ns (7.489%)  route 8.832ns (92.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.384ns = ( 29.384 - 20.000 ) 
    Source Clock Delay      (SCD):    6.407ns = ( 16.407 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.711    16.407    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.419    16.826 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/Q
                         net (fo=1, routed)           8.832    25.658    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][59]
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.296    25.954 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    25.954    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[56]
    SLICE_X73Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.589    29.384    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y61         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.235    29.619    
                         clock uncertainty           -0.173    29.446    
    SLICE_X73Y61         FDCE (Setup_fdce_C_D)        0.031    29.477    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         29.477    
                         arrival time                         -25.954    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.633ns  (logic 0.642ns (7.436%)  route 7.991ns (92.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.304ns = ( 29.304 - 20.000 ) 
    Source Clock Delay      (SCD):    6.327ns = ( 16.327 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.631    16.327    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X70Y53         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    16.845 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           7.991    24.836    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X71Y54         LUT4 (Prop_lut4_I0_O)        0.124    24.960 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    24.960    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[36]
    SLICE_X71Y54         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.509    29.304    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X71Y54         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.235    29.539    
                         clock uncertainty           -0.173    29.366    
    SLICE_X71Y54         FDCE (Setup_fdce_C_D)        0.031    29.397    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         29.397    
                         arrival time                         -24.960    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.473ns  (logic 0.580ns (6.845%)  route 7.893ns (93.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.387ns = ( 29.387 - 20.000 ) 
    Source Clock Delay      (SCD):    6.407ns = ( 16.407 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.711    16.407    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y60         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.456    16.863 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][25]/Q
                         net (fo=1, routed)           7.893    24.756    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][25]
    SLICE_X76Y60         LUT4 (Prop_lut4_I0_O)        0.124    24.880 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    24.880    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[22]
    SLICE_X76Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.592    29.387    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism              0.235    29.622    
                         clock uncertainty           -0.173    29.449    
    SLICE_X76Y60         FDCE (Setup_fdce_C_D)        0.081    29.530    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         29.530    
                         arrival time                         -24.880    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.337ns  (logic 0.715ns (8.577%)  route 7.622ns (91.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.466ns = ( 29.466 - 20.000 ) 
    Source Clock Delay      (SCD):    6.497ns = ( 16.497 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.801    16.497    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X61Y4          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.419    16.916 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/Q
                         net (fo=1, routed)           7.622    24.537    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][5]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.296    24.833 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    24.833    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[5]
    SLICE_X59Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.671    29.466    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.235    29.701    
                         clock uncertainty           -0.173    29.528    
    SLICE_X59Y4          FDCE (Setup_fdce_C_D)        0.032    29.560    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         29.560    
                         arrival time                         -24.833    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.976ns  (logic 0.580ns (7.272%)  route 7.396ns (92.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.389ns = ( 29.389 - 20.000 ) 
    Source Clock Delay      (SCD):    6.410ns = ( 16.410 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.714    16.410    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y57         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.456    16.866 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][17]/Q
                         net (fo=1, routed)           7.396    24.262    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][17]
    SLICE_X76Y56         LUT4 (Prop_lut4_I0_O)        0.124    24.386 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    24.386    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[14]
    SLICE_X76Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.594    29.389    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism              0.235    29.624    
                         clock uncertainty           -0.173    29.451    
    SLICE_X76Y56         FDCE (Setup_fdce_C_D)        0.077    29.528    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         29.528    
                         arrival time                         -24.386    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.864ns  (logic 0.580ns (7.376%)  route 7.284ns (92.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.304ns = ( 29.304 - 20.000 ) 
    Source Clock Delay      (SCD):    6.327ns = ( 16.327 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.631    16.327    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.456    16.783 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][36]/Q
                         net (fo=1, routed)           7.284    24.067    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][36]
    SLICE_X68Y56         LUT4 (Prop_lut4_I0_O)        0.124    24.191 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[36]_i_1__0/O
                         net (fo=1, routed)           0.000    24.191    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[33]
    SLICE_X68Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.509    29.304    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism              0.235    29.539    
                         clock uncertainty           -0.173    29.366    
    SLICE_X68Y56         FDCE (Setup_fdce_C_D)        0.031    29.397    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         29.397    
                         arrival time                         -24.191    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.879ns  (logic 0.580ns (7.361%)  route 7.299ns (92.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.305ns = ( 29.305 - 20.000 ) 
    Source Clock Delay      (SCD):    6.328ns = ( 16.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    12.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.632    16.328    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y51         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y51         FDRE (Prop_fdre_C_Q)         0.456    16.784 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           7.299    24.083    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][54]
    SLICE_X70Y51         LUT4 (Prop_lut4_I0_O)        0.124    24.207 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[54]_i_1__0/O
                         net (fo=1, routed)           0.000    24.207    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[51]
    SLICE_X70Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.510    29.305    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y51         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.235    29.540    
                         clock uncertainty           -0.173    29.367    
    SLICE_X70Y51         FDCE (Setup_fdce_C_D)        0.079    29.446    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         29.446    
                         arrival time                         -24.207    
  -------------------------------------------------------------------
                         slack                                  5.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.467ns (11.391%)  route 3.633ns (88.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.958ns
    Source Clock Delay      (SCD):    6.185ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.725     6.185    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X73Y48         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.367     6.552 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][30]/Q
                         net (fo=1, routed)           3.633    10.185    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][30]
    SLICE_X74Y52         LUT4 (Prop_lut4_I0_O)        0.100    10.285 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    10.285    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[27]
    SLICE_X74Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.716     9.958    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.235     9.722    
                         clock uncertainty            0.173     9.895    
    SLICE_X74Y52         FDCE (Hold_fdce_C_D)         0.330    10.225    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                        -10.225    
                         arrival time                          10.285    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.518ns (12.411%)  route 3.656ns (87.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.953ns
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.590     6.051    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X76Y62         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_fdre_C_Q)         0.418     6.469 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/Q
                         net (fo=1, routed)           3.656    10.124    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][33]
    SLICE_X77Y62         LUT4 (Prop_lut4_I0_O)        0.100    10.224 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000    10.224    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[30]
    SLICE_X77Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.711     9.953    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism             -0.235     9.717    
                         clock uncertainty            0.173     9.890    
    SLICE_X77Y62         FDCE (Hold_fdce_C_D)         0.270    10.160    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                        -10.160    
                         arrival time                          10.224    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][56]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.467ns (11.155%)  route 3.719ns (88.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.874ns
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.509     5.970    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y55         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y55         FDRE (Prop_fdre_C_Q)         0.367     6.337 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][56]/Q
                         net (fo=1, routed)           3.719    10.056    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][56]
    SLICE_X69Y52         LUT4 (Prop_lut4_I0_O)        0.100    10.156 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    10.156    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[53]
    SLICE_X69Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.632     9.874    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X69Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism             -0.235     9.638    
                         clock uncertainty            0.173     9.811    
    SLICE_X69Y52         FDCE (Hold_fdce_C_D)         0.270    10.081    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                        -10.081    
                         arrival time                          10.156    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.467ns (10.969%)  route 3.791ns (89.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.958ns
    Source Clock Delay      (SCD):    6.054ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.593     6.054    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y52         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDRE (Prop_fdre_C_Q)         0.367     6.421 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][48]/Q
                         net (fo=1, routed)           3.791    10.211    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][48]
    SLICE_X74Y52         LUT4 (Prop_lut4_I3_O)        0.100    10.311 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[48]_i_1__0/O
                         net (fo=1, routed)           0.000    10.311    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[45]
    SLICE_X74Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.716     9.958    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X74Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.235     9.722    
                         clock uncertainty            0.173     9.895    
    SLICE_X74Y52         FDCE (Hold_fdce_C_D)         0.333    10.228    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                        -10.228    
                         arrival time                          10.311    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.578ns (13.545%)  route 3.689ns (86.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.043ns
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.671     6.131    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X61Y4          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.337     6.468 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][5]/Q
                         net (fo=1, routed)           3.689    10.157    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][4]
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.241    10.398 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.398    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X60Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.801    10.043    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.235     9.807    
                         clock uncertainty            0.173     9.980    
    SLICE_X60Y4          FDCE (Hold_fdce_C_D)         0.330    10.310    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.310    
                         arrival time                          10.398    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][73]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.624ns (14.815%)  route 3.588ns (85.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.039ns
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.666     6.126    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y13         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.385     6.511 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][73]/Q
                         net (fo=1, routed)           3.588    10.099    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][73]
    SLICE_X59Y12         LUT4 (Prop_lut4_I0_O)        0.239    10.338 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[73]_i_1__0/O
                         net (fo=1, routed)           0.000    10.338    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[70]
    SLICE_X59Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.797    10.039    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism             -0.235     9.803    
                         clock uncertainty            0.173     9.976    
    SLICE_X59Y12         FDCE (Hold_fdce_C_D)         0.271    10.247    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                        -10.247    
                         arrival time                          10.338    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.518ns (12.131%)  route 3.752ns (87.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.957ns
    Source Clock Delay      (SCD):    6.055ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.594     6.055    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X74Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y56         FDRE (Prop_fdre_C_Q)         0.418     6.473 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][28]/Q
                         net (fo=1, routed)           3.752    10.225    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][28]
    SLICE_X76Y56         LUT4 (Prop_lut4_I0_O)        0.100    10.325 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    10.325    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[25]
    SLICE_X76Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.715     9.957    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism             -0.235     9.721    
                         clock uncertainty            0.173     9.894    
    SLICE_X76Y56         FDCE (Hold_fdce_C_D)         0.333    10.227    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                        -10.227    
                         arrival time                          10.325    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.467ns (10.921%)  route 3.809ns (89.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.957ns
    Source Clock Delay      (SCD):    6.055ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.594     6.055    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X75Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y56         FDRE (Prop_fdre_C_Q)         0.367     6.422 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][17]/Q
                         net (fo=1, routed)           3.809    10.231    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][17]
    SLICE_X76Y56         LUT4 (Prop_lut4_I3_O)        0.100    10.331 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[17]_i_1__0/O
                         net (fo=1, routed)           0.000    10.331    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[14]
    SLICE_X76Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.715     9.957    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X76Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism             -0.235     9.721    
                         clock uncertainty            0.173     9.894    
    SLICE_X76Y56         FDCE (Hold_fdce_C_D)         0.330    10.224    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                        -10.224    
                         arrival time                          10.331    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.467ns (11.430%)  route 3.619ns (88.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.956ns
    Source Clock Delay      (SCD):    6.185ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241     2.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.725     6.185    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y48         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y48         FDRE (Prop_fdre_C_Q)         0.367     6.552 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/Q
                         net (fo=1, routed)           3.619    10.171    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][66]
    SLICE_X73Y50         LUT4 (Prop_lut4_I3_O)        0.100    10.271 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000    10.271    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[63]
    SLICE_X73Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.714     9.956    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X73Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism             -0.235     9.720    
                         clock uncertainty            0.173     9.893    
    SLICE_X73Y50         FDCE (Hold_fdce_C_D)         0.270    10.163    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                        -10.163    
                         arrival time                          10.271    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.186ns (8.787%)  route 1.931ns (91.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.566     1.868    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y55         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y55         FDRE (Prop_fdre_C_Q)         0.141     2.009 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][24]/Q
                         net (fo=1, routed)           1.931     3.940    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][24]
    SLICE_X69Y52         LUT4 (Prop_lut4_I0_O)        0.045     3.985 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000     3.985    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[21]
    SLICE_X69Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.839     3.893    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X69Y52         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism             -0.283     3.610    
                         clock uncertainty            0.173     3.782    
    SLICE_X69Y52         FDCE (Hold_fdce_C_D)         0.091     3.873    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       10.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.875ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        14.380ns  (logic 0.478ns (3.324%)  route 13.902ns (96.676%))
  Logic Levels:           0  
  Clock Path Skew:        5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.469ns = ( 29.469 - 20.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.844    tap/dtmcs_tck
    SLICE_X62Y45         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.478     4.322 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          13.902    18.225    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X67Y45         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.674    29.469    tap/clk_core_BUFG
    SLICE_X67Y45         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.469    
                         clock uncertainty           -0.140    29.329    
    SLICE_X67Y45         FDCE (Setup_fdce_C_D)       -0.229    29.100    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.100    
                         arrival time                         -18.225    
  -------------------------------------------------------------------
                         slack                                 10.875    

Slack (MET) :             15.509ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        9.909ns  (logic 0.518ns (5.228%)  route 9.391ns (94.772%))
  Logic Levels:           0  
  Clock Path Skew:        5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.469ns = ( 29.469 - 20.000 ) 
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.945     1.945    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.803     3.844    tap/dtmcs_tck
    SLICE_X62Y45         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.518     4.362 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           9.391    13.753    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X67Y45         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.674    29.469    tap/clk_core_BUFG
    SLICE_X67Y45         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.469    
                         clock uncertainty           -0.140    29.329    
    SLICE_X67Y45         FDCE (Setup_fdce_C_D)       -0.067    29.262    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.262    
                         arrival time                         -13.753    
  -------------------------------------------------------------------
                         slack                                 15.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 0.418ns (4.976%)  route 7.982ns (95.024%))
  Logic Levels:           0  
  Clock Path Skew:        6.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.046ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663     1.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673     3.427    tap/dtmcs_tck
    SLICE_X62Y45         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.418     3.845 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           7.982    11.827    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X67Y45         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.804    10.046    tap/clk_core_BUFG
    SLICE_X67Y45         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    10.046    
                         clock uncertainty            0.140    10.185    
    SLICE_X67Y45         FDCE (Hold_fdce_C_D)         0.192    10.377    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.377    
                         arrival time                          11.827    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             3.141ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 0.148ns (2.526%)  route 5.711ns (97.474%))
  Logic Levels:           0  
  Clock Path Skew:        2.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.744     0.744    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.632     1.402    tap/dtmcs_tck
    SLICE_X62Y45         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.148     1.550 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.711     7.262    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X67Y45         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.908     3.962    tap/clk_core_BUFG
    SLICE_X67Y45         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     3.962    
                         clock uncertainty            0.140     4.102    
    SLICE_X67Y45         FDCE (Hold_fdce_C_D)         0.019     4.121    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.121    
                         arrival time                           7.262    
  -------------------------------------------------------------------
                         slack                                  3.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       11.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.595ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.679ns  (logic 0.580ns (34.543%)  route 1.099ns (65.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 103.426 - 100.000 ) 
    Source Clock Delay      (SCD):    10.044ns = ( 90.044 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.802    90.044    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X67Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y39         FDCE (Prop_fdce_C_Q)         0.456    90.500 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           1.099    91.599    tap/dmi_reg_rdata[17]
    SLICE_X68Y39         LUT3 (Prop_lut3_I0_O)        0.124    91.723 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000    91.723    tap/dtmcs[19]_i_1_n_0
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.426    tap/dtmcs_tck
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000   103.426    
                         clock uncertainty           -0.140   103.286    
    SLICE_X68Y39         FDRE (Setup_fdre_C_D)        0.031   103.317    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        103.317    
                         arrival time                         -91.723    
  -------------------------------------------------------------------
                         slack                                 11.595    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.711ns  (logic 0.608ns (35.530%)  route 1.103ns (64.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 103.427 - 100.000 ) 
    Source Clock Delay      (SCD):    10.046ns = ( 90.046 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.804    90.046    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X67Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDCE (Prop_fdce_C_Q)         0.456    90.502 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           1.103    91.605    tap/dmi_reg_rdata[7]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.152    91.757 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    91.757    tap/dtmcs[9]_i_1_n_0
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.427    tap/dtmcs_tck
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.427    
                         clock uncertainty           -0.140   103.287    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.075   103.362    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        103.362    
                         arrival time                         -91.757    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.639ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.633ns  (logic 0.580ns (35.520%)  route 1.053ns (64.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 103.426 - 100.000 ) 
    Source Clock Delay      (SCD):    10.044ns = ( 90.044 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.802    90.044    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y39         FDCE (Prop_fdce_C_Q)         0.456    90.500 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           1.053    91.552    tap/dmi_reg_rdata[16]
    SLICE_X68Y39         LUT3 (Prop_lut3_I0_O)        0.124    91.676 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000    91.676    tap/dtmcs[18]_i_1_n_0
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.426    tap/dtmcs_tck
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000   103.426    
                         clock uncertainty           -0.140   103.286    
    SLICE_X68Y39         FDRE (Setup_fdre_C_D)        0.029   103.315    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        103.315    
                         arrival time                         -91.676    
  -------------------------------------------------------------------
                         slack                                 11.639    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.584ns  (logic 0.642ns (40.522%)  route 0.942ns (59.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 103.425 - 100.000 ) 
    Source Clock Delay      (SCD):    10.042ns = ( 90.042 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.800    90.042    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y37         FDCE (Prop_fdce_C_Q)         0.518    90.560 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.942    91.502    tap/dmi_reg_rdata[20]
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.124    91.626 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    91.626    tap/dtmcs[22]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.671   103.425    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.425    
                         clock uncertainty           -0.140   103.285    
    SLICE_X71Y38         FDRE (Setup_fdre_C_D)        0.032   103.317    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.317    
                         arrival time                         -91.626    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             11.708ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.566ns  (logic 0.580ns (37.028%)  route 0.986ns (62.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 103.473 - 100.000 ) 
    Source Clock Delay      (SCD):    10.090ns = ( 90.090 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.848    90.090    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDCE (Prop_fdce_C_Q)         0.456    90.546 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.986    91.532    tap/dmi_reg_rdata[25]
    SLICE_X72Y35         LUT3 (Prop_lut3_I0_O)        0.124    91.656 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000    91.656    tap/dtmcs[27]_i_1_n_0
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.719   103.473    tap/dtmcs_tck
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000   103.473    
                         clock uncertainty           -0.140   103.333    
    SLICE_X72Y35         FDRE (Setup_fdre_C_D)        0.031   103.364    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        103.364    
                         arrival time                         -91.656    
  -------------------------------------------------------------------
                         slack                                 11.708    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.550ns  (logic 0.580ns (37.418%)  route 0.970ns (62.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 103.427 - 100.000 ) 
    Source Clock Delay      (SCD):    10.045ns = ( 90.045 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.803    90.045    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X67Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y42         FDCE (Prop_fdce_C_Q)         0.456    90.501 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.970    91.471    tap/dmi_reg_rdata[11]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.124    91.595 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000    91.595    tap/dtmcs[13]_i_1_n_0
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.673   103.427    tap/dtmcs_tck
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000   103.427    
                         clock uncertainty           -0.140   103.287    
    SLICE_X68Y42         FDRE (Setup_fdre_C_D)        0.031   103.318    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                        103.318    
                         arrival time                         -91.595    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.754ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.565ns  (logic 0.668ns (42.684%)  route 0.897ns (57.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 103.425 - 100.000 ) 
    Source Clock Delay      (SCD):    10.042ns = ( 90.042 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.800    90.042    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y37         FDCE (Prop_fdce_C_Q)         0.518    90.560 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.897    91.456    tap/dmi_reg_rdata[18]
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.150    91.606 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000    91.606    tap/dtmcs[20]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.671   103.425    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000   103.425    
                         clock uncertainty           -0.140   103.285    
    SLICE_X71Y38         FDRE (Setup_fdre_C_D)        0.075   103.360    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        103.360    
                         arrival time                         -91.606    
  -------------------------------------------------------------------
                         slack                                 11.754    

Slack (MET) :             11.757ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.518ns  (logic 0.580ns (38.207%)  route 0.938ns (61.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 103.425 - 100.000 ) 
    Source Clock Delay      (SCD):    10.042ns = ( 90.042 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.800    90.042    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.456    90.498 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[15]/Q
                         net (fo=1, routed)           0.938    91.436    tap/dmi_reg_rdata[15]
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.124    91.560 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000    91.560    tap/dtmcs[17]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.671   103.425    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.000   103.425    
                         clock uncertainty           -0.140   103.285    
    SLICE_X71Y38         FDRE (Setup_fdre_C_D)        0.031   103.316    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.316    
                         arrival time                         -91.560    
  -------------------------------------------------------------------
                         slack                                 11.757    

Slack (MET) :             11.855ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.463ns  (logic 0.610ns (41.702%)  route 0.853ns (58.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.426ns = ( 103.426 - 100.000 ) 
    Source Clock Delay      (SCD):    10.044ns = ( 90.044 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.802    90.044    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y39         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y39         FDCE (Prop_fdce_C_Q)         0.456    90.500 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.853    91.352    tap/dmi_reg_rdata[29]
    SLICE_X68Y39         LUT3 (Prop_lut3_I0_O)        0.154    91.506 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000    91.506    tap/dtmcs[31]_i_1_n_0
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.426    tap/dtmcs_tck
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000   103.426    
                         clock uncertainty           -0.140   103.286    
    SLICE_X68Y39         FDRE (Setup_fdre_C_D)        0.075   103.361    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.361    
                         arrival time                         -91.506    
  -------------------------------------------------------------------
                         slack                                 11.855    

Slack (MET) :             11.876ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.441ns  (logic 0.606ns (42.040%)  route 0.835ns (57.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 103.473 - 100.000 ) 
    Source Clock Delay      (SCD):    10.091ns = ( 90.090 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316    82.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704    88.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.849    90.091    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDCE (Prop_fdce_C_Q)         0.456    90.547 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.835    91.382    tap/dmi_reg_rdata[26]
    SLICE_X72Y35         LUT3 (Prop_lut3_I0_O)        0.150    91.532 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000    91.532    tap/dtmcs[28]_i_1_n_0
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.663   101.663    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.754 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.719   103.473    tap/dtmcs_tck
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000   103.473    
                         clock uncertainty           -0.140   103.333    
    SLICE_X72Y35         FDRE (Setup_fdre_C_D)        0.075   103.408    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        103.408    
                         arrival time                         -91.532    
  -------------------------------------------------------------------
                         slack                                 11.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y42         FDCE (Prop_fdce_C_Q)         0.141     3.221 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.098     3.319    tap/dmi_reg_rdata[10]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.049     3.368 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     3.368    tap/dtmcs[12]_i_1_n_0
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.803    tap/dtmcs_tck
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.140     1.942    
    SLICE_X68Y42         FDRE (Hold_fdre_C_D)         0.107     2.049    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X66Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y44         FDCE (Prop_fdce_C_Q)         0.164     3.245 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.083     3.329    tap/dmi_reg_rdata[5]
    SLICE_X67Y44         LUT3 (Prop_lut3_I0_O)        0.045     3.374 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     3.374    tap/dtmcs[7]_i_1_n_0
    SLICE_X67Y44         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.804    tap/dtmcs_tck
    SLICE_X67Y44         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.804    
                         clock uncertainty            0.140     1.943    
    SLICE_X67Y44         FDRE (Hold_fdre_C_D)         0.092     2.035    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.991%)  route 0.156ns (45.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.648     3.097    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y36         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDCE (Prop_fdce_C_Q)         0.141     3.238 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.156     3.394    tap/dmi_reg_rdata[24]
    SLICE_X72Y35         LUT3 (Prop_lut3_I0_O)        0.049     3.443 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     3.443    tap/dtmcs[26]_i_1_n_0
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.923     1.819    tap/dtmcs_tck
    SLICE_X72Y35         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     1.819    
                         clock uncertainty            0.140     1.958    
    SLICE_X72Y35         FDRE (Hold_fdre_C_D)         0.107     2.065    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           3.443    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X68Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.153     3.374    tap/dmi_reg_rdata[8]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.045     3.419 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     3.419    tap/dtmcs[10]_i_1_n_0
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.803    tap/dtmcs_tck
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.140     1.942    
    SLICE_X68Y42         FDRE (Hold_fdre_C_D)         0.091     2.033    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.550%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.629     3.078    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y37         FDCE (Prop_fdce_C_Q)         0.164     3.242 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           0.136     3.379    tap/dmi_reg_rdata[12]
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.045     3.424 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     3.424    tap/dtmcs[14]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.906     1.802    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000     1.802    
                         clock uncertainty            0.140     1.941    
    SLICE_X71Y38         FDRE (Hold_fdre_C_D)         0.091     2.032    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.409ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.185ns (48.919%)  route 0.193ns (51.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.193     3.415    tap/dmi_reg_rdata[31]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.044     3.459 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     3.459    tap/dtmcs[33]_i_2_n_0
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.907     1.803    tap/dtmcs_tck
    SLICE_X68Y42         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.140     1.942    
    SLICE_X68Y42         FDRE (Hold_fdre_C_D)         0.107     2.049    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.192ns (50.756%)  route 0.186ns (49.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.186     3.408    tap/dmi_reg_rdata[19]
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.051     3.459 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     3.459    tap/dtmcs[21]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.906     1.802    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000     1.802    
                         clock uncertainty            0.140     1.941    
    SLICE_X71Y38         FDRE (Hold_fdre_C_D)         0.107     2.048    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.531%)  route 0.197ns (51.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.631     3.080    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X69Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDCE (Prop_fdce_C_Q)         0.141     3.221 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.197     3.419    tap/dmi_reg_rdata[2]
    SLICE_X68Y39         LUT3 (Prop_lut3_I0_O)        0.045     3.464 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     3.464    tap/dtmcs[4]_i_1_n_0
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.906     1.802    tap/dtmcs_tck
    SLICE_X68Y39         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000     1.802    
                         clock uncertainty            0.140     1.941    
    SLICE_X68Y39         FDRE (Hold_fdre_C_D)         0.107     2.048    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.629     3.078    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.141     3.219 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           0.191     3.411    tap/dmi_reg_rdata[13]
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.045     3.456 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     3.456    tap/dtmcs[15]_i_1_n_0
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.906     1.802    tap/dtmcs_tck
    SLICE_X71Y38         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000     1.802    
                         clock uncertainty            0.140     1.941    
    SLICE_X71Y38         FDRE (Hold_fdre_C_D)         0.092     2.033    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.184ns (46.444%)  route 0.212ns (53.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X67Y43         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.212     3.435    tap/dmi_reg_rdata[6]
    SLICE_X67Y44         LUT3 (Prop_lut3_I0_O)        0.043     3.478 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     3.478    tap/dtmcs[8]_i_1_n_0
    SLICE_X67Y44         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.867     0.867    tap_n_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.896 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.908     1.804    tap/dtmcs_tck
    SLICE_X67Y44         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.804    
                         clock uncertainty            0.140     1.943    
    SLICE_X67Y44         FDRE (Hold_fdre_C_D)         0.107     2.050    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  1.427    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 0.670ns (3.965%)  route 16.229ns (96.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.306ns = ( 29.306 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        7.017    26.770    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[0]_7
    SLICE_X34Y85         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.511    29.306    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/clk_core_BUFG
    SLICE_X34Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[0]/C
                         clock pessimism              0.446    29.753    
                         clock uncertainty           -0.062    29.690    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.521    29.169    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.169    
                         arrival time                         -26.770    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 0.670ns (3.965%)  route 16.229ns (96.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.306ns = ( 29.306 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        7.017    26.770    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[0]_7
    SLICE_X34Y85         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.511    29.306    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/clk_core_BUFG
    SLICE_X34Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[1]/C
                         clock pessimism              0.446    29.753    
                         clock uncertainty           -0.062    29.690    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.521    29.169    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.169    
                         arrival time                         -26.770    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 0.670ns (3.965%)  route 16.229ns (96.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.306ns = ( 29.306 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        7.017    26.770    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[0]_7
    SLICE_X34Y85         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.511    29.306    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/clk_core_BUFG
    SLICE_X34Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[3]/C
                         clock pessimism              0.446    29.753    
                         clock uncertainty           -0.062    29.690    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.521    29.169    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.169    
                         arrival time                         -26.770    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.899ns  (logic 0.670ns (3.965%)  route 16.229ns (96.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.306ns = ( 29.306 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        7.017    26.770    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[0]_7
    SLICE_X34Y85         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.511    29.306    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/clk_core_BUFG
    SLICE_X34Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[5]/C
                         clock pessimism              0.446    29.753    
                         clock uncertainty           -0.062    29.690    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.521    29.169    swervolf/swerv_eh1/swerv/dec/tlu/mhpme5_ff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.169    
                         arrival time                         -26.770    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.782ns  (logic 0.670ns (3.992%)  route 16.112ns (96.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.285ns = ( 29.285 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        6.900    26.653    swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X53Y103        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.491    29.285    swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism              0.453    29.739    
                         clock uncertainty           -0.062    29.677    
    SLICE_X53Y103        FDCE (Recov_fdce_C_CLR)     -0.607    29.070    swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.070    
                         arrival time                         -26.653    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.782ns  (logic 0.670ns (3.992%)  route 16.112ns (96.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.285ns = ( 29.285 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        6.900    26.653    swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X53Y103        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.491    29.285    swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[29]/C
                         clock pessimism              0.453    29.739    
                         clock uncertainty           -0.062    29.677    
    SLICE_X53Y103        FDCE (Recov_fdce_C_CLR)     -0.607    29.070    swervolf/swerv_eh1/swerv/dec/tlu/dicad0_ff/genblock.dff/dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         29.070    
                         arrival time                         -26.653    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.824ns  (logic 0.670ns (3.982%)  route 16.154ns (96.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.294ns = ( 29.294 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        6.942    26.695    swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[31]_0
    SLICE_X49Y106        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.500    29.294    swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/clk_core_BUFG
    SLICE_X49Y106        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[27]/C
                         clock pessimism              0.525    29.819    
                         clock uncertainty           -0.062    29.757    
    SLICE_X49Y106        FDCE (Recov_fdce_C_CLR)     -0.607    29.150    swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         29.150    
                         arrival time                         -26.695    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.824ns  (logic 0.670ns (3.982%)  route 16.154ns (96.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.294ns = ( 29.294 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        6.942    26.695    swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[31]_0
    SLICE_X49Y106        FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.500    29.294    swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/clk_core_BUFG
    SLICE_X49Y106        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[31]/C
                         clock pessimism              0.525    29.819    
                         clock uncertainty           -0.062    29.757    
    SLICE_X49Y106        FDCE (Recov_fdce_C_CLR)     -0.607    29.150    swervolf/swerv_eh1/swerv/dec/tlu/mcause_ff/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         29.150    
                         arrival time                         -26.695    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/leak1_i1_stall_ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.677ns  (logic 0.670ns (4.017%)  route 16.007ns (95.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.305ns = ( 29.305 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        6.795    26.549    swervolf/swerv_eh1/swerv/dec/decode/leak1_i1_stall_ff/dout_reg[0]_1
    SLICE_X35Y84         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/decode/leak1_i1_stall_ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.510    29.305    swervolf/swerv_eh1/swerv/dec/decode/leak1_i1_stall_ff/clk_core_BUFG
    SLICE_X35Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/leak1_i1_stall_ff/dout_reg[0]/C
                         clock pessimism              0.446    29.752    
                         clock uncertainty           -0.062    29.689    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.607    29.082    swervolf/swerv_eh1/swerv/dec/decode/leak1_i1_stall_ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.082    
                         arrival time                         -26.549    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/excinfo_wb_ff/dout_reg[14]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        16.677ns  (logic 0.670ns (4.017%)  route 16.007ns (95.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.305ns = ( 29.305 - 20.000 ) 
    Source Clock Delay      (SCD):    9.871ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.704     8.145    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.630     9.871    clk_gen/clk_core_BUFG
    SLICE_X14Y140        FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        FDRE (Prop_fdre_C_Q)         0.518    10.389 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3646, routed)        9.212    19.601    clk_gen/rst_core
    SLICE_X67Y38         LUT2 (Prop_lut2_I0_O)        0.152    19.753 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8983, routed)        6.795    26.549    swervolf/swerv_eh1/swerv/dec/tlu/excinfo_wb_ff/dout_reg[1]_0
    SLICE_X35Y84         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/excinfo_wb_ff/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    22.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.625    27.704    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       1.510    29.305    swervolf/swerv_eh1/swerv/dec/tlu/excinfo_wb_ff/clk_core_BUFG
    SLICE_X35Y84         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/excinfo_wb_ff/dout_reg[14]/C
                         clock pessimism              0.446    29.752    
                         clock uncertainty           -0.062    29.689    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.607    29.082    swervolf/swerv_eh1/swerv/dec/tlu/excinfo_wb_ff/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         29.082    
                         arrival time                         -26.549    
  -------------------------------------------------------------------
                         slack                                  2.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.433%)  route 0.518ns (73.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.229     3.785    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X66Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X66Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[11]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X66Y41         FDCE (Remov_fdce_C_CLR)     -0.067     3.029    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.433%)  route 0.518ns (73.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.229     3.785    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X66Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X66Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X66Y41         FDCE (Remov_fdce_C_CLR)     -0.067     3.029    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.433%)  route 0.518ns (73.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.229     3.785    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X66Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X66Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X66Y41         FDCE (Remov_fdce_C_CLR)     -0.067     3.029    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.135%)  route 0.499ns (72.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.211     3.767    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[31]_3
    SLICE_X65Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X65Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X65Y41         FDCE (Remov_fdce_C_CLR)     -0.092     3.004    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.135%)  route 0.499ns (72.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.211     3.767    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[31]_3
    SLICE_X65Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X65Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[2]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X65Y41         FDCE (Remov_fdce_C_CLR)     -0.092     3.004    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.135%)  route 0.499ns (72.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.211     3.767    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[31]_3
    SLICE_X65Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X65Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X65Y41         FDCE (Remov_fdce_C_CLR)     -0.092     3.004    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.135%)  route 0.499ns (72.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.211     3.767    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[31]_3
    SLICE_X65Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X65Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X65Y41         FDCE (Remov_fdce_C_CLR)     -0.092     3.004    swervolf/swerv_eh1/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[29]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.964%)  route 0.504ns (73.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.215     3.771    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X64Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X64Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[29]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X64Y41         FDCE (Remov_fdce_C_CLR)     -0.092     3.004    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.433%)  route 0.518ns (73.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.229     3.785    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]_0
    SLICE_X67Y41         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X67Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X67Y41         FDCE (Remov_fdce_C_CLR)     -0.092     3.004    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[25]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.136%)  route 0.526ns (73.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.510     2.423    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.632     3.081    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     3.222 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.289     3.511    clk_gen/dmcontrol_reg_0
    SLICE_X65Y42         LUT2 (Prop_lut2_I1_O)        0.045     3.556 f  clk_gen/dout[15]_i_2__80/O
                         net (fo=325, routed)         0.237     3.793    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X64Y40         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.556     3.025    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=16678, routed)       0.907     3.961    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X64Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism             -0.865     3.096    
    SLICE_X64Y40         FDCE (Remov_fdce_C_CLR)     -0.092     3.004    swervolf/swerv_eh1/swerv/dbg/dbg_data0_reg/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.793    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 0.419ns (4.650%)  route 8.592ns (95.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.592    15.438    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X62Y1          FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.674    16.134    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X62Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.243    16.377    
                         clock uncertainty           -0.057    16.321    
    SLICE_X62Y1          FDCE (Recov_fdce_C_CLR)     -0.536    15.785    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.785    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 0.419ns (4.650%)  route 8.592ns (95.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.592    15.438    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X62Y1          FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.674    16.134    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X62Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/C
                         clock pessimism              0.243    16.377    
                         clock uncertainty           -0.057    16.321    
    SLICE_X62Y1          FDCE (Recov_fdce_C_CLR)     -0.536    15.785    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.785    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 0.419ns (4.650%)  route 8.592ns (95.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.592    15.438    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X62Y1          FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.674    16.134    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X62Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.243    16.377    
                         clock uncertainty           -0.057    16.321    
    SLICE_X62Y1          FDCE (Recov_fdce_C_CLR)     -0.494    15.827    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 0.419ns (4.650%)  route 8.592ns (95.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.592    15.438    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X62Y1          FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.674    16.134    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X62Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.243    16.377    
                         clock uncertainty           -0.057    16.321    
    SLICE_X62Y1          FDCE (Recov_fdce_C_CLR)     -0.494    15.827    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 0.419ns (4.650%)  route 8.592ns (95.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.592    15.438    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X62Y1          FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.674    16.134    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X62Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.243    16.377    
                         clock uncertainty           -0.057    16.321    
    SLICE_X62Y1          FDCE (Recov_fdce_C_CLR)     -0.494    15.827    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 0.419ns (4.650%)  route 8.592ns (95.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.592    15.438    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X62Y1          FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.674    16.134    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X62Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/C
                         clock pessimism              0.243    16.377    
                         clock uncertainty           -0.057    16.321    
    SLICE_X62Y1          FDCE (Recov_fdce_C_CLR)     -0.494    15.827    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 0.419ns (5.081%)  route 7.828ns (94.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.177ns = ( 16.177 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.828    14.673    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X72Y16         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.717    16.177    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X72Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism              0.243    16.420    
                         clock uncertainty           -0.057    16.364    
    SLICE_X72Y16         FDCE (Recov_fdce_C_CLR)     -0.580    15.784    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         15.784    
                         arrival time                         -14.673    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.419ns (5.178%)  route 7.674ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.120ns = ( 16.120 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.674    14.519    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X53Y15         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.660    16.120    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X53Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism              0.243    16.363    
                         clock uncertainty           -0.057    16.307    
    SLICE_X53Y15         FDCE (Recov_fdce_C_CLR)     -0.580    15.727    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.727    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.419ns (5.178%)  route 7.674ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.120ns = ( 16.120 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.674    14.519    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X53Y15         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.660    16.120    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X53Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism              0.243    16.363    
                         clock uncertainty           -0.057    16.307    
    SLICE_X53Y15         FDCE (Recov_fdce_C_CLR)     -0.580    15.727    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.727    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.419ns (5.178%)  route 7.674ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.120ns = ( 16.120 - 10.000 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.316     2.798    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.731     6.427    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     6.846 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.674    14.519    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X53Y15         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.241    12.652    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.660    16.120    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X53Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.243    16.363    
                         clock uncertainty           -0.057    16.307    
    SLICE_X53Y15         FDCE (Recov_fdce_C_CLR)     -0.580    15.727    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         15.727    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                                  1.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.128ns (11.389%)  route 0.996ns (88.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.996     3.032    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y47         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.909     2.495    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.288     2.206    
    SLICE_X66Y47         FDCE (Remov_fdce_C_CLR)     -0.121     2.085    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.128ns (11.389%)  route 0.996ns (88.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.996     3.032    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X66Y47         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.909     2.495    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.288     2.206    
    SLICE_X66Y47         FDCE (Remov_fdce_C_CLR)     -0.121     2.085    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.128ns (11.159%)  route 1.019ns (88.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.019     3.055    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y31         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.919     2.505    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism             -0.288     2.216    
    SLICE_X76Y31         FDCE (Remov_fdce_C_CLR)     -0.121     2.095    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.128ns (11.159%)  route 1.019ns (88.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.019     3.055    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y31         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.919     2.505    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism             -0.288     2.216    
    SLICE_X76Y31         FDCE (Remov_fdce_C_CLR)     -0.121     2.095    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.128ns (11.159%)  route 1.019ns (88.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.019     3.055    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y31         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.919     2.505    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.288     2.216    
    SLICE_X76Y31         FDCE (Remov_fdce_C_CLR)     -0.121     2.095    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[35]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.128ns (11.273%)  route 1.007ns (88.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.007     3.044    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y39         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[35]/C
                         clock pessimism             -0.288     2.203    
    SLICE_X70Y39         FDCE (Remov_fdce_C_CLR)     -0.121     2.082    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.128ns (11.273%)  route 1.007ns (88.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.007     3.044    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y39         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]/C
                         clock pessimism             -0.288     2.203    
    SLICE_X70Y39         FDCE (Remov_fdce_C_CLR)     -0.121     2.082    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.128ns (11.273%)  route 1.007ns (88.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.007     3.044    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X70Y39         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/C
                         clock pessimism             -0.288     2.203    
    SLICE_X70Y39         FDCE (Remov_fdce_C_CLR)     -0.121     2.082    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.128ns (11.389%)  route 0.996ns (88.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.996     3.032    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X67Y47         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.909     2.495    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X67Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.288     2.206    
    SLICE_X67Y47         FDCE (Remov_fdce_C_CLR)     -0.146     2.060    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.128ns (11.389%)  route 0.996ns (88.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.463     0.713    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.606     1.908    ddr2/ldc/clk_0
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     2.036 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        0.996     3.032    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X67Y47         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.945    ddr2/ldc/clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.909     2.495    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X67Y47         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.288     2.206    
    SLICE_X67Y47         FDCE (Remov_fdce_C_CLR)     -0.146     2.060    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.972    





