{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545461891790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545461891822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 14:58:11 2018 " "Processing started: Sat Dec 22 14:58:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545461891822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461891822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461891822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545461894541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545461894541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/final_verilog/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545461922322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461922322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/final_verilog/clkgen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545461922338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461922338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdomchar.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdomchar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramdomchar " "Found entity 1: ramdomchar" {  } { { "ramdomchar.v" "" { Text "D:/final_verilog/ramdomchar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545461922338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461922338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fonts.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_fonts.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_fonts " "Found entity 1: vga_fonts" {  } { { "vga_fonts.v" "" { Text "D:/final_verilog/vga_fonts.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545461922353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461922353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getsec.v 1 1 " "Found 1 design units, including 1 entities, in source file getsec.v" { { "Info" "ISGN_ENTITY_NAME" "1 getsec " "Found entity 1: getsec" {  } { { "getsec.v" "" { Text "D:/final_verilog/getsec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545461922369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461922369 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "game.v(201) " "Verilog HDL warning at game.v(201): extended using \"x\" or \"z\"" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "game.v(220) " "Verilog HDL warning at game.v(220): extended using \"x\" or \"z\"" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 220 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "game.v 1 1 " "Using design file game.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545461922697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_50 game.v(129) " "Verilog HDL Implicit Net warning at game.v(129): created implicit net for \"CLK_50\"" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(185) " "Verilog HDL Procedural Assignment error at game.v(185): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 185 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(186) " "Verilog HDL Procedural Assignment error at game.v(186): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 186 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(187) " "Verilog HDL Procedural Assignment error at game.v(187): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 187 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(188) " "Verilog HDL Procedural Assignment error at game.v(188): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 188 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(189) " "Verilog HDL Procedural Assignment error at game.v(189): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 189 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(190) " "Verilog HDL Procedural Assignment error at game.v(190): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 190 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(191) " "Verilog HDL Procedural Assignment error at game.v(191): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 191 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(192) " "Verilog HDL Procedural Assignment error at game.v(192): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 192 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(193) " "Verilog HDL Procedural Assignment error at game.v(193): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 193 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(194) " "Verilog HDL Procedural Assignment error at game.v(194): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 194 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(195) " "Verilog HDL Procedural Assignment error at game.v(195): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 195 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(196) " "Verilog HDL Procedural Assignment error at game.v(196): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 196 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(197) " "Verilog HDL Procedural Assignment error at game.v(197): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 197 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(198) " "Verilog HDL Procedural Assignment error at game.v(198): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 198 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(199) " "Verilog HDL Procedural Assignment error at game.v(199): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 199 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(200) " "Verilog HDL Procedural Assignment error at game.v(200): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 200 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 game.v(201) " "Verilog HDL Procedural Assignment error at game.v(201): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 201 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1 game.v(204) " "Verilog HDL Procedural Assignment error at game.v(204): object \"HEX1\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 204 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1 game.v(205) " "Verilog HDL Procedural Assignment error at game.v(205): object \"HEX1\" on left-hand side of assignment must have a variable data type" {  } { { "game.v" "" { Text "D:/final_verilog/game.v" 205 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1545461922697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/final_verilog/game.map.smsg " "Generated suppressed messages file D:/final_verilog/game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461922775 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545461922931 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 22 14:58:42 2018 " "Processing ended: Sat Dec 22 14:58:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545461922931 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545461922931 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545461922931 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461922931 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545461923853 ""}
