<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.66" />
    <meta name="theme" content="VuePress Theme Hope" />
    <link rel="preconnect" href="https://fonts.googleapis.com"><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin=""><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@400;500;700&display=swap" rel="stylesheet"><link rel="icon" href="/favicon.ico"><link rel="icon" href="/assets/icon/chrome-mask-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-mask-192.png" type="image/png" sizes="192x192"><link rel="icon" href="/assets/icon/chrome-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-192.png" type="image/png" sizes="192x192"><link rel="manifest" href="/manifest.webmanifest" crossorigin="use-credentials"><meta name="theme-color" content="#46bd87"><link rel="apple-touch-icon" href="/assets/icon/apple-icon-152.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black"><meta name="msapplication-TileImage" content="/assets/icon/ms-icon-144.png"><meta name="msapplication-TileColor" content="#ffffff"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, viewport-fit=cover"><link rel="icon" href="/res/images/logo/ieda_icon.png"><title>3.2 布图规划与电源规划</title><meta name="description" content="">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/assets/style-b9de12a5.css" as="style"><link rel="stylesheet" href="/assets/style-b9de12a5.css">
    <link rel="modulepreload" href="/assets/app-1ed3f6c2.js"><link rel="modulepreload" href="/assets/3_2_floorplan_pdn.html-3e0a03d1.js"><link rel="modulepreload" href="/assets/c70e02ca63dd7ea403e2656ca77c589f-df3e9914.js"><link rel="modulepreload" href="/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/assets/3_2_floorplan_pdn.html-bcfde53a.js">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/"><img class="vp-nav-logo light" src="/res/images/logo/ieda_logo_b.png" alt><img class="vp-nav-logo dark" src="/res/images/logo/ieda_logo_d.png" alt><!----></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="项目和团队"><span class="title"><!---->项目和团队</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/project/intro/"><!---->项目介绍<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/project/plan/"><!---->项目规划<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/project/team/"><!---->贡献成员<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="知识和训练"><span class="title"><!---->知识和训练</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/train/eda/"><!---->EDA知识<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/water_drop/"><span class="font-icon icon fa-fw fa-sm fas fa-bell" style=""></span>水滴计划<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/practice/"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>iEDA实践<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/train/others/"><!---->其他学习<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="平台和工具"><span class="title"><!---->平台和工具</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/ieda-platform/"><!---->iEDA基础平台<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/ieda-tools/"><!---->iEDA工具集<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/tools/auto-scripts/"><!---->自动化设计脚本<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="智能和数据"><span class="title"><!---->智能和数据</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/ibm/"><!---->iBM数据集<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/aieda-model/"><!---->AiEDA模型<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/aieda/aieda-framework/"><!---->AiEDA框架<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="学术和研发"><span class="title"><!---->学术和研发</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/research/subjects/"><!---->研究课题<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/research/tasks/"><!---->开发任务<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/research/achieves/"><!---->学术成果<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="活动和交流"><span class="title"><!---->活动和交流</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/conferences/"><!---->学术会议<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/communication/"><!---->技术交流<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/contests/"><!---->学术竞赛<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/activities/tape-out/"><!---->流片计划<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="宣传和合作"><span class="title"><!---->宣传和合作</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/news/"><!---->新闻动态<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/collaborate/"><!---->业务合作<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/recruit/"><!---->人才招聘<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/publicity/connection.html"><!---->联系方式<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><div class="nav-item"><div class="dropdown-wrapper i18n-dropdown"><button type="button" class="dropdown-title" aria-label="选择语言"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon i18n-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="i18n icon" style="width:1rem;height:1rem;vertical-align:middle;"><path d="M379.392 460.8 494.08 575.488l-42.496 102.4L307.2 532.48 138.24 701.44l-71.68-72.704L234.496 460.8l-45.056-45.056c-27.136-27.136-51.2-66.56-66.56-108.544h112.64c7.68 14.336 16.896 27.136 26.112 35.84l45.568 46.08 45.056-45.056C382.976 312.32 409.6 247.808 409.6 204.8H0V102.4h256V0h102.4v102.4h256v102.4H512c0 70.144-37.888 161.28-87.04 210.944L378.88 460.8zM576 870.4 512 1024H409.6l256-614.4H768l256 614.4H921.6l-64-153.6H576zM618.496 768h196.608L716.8 532.48 618.496 768z"></path></svg><!--]--><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html"><!---->简体中文<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html"><!---->English<!----></a></li></ul></button></div></div><div class="nav-item vp-repo"><a class="vp-repo-link" href="https://github.com/OSCC-Project/iEDA" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><svg xmlns="http://www.w3.org/2000/svg" class="icon github-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="github icon" style="width:1.25rem;height:1.25rem;vertical-align:middle;"><path d="M511.957 21.333C241.024 21.333 21.333 240.981 21.333 512c0 216.832 140.544 400.725 335.574 465.664 24.49 4.395 32.256-10.07 32.256-23.083 0-11.69.256-44.245 0-85.205-136.448 29.61-164.736-64.64-164.736-64.64-22.315-56.704-54.4-71.765-54.4-71.765-44.587-30.464 3.285-29.824 3.285-29.824 49.195 3.413 75.179 50.517 75.179 50.517 43.776 75.008 114.816 53.333 142.762 40.79 4.523-31.66 17.152-53.377 31.19-65.537-108.971-12.458-223.488-54.485-223.488-242.602 0-53.547 19.114-97.323 50.517-131.67-5.035-12.33-21.93-62.293 4.779-129.834 0 0 41.258-13.184 134.912 50.346a469.803 469.803 0 0 1 122.88-16.554c41.642.213 83.626 5.632 122.88 16.554 93.653-63.488 134.784-50.346 134.784-50.346 26.752 67.541 9.898 117.504 4.864 129.834 31.402 34.347 50.474 78.123 50.474 131.67 0 188.586-114.73 230.016-224.042 242.09 17.578 15.232 33.578 44.672 33.578 90.454v135.85c0 13.142 7.936 27.606 32.854 22.87C862.25 912.597 1002.667 728.747 1002.667 512c0-271.019-219.648-490.667-490.71-490.667z"></path></svg></a></div><div class="nav-item hide-in-mobile"><button type="button" class="outlook-button" tabindex="-1" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" class="icon outlook-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="outlook icon"><path d="M224 800c0 9.6 3.2 44.8 6.4 54.4 6.4 48-48 76.8-48 76.8s80 41.6 147.2 0 134.4-134.4 38.4-195.2c-22.4-12.8-41.6-19.2-57.6-19.2C259.2 716.8 227.2 761.6 224 800zM560 675.2l-32 51.2c-51.2 51.2-83.2 32-83.2 32 25.6 67.2 0 112-12.8 128 25.6 6.4 51.2 9.6 80 9.6 54.4 0 102.4-9.6 150.4-32l0 0c3.2 0 3.2-3.2 3.2-3.2 22.4-16 12.8-35.2 6.4-44.8-9.6-12.8-12.8-25.6-12.8-41.6 0-54.4 60.8-99.2 137.6-99.2 6.4 0 12.8 0 22.4 0 12.8 0 38.4 9.6 48-25.6 0-3.2 0-3.2 3.2-6.4 0-3.2 3.2-6.4 3.2-6.4 6.4-16 6.4-16 6.4-19.2 9.6-35.2 16-73.6 16-115.2 0-105.6-41.6-198.4-108.8-268.8C704 396.8 560 675.2 560 675.2zM224 419.2c0-28.8 22.4-51.2 51.2-51.2 28.8 0 51.2 22.4 51.2 51.2 0 28.8-22.4 51.2-51.2 51.2C246.4 470.4 224 448 224 419.2zM320 284.8c0-22.4 19.2-41.6 41.6-41.6 22.4 0 41.6 19.2 41.6 41.6 0 22.4-19.2 41.6-41.6 41.6C339.2 326.4 320 307.2 320 284.8zM457.6 208c0-12.8 12.8-25.6 25.6-25.6 12.8 0 25.6 12.8 25.6 25.6 0 12.8-12.8 25.6-25.6 25.6C470.4 233.6 457.6 220.8 457.6 208zM128 505.6C128 592 153.6 672 201.6 736c28.8-60.8 112-60.8 124.8-60.8-16-51.2 16-99.2 16-99.2l316.8-422.4c-48-19.2-99.2-32-150.4-32C297.6 118.4 128 291.2 128 505.6zM764.8 86.4c-22.4 19.2-390.4 518.4-390.4 518.4-22.4 28.8-12.8 76.8 22.4 99.2l9.6 6.4c35.2 22.4 80 12.8 99.2-25.6 0 0 6.4-12.8 9.6-19.2 54.4-105.6 275.2-524.8 288-553.6 6.4-19.2-3.2-32-19.2-32C777.6 76.8 771.2 80 764.8 86.4z"></path></svg><div class="outlook-dropdown"><!----></div></button></div><!--[--><button type="button" class="search-pro-button" role="search" aria-label="搜索"><svg xmlns="http://www.w3.org/2000/svg" class="icon search-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="search icon"><path d="M192 480a256 256 0 1 1 512 0 256 256 0 0 1-512 0m631.776 362.496-143.2-143.168A318.464 318.464 0 0 0 768 480c0-176.736-143.264-320-320-320S128 303.264 128 480s143.264 320 320 320a318.016 318.016 0 0 0 184.16-58.592l146.336 146.368c12.512 12.48 32.768 12.48 45.28 0 12.48-12.512 12.48-32.768 0-45.28"></path></svg><div class="search-pro-placeholder">搜索</div><div class="search-pro-key-hints"><kbd class="search-pro-key">Ctrl</kbd><kbd class="search-pro-key">K</kbd></div></button><!--]--><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><a class="vp-link nav-link active vp-sidebar-title" href="/train/eda/"><!---->EDA知识<!----></a><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">芯片与电路</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">芯片设计基础</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">标准格式文件</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">芯片设计流程</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html"><!---->3.1 逻辑综合阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html"><!---->3.2 布图规划与电源规划<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html#_1-布图规划"><!---->1 布图规划<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html#_1-布图规划的输入文件"><!---->（1）布图规划的输入文件<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html#_2-布图规划的主要内容"><!---->（2）布图规划的主要内容<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html#_3-布图规划和布局的区别"><!---->（3）布图规划和布局的区别<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html#_4-布图规划的目标"><!---->（4）布图规划的目标<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html#_2-电源规划"><!---->2 电源规划<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html#_1-电源规划的目标"><!---->（1）电源规划的目标<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html#_2-电源网络介绍"><!---->（2）电源网络介绍<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.html#引用"><!---->引用<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html"><!---->3.3 布局阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_4_clock_tree.html"><!---->3.5 时钟树综合<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/train/eda/chip-circuit/Part_3-chip_flow/3_5_routing.html"><!---->3.5 布线阶段<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">芯片设计概念</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">标准单元</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">EDA问题与建模</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">算法与数据结构</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/water_drop/"><!---->水滴计划<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/practice/"><!---->iEDA实践<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/train/others/"><!---->其他学习<!----></a><span class="vp-arrow end"></span></button><!----></section></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->3.2 布图规划与电源规划</h1><div class="page-info"><span class="page-author-info" aria-label="作者🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/OSCC-Project" target="_blank" rel="noopener noreferrer">iEDA</a></span><span property="author" content="iEDA"></span></span><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2024-07-17T10:52:28.000Z"></span><!----><!----><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 9 分钟</span><meta property="timeRequired" content="PT9M"></span></div><hr></div><!----><!----><div class="theme-hope-content"><p>逻辑综合阶段输出了门级网表和设计约束文件（SDC），紧接着步入物理设计阶段。芯片设计的物理设计通常被简称为布局布线（PnR），其实不那么准确。在布局之前的大量工作包括 布图规划（floorplan） 和 电源规划(powerplan) 常常被忽略。</p><p>若把芯片制作与建房子做个不完全类比，布图规划相当于房子的初步设计图纸，大致确定建筑的形状大小以及户型；电源规划正如其名，规划建筑的总电源线布置；布局则正式确定每个户型的功能区，每个房间的地漏、电源插口等等的位置，以便于方便后续通管道（布线）。<strong>需要注意的是，布图规划与电源规划和布局三项任务通常是连续进行的，但在工程中往往是穿插反复进行。</strong></p><h2 id="_1-布图规划" tabindex="-1"><a class="header-anchor" href="#_1-布图规划" aria-hidden="true">#</a> 1 布图规划</h2><p>布图规划与布局在芯片设计中占据重要的地位，它的合理与否直接关系到芯片的时序收敛、布线通畅、电源稳定以及良品率。所以在整个芯片设计中，从布图规划到完成布局一般需要占据整个物理设计 1/3 的时间。简单来说，布图规划与布局关键性在于<strong>如何合理的划分区域和摆放单元，使得各种性能尽可能最优。</strong> 下面我们将介绍布图规划的输入文件、主要内容和目标。</p><h3 id="_1-布图规划的输入文件" tabindex="-1"><a class="header-anchor" href="#_1-布图规划的输入文件" aria-hidden="true">#</a> （1）布图规划的输入文件</h3><p>布图规划输入文件如下：</p><table><thead><tr><th>类型</th><th>种类</th><th>特征</th></tr></thead><tbody><tr><td>设计网表</td><td>gate-level netlist (例如, chip_design.v)</td><td>单个完整文件</td></tr><tr><td>设计约束文件</td><td>chip_design.sdc</td><td>单个完整文件</td></tr><tr><td>物理库文件</td><td>standard.lef, io.lef, rom.lef, ram.lef</td><td>与时序要求相关的文件</td></tr><tr><td>时序库文件</td><td>standard.lib, io.lib, rom.lib, ram.lib</td><td>单个完整文件或多个文件</td></tr><tr><td>I/O 文件</td><td>I/O constraints file</td><td>单个完整文件或多个文件</td></tr><tr><td>布图要求文件</td><td>floorplan configuration file</td><td>单个文件</td></tr></tbody></table><p>网表文件和SDC文件是逻辑综合阶段生成的，LEF文件、LIB文件和I/O文件是faundry提供的。</p><h3 id="_2-布图规划的主要内容" tabindex="-1"><a class="header-anchor" href="#_2-布图规划的主要内容" aria-hidden="true">#</a> （2）布图规划的主要内容</h3><div style="text-align:center;"><img src="/res/images/train_eda_3//1622941fb1b3a10164e9238af22aced.png" alt="6" style="zoom:80%;"></div><ul><li><p>芯片大小(die size)的规划</p></li><li><p>芯片设计输入输出(I/O)单元的规划</p></li><li><p>大量硬核或模块(hardcore，block)的规划</p></li><li><p>......</p></li></ul><p>在某些不规则的设计中，需要对布线通道进行一些特殊的设置，这些参数的设定也是布图规划中的组成部分。在一些较为复杂的超大规模集成电路设计中，为了尽量减少时钟信号线的偏差、提高芯片的性能，在布局之前便需要对时钟网络进行规划，此时的时钟网络分布与普通的时钟树不同，它也是布图规划的重要组成部分。可见,布图规划的内容是对芯片内部结构的完整规划与设计。</p><hr><p><strong>【注意】hardcore，block，macro区别？</strong></p><p>在芯片设计领域中，&quot;hardcore&quot;、&quot;block&quot; 和 &quot;macro&quot; 这些术语通常用于描述不同级别的 IP 或模块。它们之间的区别如下：</p><p><strong>Hardcore:</strong></p><ul><li>Hardcore IP 是指在芯片设计中预先设计和实现的 IP 核，通常由芯片制造商提供。</li><li>这些 IP 核通常是针对特定的硬件架构和流程优化的，具有固定的功能和性能特征。</li><li>Hardcore IP 通常是高度定制化的，集成度高，且难以修改或定制。</li></ul><p><strong>Block:</strong></p><ul><li>Block 通常是指一个功能上相对独立的区块或模块，可以是硬件设计中的一个单元。</li><li>这些块可以是通用的、可重用的，也可以是定制的、针对特定功能的。</li><li>Blocks 可以在设计中被组合和重用，常用于构建复杂的系统。</li></ul><p><strong>Macro:</strong></p><ul><li>Macro 通常是指一个比 block 更大的功能单元，可以包含多个 block 或其他逻辑单元。</li><li>Macros 可以是可重用的、带有接口的功能模块，也可以是定制的、针对特定应用场景的功能单元。</li><li>Macros 提供了一种将复杂功能封装为单个单元以便于使用的方式。</li></ul><p>总的来说，hardcore 是已经预先设计好的 IP 核，block 是相对独立的功能模块，而 macro 则是更大的功能单元，可以包含多个 block。这些术语在芯片设计中帮助工程师进行模块化设计和组合，以提高设计效率和复用性。</p><hr><h3 id="_3-布图规划和布局的区别" tabindex="-1"><a class="header-anchor" href="#_3-布图规划和布局的区别" aria-hidden="true">#</a> （3）布图规划和布局的区别</h3><p>布图规划和布局都涉及摆放，但是它们摆放的东西不同：</p><ul><li><p>布图规划确定模块大小，位置，形状，以及摆放Macro，也就是我们通常见到的随机存储单元RAM、只读存储单元ROM，还有其他IP模块等等</p></li><li><p>布局主要摆放标准单元，而标准单元的高度一定，宽度是site的整数倍 <strong>（不熟悉的请回看LEF文件介绍）</strong></p></li></ul><p>布图规划相较于布局的难点： 模块的形状与大小可能是一个不确定的变量，需要权衡结果来反推这个变量。</p><p>布局相较于布图规划的难点：整体数据量并不是十分庞大，换句话说，标准单元忒多了。</p><h3 id="_4-布图规划的目标" tabindex="-1"><a class="header-anchor" href="#_4-布图规划的目标" aria-hidden="true">#</a> （4）布图规划的目标</h3><p>布图规划做好了，那么如何判定它“可以”了呢？这就涉及到布图规划的目标了。四个目标如下：</p><ul><li><p><strong>确定芯片的面积。</strong> 出于成本的考虑，芯片的面积越小，每张硅片(wafer)上产出的裸片(die)数量将增大，从而平均到每个芯片上的成本会降低，但是如果布图规划设定的裸片面积太小，则会造成拥塞程度高，难以布线，从而会导致长周期的设计迭代，一个合理的面积设定是在保证布线的同时尽量节约产品成本，所以布局的最初目标是估计芯片面积的大小。</p></li><li><p><strong>确保时序的收敛。</strong> 在数字集成电路设计中，所有的工作都是在时钟节拍的控制下完成，所以从一个寄存器到达另外一个寄存器的路径长短决定了芯片的性能。在芯片设计的布图规划阶段，设计者就要考虑到最终芯片是否能满足设计的标准时序约束(SDC)的要求，实现时序的收敛，满足芯片所需要实现的性能，因此在布图规划阶段需要对芯片的延迟进行预估。</p></li><li><p><strong>保证芯片的稳定。</strong> 芯片能稳定地工作是芯片价值的重要组成部分，芯片输入输出单元的静电保护和输入输出单元的供电设计都是保证芯片输入输出稳定的重要条件。电源规划也是保证芯片内部电源分布均匀、供电充足、芯片工作稳定的必要条件。</p></li><li><p><strong>满足布线的要求。</strong> 布图规划与布局完成了芯片的器件摆放，而芯片功能的实现需要将所有的器件按照要求连线，故布图规划的目的是为了方便走线，在保证布线通畅的同时，尽量缩短走线的长度，也即减小互连线的延迟，从而有效地提高芯片的性能。这需要设计者对逻辑设计及其功能有一定的了解，如各个模块之间的连接关系、数据通路结构等，一个好的布图规划和一个差的布图规划在时序上的差别甚大。</p></li></ul><p><strong># 若想拓展学习“I/O接口单元的放置与供电、布图规划方案与延迟预估和模块布放与布线通道”，请看《数字集成电路物理设计》P58-67。</strong></p><h2 id="_2-电源规划" tabindex="-1"><a class="header-anchor" href="#_2-电源规划" aria-hidden="true">#</a> 2 电源规划</h2><p>芯片设计中，在布图规划后需要进行电源设计。对于较小的芯片，它的过程是建立一些简单的电源网线，因此，电源设计常常被认为是布图规划所捎带的一部分工作。随着芯片的尺寸增大，电源设计也更为复杂，它已不仅仅局限于“网格&quot;设计，拟称它为“电源(地)规划”则更能反映出当代设计的实际情况。因此，在物理实施的过程中，从数据输入到时钟树综合之前，内容上可分成三大项内容，即<strong>布图规划、电源规划和布局</strong>。</p><h3 id="_1-电源规划的目标" tabindex="-1"><a class="header-anchor" href="#_1-电源规划的目标" aria-hidden="true">#</a> （1）<a href="https://blog.csdn.net/Tao_ZT/article/details/102456851" target="_blank" rel="noopener noreferrer">电源规划的目标<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></h3><ul><li>产生一个可以满足IR drop(电压降)，EM(电迁移)的供电网络</li></ul><p>       芯片供电是通过I/O单元来实现的，在做电源规划和电源网络设计时，首先要做电源预算(power budgeting)，商用产品惯例认为总的误差应当控制在士5%之内。它包括从电源网络和 PCB 板级到封装bonding之间的波动(约为士1%)，再到电源 I/O单元和电源环之间的波动(约为士1%)和最终直至标准单元之间的电压降(约为士3%)。</p><ul><li><p>尽量减少 routing track的资源</p></li><li><p>做到 DRC clean</p></li></ul><h3 id="_2-电源网络介绍" tabindex="-1"><a class="header-anchor" href="#_2-电源网络介绍" aria-hidden="true">#</a> （2）电源网络介绍</h3><h4 id="全局电源连接关系" tabindex="-1"><a class="header-anchor" href="#全局电源连接关系" aria-hidden="true">#</a> 全局电源连接关系</h4><p>即是alobalnet connect，是指把相应的端口和网络连接到合适的电源和接地网络上去。这些终端和网络的连接信息一部分包含在Verilog网表中，另一部分则包含在相应的LEF文件当中。在工具中，其实就是globalNetConnec整个命令。</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>globalNetConnect VDD -type pgpin -pin vdd! -all
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>上述两条命令就说明了所有instance的vdd!和gnd! pin需要连接到全局的VDD和GND网线上。</p><h4 id="电源环线-power-ring" tabindex="-1"><a class="header-anchor" href="#电源环线-power-ring" aria-hidden="true">#</a> 电源环线(power ring)</h4><p>指为了均匀供电，包围在整个core内部的电源环。如下图中电源core外围一圈即是power ring</p><figure><img src="/res/images/train_eda_3/a35bcd297d7f2171bd33a81208ae2fa9.jpg" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><h4 id="硬核电源环" tabindex="-1"><a class="header-anchor" href="#硬核电源环" aria-hidden="true">#</a> 硬核电源环</h4><p>硬核的电源环设计，如图所示：</p><figure><img src="/res/images/train_eda_3/image-1.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><h4 id="i-o单元power-ring" tabindex="-1"><a class="header-anchor" href="#i-o单元power-ring" aria-hidden="true">#</a> I/O单元power ring</h4><p>I/O 供电单元电源环的设计，如图所示：</p><figure><img src="/res/images/train_eda_3/image-2.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><p>其中，供电单元与电源环的连接，称为I/O单元power</p><h4 id="电源条线-power-stripe" tabindex="-1"><a class="header-anchor" href="#电源条线-power-stripe" aria-hidden="true">#</a> 电源条线(power stripe)</h4><p>芯片内部纵横交错的电源线称为电源条线，它的用途是将电源输送到芯片内部各个macro上，如下图所示:</p><figure><img src="/res/images/train_eda_3/bc41cb537a810abe03eadc64988b0a2f.jpg" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><h4 id="followpin-power-rail" tabindex="-1"><a class="header-anchor" href="#followpin-power-rail" aria-hidden="true">#</a> followpin(power rail)</h4><p>标准单元的供电网络，如下图蓝色线条所示：</p><figure><img src="/res/images/train_eda_3/c70e02ca63dd7ea403e2656ca77c589f.jpg" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><h4 id="ring-pins" tabindex="-1"><a class="header-anchor" href="#ring-pins" aria-hidden="true">#</a> ring pins:</h4><p>芯片内部的电源网格(power stripe)与硬核电源环连接的pin</p><h2 id="引用" tabindex="-1"><a class="header-anchor" href="#引用" aria-hidden="true">#</a> 引用</h2><p>[1] 《数字集成电路物理设计》P67-78<br> [2] <a href="https://blog.csdn.net/Tao_ZT/article/details/102456851" target="_blank" rel="noopener noreferrer">https://blog.csdn.net/Tao_ZT/article/details/102456851<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a><br> [3] <a href="https://mp.weixin.qq.com/s?__biz=MzU5NzQ1NDI5Nw==&amp;mid=2247483900&amp;idx=1&amp;sn=f8807031da4d2aefd403ca8be449b38a&amp;chksm=fe527d4ac925f45c4c7fbac3643bd6e98f00391762389f62e53014291e929cc6a1840d26171f&amp;scene=21#wechat_redirect" target="_blank" rel="noopener noreferrer">https://mp.weixin.qq.com/s?__biz=MzU5NzQ1NDI5Nw==&amp;mid=2247483900&amp;idx=1&amp;sn=f8807031da4d2aefd403ca8be449b38a&amp;chksm=fe527d4ac925f45c4c7fbac3643bd6e98f00391762389f62e53014291e929cc6a1840d26171f&amp;scene=21#wechat_redirect<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/oscc-web/ieda-website/edit/main/src/train/eda/chip-circuit/Part_3-chip_flow/3_2_floorplan_pdn.md" rel="noopener noreferrer" target="_blank" aria-label="在 GitHub 上编辑此页" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->在 GitHub 上编辑此页<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">上次编辑于: </span><!----></div><div class="contributors"><span class="label">贡献者: </span><!--[--><!--[--><span class="contributor" title="email: fzulxq@gmail.com">Xingquan-Li</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="vp-link nav-link prev" href="/train/eda/chip-circuit/Part_3-chip_flow/3_1_logic_synthesis.html"><div class="hint"><span class="arrow start"></span>上一页</div><div class="link"><!---->3.1 逻辑综合阶段</div></a><a class="vp-link nav-link next" href="/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">3.3 布局阶段<!----></div></a></nav><div id="comment" class="giscus-wrapper input-top" style="display:block;"><div class="loading-icon-wrapper" style="display:flex;align-items:center;justify-content:center;height:96px"><svg xmlns="http://www.w3.org/2000/svg" width="48" height="48" preserveAspectRatio="xMidYMid" viewBox="25 25 50 50"><animateTransform attributeName="transform" type="rotate" dur="2s" keyTimes="0;1" repeatCount="indefinite" values="0;360"></animateTransform><circle cx="50" cy="50" r="20" fill="none" stroke="currentColor" stroke-width="4" stroke-linecap="round"><animate attributeName="stroke-dasharray" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="1,200;90,200;1,200"></animate><animate attributeName="stroke-dashoffset" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="0;-35px;-125px"></animate></circle></svg></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">GPL License | Copyright © iEDA | 2023 - Now</div><!----></footer></div><!--]--><!--]--><!----><!----><!----><!--]--></div>
    <script type="module" src="/assets/app-1ed3f6c2.js" defer></script>
  </body>
</html>
