// Seed: 3481724296
module module_0;
  wand id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = id_1 == 1;
  wire id_2;
  always @* begin : LABEL_0
    disable id_3;
  end
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1;
  generate
    case (id_1)
      1: assign id_1 = id_1;
      id_1: assign id_1 = 1;
    endcase
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_2;
  module_3 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    if (id_3++) begin : LABEL_0
      cover (1);
    end
  end
endmodule
