{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711127922572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711127922577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 18:18:42 2024 " "Processing started: Fri Mar 22 18:18:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711127922577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127922577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_FDDP_FDDN_board -c latch_FDDP_FDDN_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off latch_FDDP_FDDN_board -c latch_FDDP_FDDN_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127922577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711127923312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711127923312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/subtract_10_5_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/subtract_10_5_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_10_5_bits " "Found entity 1: subtract_10_5_bits" {  } { { "../all_segments/subtract_10_5_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/subtract_10_5_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/subtract_10_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/subtract_10_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_10_4_bits " "Found entity 1: subtract_10_4_bits" {  } { { "../all_segments/subtract_10_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/subtract_10_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/mux_4_1_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/mux_4_1_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1_2_bits " "Found entity 1: mux_4_1_2_bits" {  } { { "../all_segments/mux_4_1_2_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/mux_4_1_2_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/mux_4_1_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/mux_4_1_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1_1_bit " "Found entity 1: mux_4_1_1_bit" {  } { { "../all_segments/mux_4_1_1_bit.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/mux_4_1_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/mux_2_1_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/mux_2_1_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_4_bits " "Found entity 1: mux_2_1_4_bits" {  } { { "../all_segments/mux_2_1_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/mux_2_1_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/mux_2_1_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/mux_2_1_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_1_bit " "Found entity 1: mux_2_1_1_bit" {  } { { "../all_segments/mux_2_1_1_bit.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/mux_2_1_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/master_slave_d_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/master_slave_d_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_slave_D_b " "Found entity 1: master_slave_D_b" {  } { { "../all_segments/master_slave_D_b.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/master_slave_D_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/master_slave_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/master_slave_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_slave_D " "Found entity 1: master_slave_D" {  } { { "../all_segments/master_slave_D.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/master_slave_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/latch_rs_gates.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/latch_rs_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_RS_gates " "Found entity 1: latch_RS_gates" {  } { { "../all_segments/latch_RS_gates.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_RS_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/latch_rs_boolean.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/latch_rs_boolean.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_RS_boolean " "Found entity 1: latch_RS_boolean" {  } { { "../all_segments/latch_RS_boolean.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_RS_boolean.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/latch_fddp_fddn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/latch_fddp_fddn.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_FDDP_FDDN " "Found entity 1: latch_FDDP_FDDN" {  } { { "../all_segments/latch_FDDP_FDDN.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_FDDP_FDDN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/latch_d_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/latch_d_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D_b " "Found entity 1: latch_D_b" {  } { { "../all_segments/latch_D_b.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_D_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/latch_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/latch_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D " "Found entity 1: latch_D" {  } { { "../all_segments/latch_D.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/hex_2_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/hex_2_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_2_digit " "Found entity 1: hex_2_digit" {  } { { "../all_segments/hex_2_digit.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/hex_2_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/decoder_hex_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/decoder_hex_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hex_16 " "Found entity 1: decoder_hex_16" {  } { { "../all_segments/decoder_hex_16.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/decoder_hex_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/decoder_hex_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/decoder_hex_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hex_10 " "Found entity 1: decoder_hex_10" {  } { { "../all_segments/decoder_hex_10.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/decoder_hex_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/decoder_7_seg_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/decoder_7_seg_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7_seg_2_bits " "Found entity 1: decoder_7_seg_2_bits" {  } { { "../all_segments/decoder_7_seg_2_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/decoder_7_seg_2_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/comparator_over_10_5_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/comparator_over_10_5_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_over_10_5_bits " "Found entity 1: comparator_over_10_5_bits" {  } { { "../all_segments/comparator_over_10_5_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/comparator_over_10_5_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/comparator_over_10_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/comparator_over_10_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_over_10_4bits " "Found entity 1: comparator_over_10_4bits" {  } { { "../all_segments/comparator_over_10_4bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/comparator_over_10_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/binary_to_hex_decoder_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/binary_to_hex_decoder_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_hex_decoder_1_bit " "Found entity 1: binary_to_hex_decoder_1_bit" {  } { { "../all_segments/binary_to_hex_decoder_1_bit.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_to_hex_decoder_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/binary_bcd_4_bits_board.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/binary_bcd_4_bits_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd_4_bits_board " "Found entity 1: binary_bcd_4_bits_board" {  } { { "../all_segments/binary_bcd_4_bits_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_bcd_4_bits_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m binary_BCD_4_bits.v(6) " "Verilog HDL Declaration information at binary_BCD_4_bits.v(6): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "../all_segments/binary_BCD_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_BCD_4_bits.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711127931934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/binary_bcd_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/binary_bcd_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_BCD_4_bits " "Found entity 1: binary_BCD_4_bits" {  } { { "../all_segments/binary_BCD_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_BCD_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/bcd_to_dec_2_bits_on_board.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/bcd_to_dec_2_bits_on_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_dec_2_bits_on_board " "Found entity 1: bcd_to_dec_2_bits_on_board" {  } { { "../all_segments/bcd_to_dec_2_bits_on_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/bcd_to_dec_2_bits_on_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/bcd_to_dec_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/bcd_to_dec_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_dec_2_bits " "Found entity 1: bcd_to_dec_2_bits" {  } { { "../all_segments/bcd_to_dec_2_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/bcd_to_dec_2_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/assign_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/assign_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign_adder " "Found entity 1: assign_adder" {  } { { "../all_segments/assign_adder.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/assign_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/adder_bcd_2_digits_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/adder_bcd_2_digits_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_BCD_2_digits_b " "Found entity 1: adder_BCD_2_digits_b" {  } { { "../all_segments/adder_BCD_2_digits_b.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m adder_BCD_2_digits.v(17) " "Verilog HDL Declaration information at adder_BCD_2_digits.v(17): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "../all_segments/adder_BCD_2_digits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711127931970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/adder_bcd_2_digits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/adder_bcd_2_digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_BCD_2_digits " "Found entity 1: adder_BCD_2_digits" {  } { { "../all_segments/adder_BCD_2_digits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_fddp_fddn_board.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_fddp_fddn_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_FDDP_FDDN_board " "Found entity 1: latch_FDDP_FDDN_board" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711127931980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127931980 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z adder_BCD_2_digits.v(19) " "Verilog HDL Implicit Net warning at adder_BCD_2_digits.v(19): created implicit net for \"z\"" {  } { { "../all_segments/adder_BCD_2_digits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711127931981 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "binary_BCD_4_bits.v(12) " "Verilog HDL Instantiation warning at binary_BCD_4_bits.v(12): instance has no name" {  } { { "../all_segments/binary_BCD_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_BCD_4_bits.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711127931981 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "binary_bcd_4_bits_board.v(6) " "Verilog HDL Instantiation warning at binary_bcd_4_bits_board.v(6): instance has no name" {  } { { "../all_segments/binary_bcd_4_bits_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_bcd_4_bits_board.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711127931981 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd_to_dec_2_bits_on_board.v(8) " "Verilog HDL Instantiation warning at bcd_to_dec_2_bits_on_board.v(8): instance has no name" {  } { { "../all_segments/bcd_to_dec_2_bits_on_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/bcd_to_dec_2_bits_on_board.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711127931981 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder_BCD_2_digits.v(23) " "Verilog HDL Instantiation warning at adder_BCD_2_digits.v(23): instance has no name" {  } { { "../all_segments/adder_BCD_2_digits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711127931982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_FDDP_FDDN_board " "Elaborating entity \"latch_FDDP_FDDN_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711127932031 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..3\] latch_FDDP_FDDN_board.v(4) " "Output port \"LEDR\[7..3\]\" at latch_FDDP_FDDN_board.v(4) has no driver" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711127932032 "|latch_FDDP_FDDN_board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_FDDP_FDDN latch_FDDP_FDDN:my_latch " "Elaborating entity \"latch_FDDP_FDDN\" for hierarchy \"latch_FDDP_FDDN:my_latch\"" {  } { { "latch_FDDP_FDDN_board.v" "my_latch" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711127932040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_D_b latch_FDDP_FDDN:my_latch\|latch_D_b:d0 " "Elaborating entity \"latch_D_b\" for hierarchy \"latch_FDDP_FDDN:my_latch\|latch_D_b:d0\"" {  } { { "../all_segments/latch_FDDP_FDDN.v" "d0" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_FDDP_FDDN.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711127932043 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q latch_D_b.v(5) " "Verilog HDL Always Construct warning at latch_D_b.v(5): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "../all_segments/latch_D_b.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_D_b.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711127932044 "|latch_FDDP_FDDN_board|latch_FDDP_FDDN:my_latch|latch_D_b:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latch_D_b.v(6) " "Inferred latch for \"Q\" at latch_D_b.v(6)" {  } { { "../all_segments/latch_D_b.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_D_b.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127932044 "|latch_FDDP_FDDN_board|latch_FDDP_FDDN:my_latch|latch_D_b:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_slave_D_b latch_FDDP_FDDN:my_latch\|master_slave_D_b:FDD_posedge " "Elaborating entity \"master_slave_D_b\" for hierarchy \"latch_FDDP_FDDN:my_latch\|master_slave_D_b:FDD_posedge\"" {  } { { "../all_segments/latch_FDDP_FDDN.v" "FDD_posedge" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_FDDP_FDDN.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711127932048 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latch_FDDP_FDDN:my_latch\|master_slave_D_b:FDD_negedge\|latch_D_b:master\|Q latch_FDDP_FDDN:my_latch\|latch_D_b:d0\|Q " "Duplicate LATCH primitive \"latch_FDDP_FDDN:my_latch\|master_slave_D_b:FDD_negedge\|latch_D_b:master\|Q\" merged with LATCH primitive \"latch_FDDP_FDDN:my_latch\|latch_D_b:d0\|Q\"" {  } { { "../all_segments/latch_D_b.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_D_b.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1711127932477 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1711127932477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711127932483 "|latch_FDDP_FDDN_board|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711127932483 "|latch_FDDP_FDDN_board|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711127932483 "|latch_FDDP_FDDN_board|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711127932483 "|latch_FDDP_FDDN_board|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711127932483 "|latch_FDDP_FDDN_board|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711127932483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711127932566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/output_files/latch_FDDP_FDDN_board.map.smsg " "Generated suppressed messages file C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/output_files/latch_FDDP_FDDN_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127932776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711127932909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711127932909 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711127932954 "|latch_FDDP_FDDN_board|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711127932954 "|latch_FDDP_FDDN_board|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711127932954 "|latch_FDDP_FDDN_board|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711127932954 "|latch_FDDP_FDDN_board|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711127932954 "|latch_FDDP_FDDN_board|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "latch_FDDP_FDDN_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_FDDP_FDDN_board/latch_FDDP_FDDN_board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711127932954 "|latch_FDDP_FDDN_board|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711127932954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711127932955 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711127932955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711127932955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711127932955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711127932978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 18:18:52 2024 " "Processing ended: Fri Mar 22 18:18:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711127932978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711127932978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711127932978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711127932978 ""}
