#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dc1a7a4a40 .scope module, "MealyPatternTestbench" "MealyPatternTestbench" 2 80;
 .timescale 0 0;
v0x55dc1a7c5350_0 .var "clock", 0 0;
v0x55dc1a7c53f0_0 .var "i", 0 0;
v0x55dc1a7c54c0_0 .net "out", 1 0, L_0x55dc1a7c55c0;  1 drivers
S_0x55dc1a7a4bc0 .scope module, "machine" "MealyPattern" 2 85, 2 1 0, S_0x55dc1a7a4a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "i"
    .port_info 2 /OUTPUT 2 "o"
L_0x55dc1a7c55c0 .functor BUFZ 2, v0x55dc1a7c4d20_0, C4<00>, C4<00>, C4<00>;
v0x55dc1a7a4de0_0 .net "clock", 0 0, v0x55dc1a7c5350_0;  1 drivers
v0x55dc1a7c4ba0_0 .net "i", 0 0, v0x55dc1a7c53f0_0;  1 drivers
v0x55dc1a7c4c60_0 .net "o", 1 0, L_0x55dc1a7c55c0;  alias, 1 drivers
v0x55dc1a7c4d20_0 .var "out", 1 0;
v0x55dc1a7c4e00_0 .var "s0", 0 0;
v0x55dc1a7c4f10_0 .var "s1", 0 0;
v0x55dc1a7c4fd0_0 .var "s2", 0 0;
v0x55dc1a7c5090_0 .var "s3", 0 0;
v0x55dc1a7c5150_0 .var "s4", 0 0;
v0x55dc1a7c5210_0 .var "s5", 0 0;
E_0x55dc1a790bf0 .event posedge, v0x55dc1a7a4de0_0;
    .scope S_0x55dc1a7a4bc0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c4e00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55dc1a7a4bc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c4f10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55dc1a7a4bc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c4fd0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55dc1a7a4bc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c5090_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55dc1a7a4bc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c5150_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55dc1a7a4bc0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c5210_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55dc1a7a4bc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55dc1a7c4d20_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55dc1a7c4d20_0, 4, 1;
    %end;
    .thread T_6;
    .scope S_0x55dc1a7a4bc0;
T_7 ;
    %wait E_0x55dc1a790bf0;
    %load/vec4 v0x55dc1a7c4e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55dc1a7c4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c4e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c4fd0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c4e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c4f10_0, 0, 1;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55dc1a7c4f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55dc1a7c4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c4f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c5090_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c4f10_0, 0, 1;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55dc1a7c4fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x55dc1a7c4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c4fd0_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c4fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c5150_0, 0, 1;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x55dc1a7c5090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x55dc1a7c4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c5090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c4fd0_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55dc1a7c4d20_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c5090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c5150_0, 0, 1;
T_7.15 ;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x55dc1a7c5150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0x55dc1a7c4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55dc1a7c4d20_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c5150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c5210_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c5150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c4f10_0, 0, 1;
T_7.19 ;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x55dc1a7c5210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0x55dc1a7c4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c5210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c4fd0_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55dc1a7c4d20_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dc1a7c5210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c5150_0, 0, 1;
T_7.23 ;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dc1a7c4e00_0, 0, 1;
T_7.21 ;
T_7.17 ;
T_7.13 ;
T_7.9 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55dc1a7a4a40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc1a7c53f0_0, 0;
    %delay 2, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55dc1a7a4a40;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dc1a7c5350_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dc1a7c5350_0, 0;
    %delay 1, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55dc1a7a4a40;
T_10 ;
    %delay 20, 0;
    %load/vec4 v0x55dc1a7c54c0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dc1a7c54c0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 2 110 "$display", "Simulation successful" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 2 112 "$display", "Simulation error" {0 0 0};
T_10.1 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "MealyMaschine.v";
