{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574662647111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574662647116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 09:47:26 2019 " "Processing started: Mon Nov 25 09:47:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574662647116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662647116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SBU_DFT -c SBU_DFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off SBU_DFT -c SBU_DFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662647116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574662650009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574662650009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_004 " "Found entity 1: qsys_system_avalon_st_adapter_004" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_004_timing_adapter_0 " "Found entity 1: qsys_system_avalon_st_adapter_004_timing_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_timing_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: qsys_system_avalon_st_adapter_004_error_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_004_channel_adapter_0 " "Found entity 1: qsys_system_avalon_st_adapter_004_channel_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_channel_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_004_data_format_adapter_0 " "Found entity 1: qsys_system_avalon_st_adapter_004_data_format_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_004_data_format_adapter_0_state_ram " "Found entity 1: qsys_system_avalon_st_adapter_004_data_format_adapter_0_state_ram" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_004_data_format_adapter_0_data_ram " "Found entity 1: qsys_system_avalon_st_adapter_004_data_format_adapter_0_data_ram" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0_data_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter " "Found entity 1: qsys_system_avalon_st_adapter" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: qsys_system_avalon_st_adapter_timing_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: qsys_system_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_avalon_st_adapter_error_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_channel_adapter_0 " "Found entity 1: qsys_system_avalon_st_adapter_channel_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: qsys_system_avalon_st_adapter_data_format_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_irq_mapper " "Found entity 1: qsys_system_irq_mapper" {  } { { "qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux_004 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux_004" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662255 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux_002" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux_002" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux_001" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux_004 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux_004" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_028.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_028.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_028.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_028.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_028_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_028_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662311 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_028 " "Found entity 2: qsys_system_mm_interconnect_0_router_028" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_027.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_027.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_027_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_027_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662318 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_027 " "Found entity 2: qsys_system_mm_interconnect_0_router_027" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_022_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_022_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662325 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_022 " "Found entity 2: qsys_system_mm_interconnect_0_router_022" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_021_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_021_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662333 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_021 " "Found entity 2: qsys_system_mm_interconnect_0_router_021" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_016_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_016_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662340 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_016 " "Found entity 2: qsys_system_mm_interconnect_0_router_016" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_015_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_015_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662348 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_015 " "Found entity 2: qsys_system_mm_interconnect_0_router_015" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_010_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662355 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_010 " "Found entity 2: qsys_system_mm_interconnect_0_router_010" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_009_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662363 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_009 " "Found entity 2: qsys_system_mm_interconnect_0_router_009" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_008_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662372 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_008 " "Found entity 2: qsys_system_mm_interconnect_0_router_008" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_007_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662390 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_007 " "Found entity 2: qsys_system_mm_interconnect_0_router_007" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_006_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662399 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_006 " "Found entity 2: qsys_system_mm_interconnect_0_router_006" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_005_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662407 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_005 " "Found entity 2: qsys_system_mm_interconnect_0_router_005" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_004_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662415 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_004 " "Found entity 2: qsys_system_mm_interconnect_0_router_004" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_003_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662423 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_003 " "Found entity 2: qsys_system_mm_interconnect_0_router_003" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662431 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662440 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_001 " "Found entity 2: qsys_system_mm_interconnect_0_router_001" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574662662453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662457 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_3.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_3 " "Found entity 1: qsys_system_nios2_3" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_3_cpu_register_bank_a_module " "Found entity 1: qsys_system_nios2_3_cpu_register_bank_a_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_nios2_3_cpu_register_bank_b_module " "Found entity 2: qsys_system_nios2_3_cpu_register_bank_b_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_nios2_3_cpu_nios2_oci_debug " "Found entity 3: qsys_system_nios2_3_cpu_nios2_oci_debug" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_nios2_3_cpu_nios2_oci_break " "Found entity 4: qsys_system_nios2_3_cpu_nios2_oci_break" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_nios2_3_cpu_nios2_oci_xbrk " "Found entity 5: qsys_system_nios2_3_cpu_nios2_oci_xbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_nios2_3_cpu_nios2_oci_dbrk " "Found entity 6: qsys_system_nios2_3_cpu_nios2_oci_dbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_system_nios2_3_cpu_nios2_oci_itrace " "Found entity 7: qsys_system_nios2_3_cpu_nios2_oci_itrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_system_nios2_3_cpu_nios2_oci_td_mode " "Found entity 8: qsys_system_nios2_3_cpu_nios2_oci_td_mode" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_system_nios2_3_cpu_nios2_oci_dtrace " "Found entity 9: qsys_system_nios2_3_cpu_nios2_oci_dtrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_system_nios2_3_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_system_nios2_3_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_system_nios2_3_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_system_nios2_3_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_system_nios2_3_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_system_nios2_3_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_system_nios2_3_cpu_nios2_oci_fifo " "Found entity 13: qsys_system_nios2_3_cpu_nios2_oci_fifo" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_system_nios2_3_cpu_nios2_oci_pib " "Found entity 14: qsys_system_nios2_3_cpu_nios2_oci_pib" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_system_nios2_3_cpu_nios2_oci_im " "Found entity 15: qsys_system_nios2_3_cpu_nios2_oci_im" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_system_nios2_3_cpu_nios2_performance_monitors " "Found entity 16: qsys_system_nios2_3_cpu_nios2_performance_monitors" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_system_nios2_3_cpu_nios2_avalon_reg " "Found entity 17: qsys_system_nios2_3_cpu_nios2_avalon_reg" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_system_nios2_3_cpu_ociram_sp_ram_module " "Found entity 18: qsys_system_nios2_3_cpu_ociram_sp_ram_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_system_nios2_3_cpu_nios2_ocimem " "Found entity 19: qsys_system_nios2_3_cpu_nios2_ocimem" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_system_nios2_3_cpu_nios2_oci " "Found entity 20: qsys_system_nios2_3_cpu_nios2_oci" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_system_nios2_3_cpu " "Found entity 21: qsys_system_nios2_3_cpu" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_3_cpu_debug_slave_sysclk " "Found entity 1: qsys_system_nios2_3_cpu_debug_slave_sysclk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_3_cpu_debug_slave_tck " "Found entity 1: qsys_system_nios2_3_cpu_debug_slave_tck" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_3_cpu_debug_slave_wrapper " "Found entity 1: qsys_system_nios2_3_cpu_debug_slave_wrapper" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_3_cpu_test_bench " "Found entity 1: qsys_system_nios2_3_cpu_test_bench" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_2 " "Found entity 1: qsys_system_nios2_2" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_2_cpu_register_bank_a_module " "Found entity 1: qsys_system_nios2_2_cpu_register_bank_a_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_nios2_2_cpu_register_bank_b_module " "Found entity 2: qsys_system_nios2_2_cpu_register_bank_b_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_nios2_2_cpu_nios2_oci_debug " "Found entity 3: qsys_system_nios2_2_cpu_nios2_oci_debug" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_nios2_2_cpu_nios2_oci_break " "Found entity 4: qsys_system_nios2_2_cpu_nios2_oci_break" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_nios2_2_cpu_nios2_oci_xbrk " "Found entity 5: qsys_system_nios2_2_cpu_nios2_oci_xbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_nios2_2_cpu_nios2_oci_dbrk " "Found entity 6: qsys_system_nios2_2_cpu_nios2_oci_dbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_system_nios2_2_cpu_nios2_oci_itrace " "Found entity 7: qsys_system_nios2_2_cpu_nios2_oci_itrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_system_nios2_2_cpu_nios2_oci_td_mode " "Found entity 8: qsys_system_nios2_2_cpu_nios2_oci_td_mode" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_system_nios2_2_cpu_nios2_oci_dtrace " "Found entity 9: qsys_system_nios2_2_cpu_nios2_oci_dtrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_system_nios2_2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_system_nios2_2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_system_nios2_2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_system_nios2_2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_system_nios2_2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_system_nios2_2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_system_nios2_2_cpu_nios2_oci_fifo " "Found entity 13: qsys_system_nios2_2_cpu_nios2_oci_fifo" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_system_nios2_2_cpu_nios2_oci_pib " "Found entity 14: qsys_system_nios2_2_cpu_nios2_oci_pib" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_system_nios2_2_cpu_nios2_oci_im " "Found entity 15: qsys_system_nios2_2_cpu_nios2_oci_im" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_system_nios2_2_cpu_nios2_performance_monitors " "Found entity 16: qsys_system_nios2_2_cpu_nios2_performance_monitors" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_system_nios2_2_cpu_nios2_avalon_reg " "Found entity 17: qsys_system_nios2_2_cpu_nios2_avalon_reg" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_system_nios2_2_cpu_ociram_sp_ram_module " "Found entity 18: qsys_system_nios2_2_cpu_ociram_sp_ram_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_system_nios2_2_cpu_nios2_ocimem " "Found entity 19: qsys_system_nios2_2_cpu_nios2_ocimem" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_system_nios2_2_cpu_nios2_oci " "Found entity 20: qsys_system_nios2_2_cpu_nios2_oci" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_system_nios2_2_cpu " "Found entity 21: qsys_system_nios2_2_cpu" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_2_cpu_debug_slave_sysclk " "Found entity 1: qsys_system_nios2_2_cpu_debug_slave_sysclk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_2_cpu_debug_slave_tck " "Found entity 1: qsys_system_nios2_2_cpu_debug_slave_tck" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_2_cpu_debug_slave_wrapper " "Found entity 1: qsys_system_nios2_2_cpu_debug_slave_wrapper" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_2_cpu_test_bench " "Found entity 1: qsys_system_nios2_2_cpu_test_bench" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_1 " "Found entity 1: qsys_system_nios2_1" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_1_cpu_register_bank_a_module " "Found entity 1: qsys_system_nios2_1_cpu_register_bank_a_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_nios2_1_cpu_register_bank_b_module " "Found entity 2: qsys_system_nios2_1_cpu_register_bank_b_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_nios2_1_cpu_nios2_oci_debug " "Found entity 3: qsys_system_nios2_1_cpu_nios2_oci_debug" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_nios2_1_cpu_nios2_oci_break " "Found entity 4: qsys_system_nios2_1_cpu_nios2_oci_break" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_nios2_1_cpu_nios2_oci_xbrk " "Found entity 5: qsys_system_nios2_1_cpu_nios2_oci_xbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_nios2_1_cpu_nios2_oci_dbrk " "Found entity 6: qsys_system_nios2_1_cpu_nios2_oci_dbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_system_nios2_1_cpu_nios2_oci_itrace " "Found entity 7: qsys_system_nios2_1_cpu_nios2_oci_itrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_system_nios2_1_cpu_nios2_oci_td_mode " "Found entity 8: qsys_system_nios2_1_cpu_nios2_oci_td_mode" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_system_nios2_1_cpu_nios2_oci_dtrace " "Found entity 9: qsys_system_nios2_1_cpu_nios2_oci_dtrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_system_nios2_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_system_nios2_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_system_nios2_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_system_nios2_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_system_nios2_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_system_nios2_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_system_nios2_1_cpu_nios2_oci_fifo " "Found entity 13: qsys_system_nios2_1_cpu_nios2_oci_fifo" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_system_nios2_1_cpu_nios2_oci_pib " "Found entity 14: qsys_system_nios2_1_cpu_nios2_oci_pib" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_system_nios2_1_cpu_nios2_oci_im " "Found entity 15: qsys_system_nios2_1_cpu_nios2_oci_im" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_system_nios2_1_cpu_nios2_performance_monitors " "Found entity 16: qsys_system_nios2_1_cpu_nios2_performance_monitors" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_system_nios2_1_cpu_nios2_avalon_reg " "Found entity 17: qsys_system_nios2_1_cpu_nios2_avalon_reg" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_system_nios2_1_cpu_ociram_sp_ram_module " "Found entity 18: qsys_system_nios2_1_cpu_ociram_sp_ram_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_system_nios2_1_cpu_nios2_ocimem " "Found entity 19: qsys_system_nios2_1_cpu_nios2_ocimem" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_system_nios2_1_cpu_nios2_oci " "Found entity 20: qsys_system_nios2_1_cpu_nios2_oci" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_system_nios2_1_cpu " "Found entity 21: qsys_system_nios2_1_cpu" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_1_cpu_debug_slave_sysclk " "Found entity 1: qsys_system_nios2_1_cpu_debug_slave_sysclk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_1_cpu_debug_slave_tck " "Found entity 1: qsys_system_nios2_1_cpu_debug_slave_tck" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_1_cpu_debug_slave_wrapper " "Found entity 1: qsys_system_nios2_1_cpu_debug_slave_wrapper" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_1_cpu_test_bench " "Found entity 1: qsys_system_nios2_1_cpu_test_bench" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_0 " "Found entity 1: qsys_system_nios2_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_0_cpu_register_bank_a_module " "Found entity 1: qsys_system_nios2_0_cpu_register_bank_a_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_nios2_0_cpu_register_bank_b_module " "Found entity 2: qsys_system_nios2_0_cpu_register_bank_b_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_nios2_0_cpu_nios2_oci_debug " "Found entity 3: qsys_system_nios2_0_cpu_nios2_oci_debug" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_nios2_0_cpu_nios2_oci_break " "Found entity 4: qsys_system_nios2_0_cpu_nios2_oci_break" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_nios2_0_cpu_nios2_oci_xbrk " "Found entity 5: qsys_system_nios2_0_cpu_nios2_oci_xbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_nios2_0_cpu_nios2_oci_dbrk " "Found entity 6: qsys_system_nios2_0_cpu_nios2_oci_dbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_system_nios2_0_cpu_nios2_oci_itrace " "Found entity 7: qsys_system_nios2_0_cpu_nios2_oci_itrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_system_nios2_0_cpu_nios2_oci_td_mode " "Found entity 8: qsys_system_nios2_0_cpu_nios2_oci_td_mode" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_system_nios2_0_cpu_nios2_oci_dtrace " "Found entity 9: qsys_system_nios2_0_cpu_nios2_oci_dtrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_system_nios2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_system_nios2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_system_nios2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_system_nios2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_system_nios2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_system_nios2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_system_nios2_0_cpu_nios2_oci_fifo " "Found entity 13: qsys_system_nios2_0_cpu_nios2_oci_fifo" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_system_nios2_0_cpu_nios2_oci_pib " "Found entity 14: qsys_system_nios2_0_cpu_nios2_oci_pib" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_system_nios2_0_cpu_nios2_oci_im " "Found entity 15: qsys_system_nios2_0_cpu_nios2_oci_im" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_system_nios2_0_cpu_nios2_performance_monitors " "Found entity 16: qsys_system_nios2_0_cpu_nios2_performance_monitors" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_system_nios2_0_cpu_nios2_avalon_reg " "Found entity 17: qsys_system_nios2_0_cpu_nios2_avalon_reg" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_system_nios2_0_cpu_ociram_sp_ram_module " "Found entity 18: qsys_system_nios2_0_cpu_ociram_sp_ram_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_system_nios2_0_cpu_nios2_ocimem " "Found entity 19: qsys_system_nios2_0_cpu_nios2_ocimem" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_system_nios2_0_cpu_nios2_oci " "Found entity 20: qsys_system_nios2_0_cpu_nios2_oci" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_system_nios2_0_cpu " "Found entity 21: qsys_system_nios2_0_cpu" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_0_cpu_debug_slave_sysclk " "Found entity 1: qsys_system_nios2_0_cpu_debug_slave_sysclk" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_0_cpu_debug_slave_tck " "Found entity 1: qsys_system_nios2_0_cpu_debug_slave_tck" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_0_cpu_debug_slave_wrapper " "Found entity 1: qsys_system_nios2_0_cpu_debug_slave_wrapper" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_0_cpu_test_bench " "Found entity 1: qsys_system_nios2_0_cpu_test_bench" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: qsys_system_jtag_uart_0_sim_scfifo_w" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662963 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_jtag_uart_0_scfifo_w " "Found entity 2: qsys_system_jtag_uart_0_scfifo_w" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662963 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: qsys_system_jtag_uart_0_sim_scfifo_r" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662963 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_jtag_uart_0_scfifo_r " "Found entity 4: qsys_system_jtag_uart_0_scfifo_r" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662963 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_jtag_uart_0 " "Found entity 5: qsys_system_jtag_uart_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v 7 7 " "Found 7 design units, including 7 entities, in source file qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_fifo_source_0_single_clock_fifo " "Found entity 1: qsys_system_fifo_source_0_single_clock_fifo" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662991 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_fifo_source_0_scfifo_with_controls " "Found entity 2: qsys_system_fifo_source_0_scfifo_with_controls" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662991 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_fifo_source_0_map_avalonmm_to_avalonst " "Found entity 3: qsys_system_fifo_source_0_map_avalonmm_to_avalonst" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662991 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_fifo_source_0_single_clock_fifo_for_other_info " "Found entity 4: qsys_system_fifo_source_0_single_clock_fifo_for_other_info" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662991 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_fifo_source_0_map_avalonmm_to_avalonst_other_info " "Found entity 5: qsys_system_fifo_source_0_map_avalonmm_to_avalonst_other_info" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662991 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_fifo_source_0_map_fifo_other_info_to_avalonst " "Found entity 6: qsys_system_fifo_source_0_map_fifo_other_info_to_avalonst" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 607 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662991 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_system_fifo_source_0 " "Found entity 7: qsys_system_fifo_source_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662662991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662662991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v 6 6 " "Found 6 design units, including 6 entities, in source file qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_fifo_sink_0_single_clock_fifo " "Found entity 1: qsys_system_fifo_sink_0_single_clock_fifo" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663017 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_fifo_sink_0_scfifo_with_controls " "Found entity 2: qsys_system_fifo_sink_0_scfifo_with_controls" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663017 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_fifo_sink_0_map_avalonst_to_avalonmm " "Found entity 3: qsys_system_fifo_sink_0_map_avalonst_to_avalonmm" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663017 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_fifo_sink_0_single_clock_fifo_for_other_info " "Found entity 4: qsys_system_fifo_sink_0_single_clock_fifo_for_other_info" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663017 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_fifo_sink_0_map_avalonst_to_avalonmm_other_info " "Found entity 5: qsys_system_fifo_sink_0_map_avalonst_to_avalonmm_other_info" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663017 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_fifo_sink_0 " "Found entity 6: qsys_system_fifo_sink_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_data_mem_3.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_data_mem_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_data_mem_3 " "Found entity 1: qsys_system_data_mem_3" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_3.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_data_mem_2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_data_mem_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_data_mem_2 " "Found entity 1: qsys_system_data_mem_2" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_2.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_data_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_data_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_data_mem_1 " "Found entity 1: qsys_system_data_mem_1" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_data_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_data_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_data_mem_0 " "Found entity 1: qsys_system_data_mem_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "qsys_system/synthesis/submodules/wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/computation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/computation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computation-behavioral " "Found design unit 1: Computation-behavioral" {  } { { "qsys_system/synthesis/submodules/Computation.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Computation.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663950 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computation " "Found entity 1: Computation" {  } { { "qsys_system/synthesis/submodules/Computation.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Computation.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/connectionpack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file qsys_system/synthesis/submodules/connectionpack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConnectionPack (qsys_system) " "Found design unit 1: ConnectionPack (qsys_system)" {  } { { "qsys_system/synthesis/submodules/ConnectionPack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/ConnectionPack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ConnectionPack-body " "Found design unit 2: ConnectionPack-body" {  } { { "qsys_system/synthesis/submodules/ConnectionPack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/ConnectionPack.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/filepack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file qsys_system/synthesis/submodules/filepack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FilePack (qsys_system) " "Found design unit 1: FilePack (qsys_system)" {  } { { "qsys_system/synthesis/submodules/FilePack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/FilePack.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663960 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FilePack-body " "Found design unit 2: FilePack-body" {  } { { "qsys_system/synthesis/submodules/FilePack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/FilePack.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOC-behavioral " "Found design unit 1: NOC-behavioral" {  } { { "qsys_system/synthesis/submodules/NOC.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/NOC.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663966 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOC " "Found entity 1: NOC" {  } { { "qsys_system/synthesis/submodules/NOC.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/NOC.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Node-behavioral " "Found design unit 1: Node-behavioral" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663971 ""} { "Info" "ISGN_ENTITY_NAME" "1 Node " "Found entity 1: Node" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663971 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux qsys_system/synthesis/submodules/RouterA.vhd " "Entity \"Mux\" obtained from \"qsys_system/synthesis/submodules/RouterA.vhd\" instead of from Quartus Prime megafunction library" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 671 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1574662663978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/routera.vhd 18 9 " "Found 18 design units, including 9 entities, in source file qsys_system/synthesis/submodules/routera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behavioral " "Found design unit 1: FIFO-behavioral" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Combiner-behavioral " "Found design unit 2: Combiner-behavioral" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DeMux-behavioral " "Found design unit 3: DeMux-behavioral" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Reservator-behavioral " "Found design unit 4: Reservator-behavioral" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Selector-behavioral " "Found design unit 5: Selector-behavioral" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 309 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Switch-behavioral " "Found design unit 6: Switch-behavioral" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 403 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 AddressExt-behavioral " "Found design unit 7: AddressExt-behavioral" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 501 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Mux-behavioral " "Found design unit 8: Mux-behavioral" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 693 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Router-behavioral " "Found design unit 9: Router-behavioral" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 810 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_ENTITY_NAME" "2 Combiner " "Found entity 2: Combiner" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_ENTITY_NAME" "3 DeMux " "Found entity 3: DeMux" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_ENTITY_NAME" "4 Reservator " "Found entity 4: Reservator" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_ENTITY_NAME" "5 Selector " "Found entity 5: Selector" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_ENTITY_NAME" "6 Switch " "Found entity 6: Switch" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_ENTITY_NAME" "7 AddressExt " "Found entity 7: AddressExt" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mux " "Found entity 8: Mux" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""} { "Info" "ISGN_ENTITY_NAME" "9 Router " "Found entity 9: Router" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662663979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662663979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_system " "Elaborating entity \"qsys_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574662664415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper wrapper:noc " "Elaborating entity \"wrapper\" for hierarchy \"wrapper:noc\"" {  } { { "qsys_system/synthesis/qsys_system.v" "noc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662664529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC wrapper:noc\|NOC:n1 " "Elaborating entity \"NOC\" for hierarchy \"wrapper:noc\|NOC:n1\"" {  } { { "qsys_system/synthesis/submodules/wrapper.v" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662664562 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574662664579 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Data2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Data2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574662664579 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574662664579 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sel2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sel2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574662664579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node wrapper:noc\|NOC:n1\|Node:m0 " "Elaborating entity \"Node\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\"" {  } { { "qsys_system/synthesis/submodules/NOC.vhd" "m0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/NOC.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662664629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662664630 "|qsys_system|wrapper:noc|NOC:n1|Node:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router wrapper:noc\|NOC:n1\|Node:m0\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\"" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662664672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662664726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1 " "Elaborating entity \"FIFO\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "c1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662664773 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RouterA.vhd(44) " "VHDL Subtype or Type Declaration warning at RouterA.vhd(44): subtype or type has null range" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 44 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1574662664774 "|qsys_system|wrapper:noc|NOC:n1|Node:m0|Router:n1|AddressExt:\rg1:0:r1|FIFO:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Combiner wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Combiner:\\rg1:0:rc " "Elaborating entity \"Combiner\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Combiner:\\rg1:0:rc\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "\\rg1:0:rc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662664832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Reservator:r2\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662665081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3 " "Elaborating entity \"Switch\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "r3" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662665148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flag RouterA.vhd(404) " "Verilog HDL or VHDL warning at RouterA.vhd(404): object \"Flag\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662665148 "|qsys_system|wrapper:noc|NOC:n1|Node:m0|Router:n1|Switch:r3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset RouterA.vhd(411) " "VHDL Process Statement warning at RouterA.vhd(411): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574662665148 "|qsys_system|wrapper:noc|NOC:n1|Node:m0|Router:n1|Switch:r3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4 " "Elaborating entity \"Mux\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "\\rg2:0:r4" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662665212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|Selector:c1 " "Elaborating entity \"Selector\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|Selector:c1\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "c1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662665248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flag RouterA.vhd(310) " "Verilog HDL or VHDL warning at RouterA.vhd(310): object \"Flag\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662665248 "|qsys_system|wrapper:noc|NOC:n1|Node:m0|Router:n1|Mux:\rg2:0:r4|Selector:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|DeMux:\\rg3:0:r5 " "Elaborating entity \"DeMux\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|DeMux:\\rg3:0:r5\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "\\rg3:0:r5" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662665418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node wrapper:noc\|NOC:n1\|Node:m1 " "Elaborating entity \"Node\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m1\"" {  } { { "qsys_system/synthesis/submodules/NOC.vhd" "m1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/NOC.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662665546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662665548 "|qsys_system|wrapper:noc|NOC:n1|Node:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router wrapper:noc\|NOC:n1\|Node:m1\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\"" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662665623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662665673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Reservator:r2\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662665949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node wrapper:noc\|NOC:n1\|Node:m2 " "Elaborating entity \"Node\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m2\"" {  } { { "qsys_system/synthesis/submodules/NOC.vhd" "m2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/NOC.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662666290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662666291 "|qsys_system|wrapper:noc|NOC:n1|Node:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router wrapper:noc\|NOC:n1\|Node:m2\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\"" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662666333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662666381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Reservator:r2\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662666660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node wrapper:noc\|NOC:n1\|Node:m3 " "Elaborating entity \"Node\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m3\"" {  } { { "qsys_system/synthesis/submodules/NOC.vhd" "m3" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/NOC.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662667000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662667001 "|qsys_system|wrapper:noc|NOC:n1|Node:m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router wrapper:noc\|NOC:n1\|Node:m3\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\"" {  } { { "qsys_system/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662667041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662667089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Reservator:r2\"" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662667366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_data_mem_0 qsys_system_data_mem_0:data_mem_0 " "Elaborating entity \"qsys_system_data_mem_0\" for hierarchy \"qsys_system_data_mem_0:data_mem_0\"" {  } { { "qsys_system/synthesis/qsys_system.v" "data_mem_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662667743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_0.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662668054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662668079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_system_data_mem_0.hex " "Parameter \"init_file\" = \"qsys_system_data_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668080 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662668080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a7n1 " "Found entity 1: altsyncram_a7n1" {  } { { "db/altsyncram_a7n1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_a7n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662668197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662668197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a7n1 qsys_system_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_a7n1:auto_generated " "Elaborating entity \"altsyncram_a7n1\" for hierarchy \"qsys_system_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_a7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662668205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_data_mem_1 qsys_system_data_mem_1:data_mem_1 " "Elaborating entity \"qsys_system_data_mem_1\" for hierarchy \"qsys_system_data_mem_1:data_mem_1\"" {  } { { "qsys_system/synthesis/qsys_system.v" "data_mem_1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662668652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_1.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662668707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662668732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_system_data_mem_1.hex " "Parameter \"init_file\" = \"qsys_system_data_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662668732 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662668732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7n1 " "Found entity 1: altsyncram_b7n1" {  } { { "db/altsyncram_b7n1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_b7n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662668828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662668828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7n1 qsys_system_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_b7n1:auto_generated " "Elaborating entity \"altsyncram_b7n1\" for hierarchy \"qsys_system_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_b7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662668838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_data_mem_2 qsys_system_data_mem_2:data_mem_2 " "Elaborating entity \"qsys_system_data_mem_2\" for hierarchy \"qsys_system_data_mem_2:data_mem_2\"" {  } { { "qsys_system/synthesis/qsys_system.v" "data_mem_2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662669281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system_data_mem_2:data_mem_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_2.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662669319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_data_mem_2:data_mem_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_2.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662669447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_data_mem_2:data_mem_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_system_data_mem_2.hex " "Parameter \"init_file\" = \"qsys_system_data_mem_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662669447 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_2.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662669447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7n1 " "Found entity 1: altsyncram_c7n1" {  } { { "db/altsyncram_c7n1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_c7n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662669543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662669543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7n1 qsys_system_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\|altsyncram_c7n1:auto_generated " "Elaborating entity \"altsyncram_c7n1\" for hierarchy \"qsys_system_data_mem_2:data_mem_2\|altsyncram:the_altsyncram\|altsyncram_c7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662669551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_data_mem_3 qsys_system_data_mem_3:data_mem_3 " "Elaborating entity \"qsys_system_data_mem_3\" for hierarchy \"qsys_system_data_mem_3:data_mem_3\"" {  } { { "qsys_system/synthesis/qsys_system.v" "data_mem_3" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662669998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system_data_mem_3:data_mem_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_3.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_3.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662670037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_data_mem_3:data_mem_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_3.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_3.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662670060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_data_mem_3:data_mem_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_system_data_mem_3.hex " "Parameter \"init_file\" = \"qsys_system_data_mem_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662670060 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_data_mem_3.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_data_mem_3.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662670060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7n1 " "Found entity 1: altsyncram_d7n1" {  } { { "db/altsyncram_d7n1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_d7n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662670167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662670167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7n1 qsys_system_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\|altsyncram_d7n1:auto_generated " "Elaborating entity \"altsyncram_d7n1\" for hierarchy \"qsys_system_data_mem_3:data_mem_3\|altsyncram:the_altsyncram\|altsyncram_d7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662670176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_sink_0 qsys_system_fifo_sink_0:fifo_sink_0 " "Elaborating entity \"qsys_system_fifo_sink_0\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\"" {  } { { "qsys_system/synthesis/qsys_system.v" "fifo_sink_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662670619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_sink_0_scfifo_with_controls qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"qsys_system_fifo_sink_0_scfifo_with_controls\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "the_scfifo_with_controls" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662670651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_sink_0_single_clock_fifo qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo " "Elaborating entity \"qsys_system_fifo_sink_0_single_clock_fifo\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "the_scfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662670695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "single_clock_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671063 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662671063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_42a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_42a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_42a1 " "Found entity 1: scfifo_42a1" {  } { { "db/scfifo_42a1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_42a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662671155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662671155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_42a1 qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated " "Elaborating entity \"scfifo_42a1\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_b8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_b8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_b8a1 " "Found entity 1: a_dpfifo_b8a1" {  } { { "db/a_dpfifo_b8a1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_b8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662671220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662671220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_b8a1 qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo " "Elaborating entity \"a_dpfifo_b8a1\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\"" {  } { { "db/scfifo_42a1.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_42a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662671297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662671297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_b8a1.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_b8a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662671408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662671408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw " "Elaborating entity \"cntr_tg7\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqs1 " "Found entity 1: altsyncram_iqs1" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_iqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662671524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662671524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqs1 qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|altsyncram_iqs1:FIFOram " "Elaborating entity \"altsyncram_iqs1\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|altsyncram_iqs1:FIFOram\"" {  } { { "db/a_dpfifo_b8a1.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_b8a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662671643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662671643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|cntr_hgb:rd_ptr_count " "Elaborating entity \"cntr_hgb\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_sink_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|cntr_hgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_b8a1.tdf" "rd_ptr_count" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_b8a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_sink_0_map_avalonst_to_avalonmm qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"qsys_system_fifo_sink_0_map_avalonst_to_avalonmm\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "the_map_avalonst_to_avalonmm" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_sink_0_single_clock_fifo_for_other_info qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"qsys_system_fifo_sink_0_single_clock_fifo_for_other_info\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "the_scfifo_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "single_clock_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662671977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Instantiated megafunction \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662671977 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662671977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_se81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_se81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_se81 " "Found entity 1: scfifo_se81" {  } { { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662672063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662672063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_se81 qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated " "Elaborating entity \"scfifo_se81\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662672072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3l81 " "Found entity 1: a_dpfifo_3l81" {  } { { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662672126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662672126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3l81 qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo " "Elaborating entity \"a_dpfifo_3l81\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\"" {  } { { "db/scfifo_se81.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662672137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662672194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662672194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_3l81.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662672210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mqs1 " "Found entity 1: altsyncram_mqs1" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662672331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662672331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mqs1 qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram " "Elaborating entity \"altsyncram_mqs1\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\"" {  } { { "db/a_dpfifo_3l81.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662672348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_sink_0_map_avalonst_to_avalonmm_other_info qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info " "Elaborating entity \"qsys_system_fifo_sink_0_map_avalonst_to_avalonmm_other_info\" for hierarchy \"qsys_system_fifo_sink_0:fifo_sink_0\|qsys_system_fifo_sink_0_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" "the_map_avalonst_to_avalonmm_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_sink_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662672443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_source_0 qsys_system_fifo_source_0:fifo_source_0 " "Elaborating entity \"qsys_system_fifo_source_0\" for hierarchy \"qsys_system_fifo_source_0:fifo_source_0\"" {  } { { "qsys_system/synthesis/qsys_system.v" "fifo_source_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662674605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_source_0_scfifo_with_controls qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"qsys_system_fifo_source_0_scfifo_with_controls\" for hierarchy \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "the_scfifo_with_controls" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662674639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_source_0_single_clock_fifo qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_source_0_single_clock_fifo:the_scfifo " "Elaborating entity \"qsys_system_fifo_source_0_single_clock_fifo\" for hierarchy \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_scfifo_with_controls:the_scfifo_with_controls\|qsys_system_fifo_source_0_single_clock_fifo:the_scfifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "the_scfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662674683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_source_0_map_avalonmm_to_avalonst qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"qsys_system_fifo_source_0_map_avalonmm_to_avalonst\" for hierarchy \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "the_map_avalonmm_to_avalonst" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662675023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_source_0_single_clock_fifo_for_other_info qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"qsys_system_fifo_source_0_single_clock_fifo_for_other_info\" for hierarchy \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "the_scfifo_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662675053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_source_0_map_avalonmm_to_avalonst_other_info qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info " "Elaborating entity \"qsys_system_fifo_source_0_map_avalonmm_to_avalonst_other_info\" for hierarchy \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "the_map_avalonmm_to_avalonst_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662675398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_fifo_source_0_map_fifo_other_info_to_avalonst qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst " "Elaborating entity \"qsys_system_fifo_source_0_map_fifo_other_info_to_avalonst\" for hierarchy \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "the_map_fifo_other_info_to_avalonst" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662675425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_0 qsys_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"qsys_system_jtag_uart_0\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\"" {  } { { "qsys_system/synthesis/qsys_system.v" "jtag_uart_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662677603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_0_scfifo_w qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w " "Elaborating entity \"qsys_system_jtag_uart_0_scfifo_w\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "the_qsys_system_jtag_uart_0_scfifo_w" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662677638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662677826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662677840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662677841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662677841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662677841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662677841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662677841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662677841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662677841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662677841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662677841 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662677841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662677927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662677927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662677937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662677994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662677994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662678006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662678068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662678068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662678084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662678175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662678175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662678196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662678316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662678316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662678333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662678432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662678432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662678448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_0_scfifo_r qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r " "Elaborating entity \"qsys_system_jtag_uart_0_scfifo_r\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "the_qsys_system_jtag_uart_0_scfifo_r" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662678523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "qsys_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679062 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662679062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679221 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0 qsys_system_nios2_0:nios2_0 " "Elaborating entity \"qsys_system_nios2_0\" for hierarchy \"qsys_system_nios2_0:nios2_0\"" {  } { { "qsys_system/synthesis/qsys_system.v" "nios2_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu " "Elaborating entity \"qsys_system_nios2_0_cpu\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_test_bench qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_test_bench:the_qsys_system_nios2_0_cpu_test_bench " "Elaborating entity \"qsys_system_nios2_0_cpu_test_bench\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_test_bench:the_qsys_system_nios2_0_cpu_test_bench\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_register_bank_a_module qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a " "Elaborating entity \"qsys_system_nios2_0_cpu_register_bank_a_module\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "qsys_system_nios2_0_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679534 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662679534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662679631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662679631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_a_module:qsys_system_nios2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_register_bank_b_module qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_b_module:qsys_system_nios2_0_cpu_register_bank_b " "Elaborating entity \"qsys_system_nios2_0_cpu_register_bank_b_module\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_register_bank_b_module:qsys_system_nios2_0_cpu_register_bank_b\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "qsys_system_nios2_0_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_debug qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_debug:the_qsys_system_nios2_0_cpu_nios2_oci_debug " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_debug\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_debug:the_qsys_system_nios2_0_cpu_nios2_oci_debug\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_debug:the_qsys_system_nios2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_debug:the_qsys_system_nios2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_debug:the_qsys_system_nios2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_debug:the_qsys_system_nios2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_debug:the_qsys_system_nios2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_debug:the_qsys_system_nios2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662679947 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662679947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_break qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_break:the_qsys_system_nios2_0_cpu_nios2_oci_break " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_break\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_break:the_qsys_system_nios2_0_cpu_nios2_oci_break\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662679969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_xbrk qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_xbrk:the_qsys_system_nios2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_xbrk:the_qsys_system_nios2_0_cpu_nios2_oci_xbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_dbrk qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_dbrk:the_qsys_system_nios2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_dbrk:the_qsys_system_nios2_0_cpu_nios2_oci_dbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_itrace qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_itrace:the_qsys_system_nios2_0_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_itrace\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_itrace:the_qsys_system_nios2_0_cpu_nios2_oci_itrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_dtrace qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_dtrace:the_qsys_system_nios2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_dtrace:the_qsys_system_nios2_0_cpu_nios2_oci_dtrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_td_mode qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_dtrace:the_qsys_system_nios2_0_cpu_nios2_oci_dtrace\|qsys_system_nios2_0_cpu_nios2_oci_td_mode:qsys_system_nios2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_dtrace:the_qsys_system_nios2_0_cpu_nios2_oci_dtrace\|qsys_system_nios2_0_cpu_nios2_oci_td_mode:qsys_system_nios2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "qsys_system_nios2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_fifo qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_fifo:the_qsys_system_nios2_0_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_fifo\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_fifo:the_qsys_system_nios2_0_cpu_nios2_oci_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_compute_input_tm_cnt qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_fifo:the_qsys_system_nios2_0_cpu_nios2_oci_fifo\|qsys_system_nios2_0_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_fifo:the_qsys_system_nios2_0_cpu_nios2_oci_fifo\|qsys_system_nios2_0_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_fifo_wrptr_inc qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_fifo:the_qsys_system_nios2_0_cpu_nios2_oci_fifo\|qsys_system_nios2_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_fifo:the_qsys_system_nios2_0_cpu_nios2_oci_fifo\|qsys_system_nios2_0_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_fifo_cnt_inc qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_fifo:the_qsys_system_nios2_0_cpu_nios2_oci_fifo\|qsys_system_nios2_0_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_fifo:the_qsys_system_nios2_0_cpu_nios2_oci_fifo\|qsys_system_nios2_0_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_pib qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_pib:the_qsys_system_nios2_0_cpu_nios2_oci_pib " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_pib\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_pib:the_qsys_system_nios2_0_cpu_nios2_oci_pib\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_oci_im qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_im:the_qsys_system_nios2_0_cpu_nios2_oci_im " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_oci_im\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_oci_im:the_qsys_system_nios2_0_cpu_nios2_oci_im\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_avalon_reg qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_avalon_reg:the_qsys_system_nios2_0_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_avalon_reg\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_avalon_reg:the_qsys_system_nios2_0_cpu_nios2_avalon_reg\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_nios2_ocimem qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem " "Elaborating entity \"qsys_system_nios2_0_cpu_nios2_ocimem\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_ociram_sp_ram_module qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram " "Elaborating entity \"qsys_system_nios2_0_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "qsys_system_nios2_0_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662680576 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662680576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662680675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662680675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_nios2_ocimem:the_qsys_system_nios2_0_cpu_nios2_ocimem\|qsys_system_nios2_0_cpu_ociram_sp_ram_module:qsys_system_nios2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_debug_slave_wrapper qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_system_nios2_0_cpu_debug_slave_wrapper\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" "the_qsys_system_nios2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_debug_slave_tck qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|qsys_system_nios2_0_cpu_debug_slave_tck:the_qsys_system_nios2_0_cpu_debug_slave_tck " "Elaborating entity \"qsys_system_nios2_0_cpu_debug_slave_tck\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|qsys_system_nios2_0_cpu_debug_slave_tck:the_qsys_system_nios2_0_cpu_debug_slave_tck\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_0_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_0_cpu_debug_slave_sysclk qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|qsys_system_nios2_0_cpu_debug_slave_sysclk:the_qsys_system_nios2_0_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_system_nios2_0_cpu_debug_slave_sysclk\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|qsys_system_nios2_0_cpu_debug_slave_sysclk:the_qsys_system_nios2_0_cpu_debug_slave_sysclk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662680926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" "qsys_system_nios2_0_cpu_debug_slave_phy" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy " "Instantiated megafunction \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662681161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662681161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662681161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662681161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662681161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662681161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662681161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662681161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662681161 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662681161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_system_nios2_0:nios2_0\|qsys_system_nios2_0_cpu:cpu\|qsys_system_nios2_0_cpu_nios2_oci:the_qsys_system_nios2_0_cpu_nios2_oci\|qsys_system_nios2_0_cpu_debug_slave_wrapper:the_qsys_system_nios2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1 qsys_system_nios2_1:nios2_1 " "Elaborating entity \"qsys_system_nios2_1\" for hierarchy \"qsys_system_nios2_1:nios2_1\"" {  } { { "qsys_system/synthesis/qsys_system.v" "nios2_1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu " "Elaborating entity \"qsys_system_nios2_1_cpu\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_test_bench qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_test_bench:the_qsys_system_nios2_1_cpu_test_bench " "Elaborating entity \"qsys_system_nios2_1_cpu_test_bench\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_test_bench:the_qsys_system_nios2_1_cpu_test_bench\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_register_bank_a_module qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_register_bank_a_module:qsys_system_nios2_1_cpu_register_bank_a " "Elaborating entity \"qsys_system_nios2_1_cpu_register_bank_a_module\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_register_bank_a_module:qsys_system_nios2_1_cpu_register_bank_a\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "qsys_system_nios2_1_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_register_bank_b_module qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_register_bank_b_module:qsys_system_nios2_1_cpu_register_bank_b " "Elaborating entity \"qsys_system_nios2_1_cpu_register_bank_b_module\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_register_bank_b_module:qsys_system_nios2_1_cpu_register_bank_b\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "qsys_system_nios2_1_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662681962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_debug qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_debug:the_qsys_system_nios2_1_cpu_nios2_oci_debug " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_debug\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_debug:the_qsys_system_nios2_1_cpu_nios2_oci_debug\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_break qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_break:the_qsys_system_nios2_1_cpu_nios2_oci_break " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_break\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_break:the_qsys_system_nios2_1_cpu_nios2_oci_break\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_xbrk qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_xbrk:the_qsys_system_nios2_1_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_xbrk:the_qsys_system_nios2_1_cpu_nios2_oci_xbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_dbrk qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_dbrk:the_qsys_system_nios2_1_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_dbrk:the_qsys_system_nios2_1_cpu_nios2_oci_dbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_itrace qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_itrace:the_qsys_system_nios2_1_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_itrace\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_itrace:the_qsys_system_nios2_1_cpu_nios2_oci_itrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_dtrace qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_dtrace:the_qsys_system_nios2_1_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_dtrace:the_qsys_system_nios2_1_cpu_nios2_oci_dtrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_td_mode qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_dtrace:the_qsys_system_nios2_1_cpu_nios2_oci_dtrace\|qsys_system_nios2_1_cpu_nios2_oci_td_mode:qsys_system_nios2_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_dtrace:the_qsys_system_nios2_1_cpu_nios2_oci_dtrace\|qsys_system_nios2_1_cpu_nios2_oci_td_mode:qsys_system_nios2_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "qsys_system_nios2_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_fifo qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_fifo:the_qsys_system_nios2_1_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_fifo\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_fifo:the_qsys_system_nios2_1_cpu_nios2_oci_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_compute_input_tm_cnt qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_fifo:the_qsys_system_nios2_1_cpu_nios2_oci_fifo\|qsys_system_nios2_1_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_fifo:the_qsys_system_nios2_1_cpu_nios2_oci_fifo\|qsys_system_nios2_1_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_fifo_wrptr_inc qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_fifo:the_qsys_system_nios2_1_cpu_nios2_oci_fifo\|qsys_system_nios2_1_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_fifo:the_qsys_system_nios2_1_cpu_nios2_oci_fifo\|qsys_system_nios2_1_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_fifo_cnt_inc qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_fifo:the_qsys_system_nios2_1_cpu_nios2_oci_fifo\|qsys_system_nios2_1_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_fifo:the_qsys_system_nios2_1_cpu_nios2_oci_fifo\|qsys_system_nios2_1_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_pib qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_pib:the_qsys_system_nios2_1_cpu_nios2_oci_pib " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_pib\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_pib:the_qsys_system_nios2_1_cpu_nios2_oci_pib\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_oci_im qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_im:the_qsys_system_nios2_1_cpu_nios2_oci_im " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_oci_im\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_oci_im:the_qsys_system_nios2_1_cpu_nios2_oci_im\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_avalon_reg qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_avalon_reg:the_qsys_system_nios2_1_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_avalon_reg\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_avalon_reg:the_qsys_system_nios2_1_cpu_nios2_avalon_reg\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_nios2_ocimem qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_ocimem:the_qsys_system_nios2_1_cpu_nios2_ocimem " "Elaborating entity \"qsys_system_nios2_1_cpu_nios2_ocimem\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_ocimem:the_qsys_system_nios2_1_cpu_nios2_ocimem\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_ociram_sp_ram_module qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_ocimem:the_qsys_system_nios2_1_cpu_nios2_ocimem\|qsys_system_nios2_1_cpu_ociram_sp_ram_module:qsys_system_nios2_1_cpu_ociram_sp_ram " "Elaborating entity \"qsys_system_nios2_1_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_nios2_ocimem:the_qsys_system_nios2_1_cpu_nios2_ocimem\|qsys_system_nios2_1_cpu_ociram_sp_ram_module:qsys_system_nios2_1_cpu_ociram_sp_ram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "qsys_system_nios2_1_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_debug_slave_wrapper qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_debug_slave_wrapper:the_qsys_system_nios2_1_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_system_nios2_1_cpu_debug_slave_wrapper\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_debug_slave_wrapper:the_qsys_system_nios2_1_cpu_debug_slave_wrapper\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" "the_qsys_system_nios2_1_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_debug_slave_tck qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_debug_slave_wrapper:the_qsys_system_nios2_1_cpu_debug_slave_wrapper\|qsys_system_nios2_1_cpu_debug_slave_tck:the_qsys_system_nios2_1_cpu_debug_slave_tck " "Elaborating entity \"qsys_system_nios2_1_cpu_debug_slave_tck\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_debug_slave_wrapper:the_qsys_system_nios2_1_cpu_debug_slave_wrapper\|qsys_system_nios2_1_cpu_debug_slave_tck:the_qsys_system_nios2_1_cpu_debug_slave_tck\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_1_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_1_cpu_debug_slave_sysclk qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_debug_slave_wrapper:the_qsys_system_nios2_1_cpu_debug_slave_wrapper\|qsys_system_nios2_1_cpu_debug_slave_sysclk:the_qsys_system_nios2_1_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_system_nios2_1_cpu_debug_slave_sysclk\" for hierarchy \"qsys_system_nios2_1:nios2_1\|qsys_system_nios2_1_cpu:cpu\|qsys_system_nios2_1_cpu_nios2_oci:the_qsys_system_nios2_1_cpu_nios2_oci\|qsys_system_nios2_1_cpu_debug_slave_wrapper:the_qsys_system_nios2_1_cpu_debug_slave_wrapper\|qsys_system_nios2_1_cpu_debug_slave_sysclk:the_qsys_system_nios2_1_cpu_debug_slave_sysclk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_1_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662682985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2 qsys_system_nios2_2:nios2_2 " "Elaborating entity \"qsys_system_nios2_2\" for hierarchy \"qsys_system_nios2_2:nios2_2\"" {  } { { "qsys_system/synthesis/qsys_system.v" "nios2_2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu " "Elaborating entity \"qsys_system_nios2_2_cpu\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_test_bench qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_test_bench:the_qsys_system_nios2_2_cpu_test_bench " "Elaborating entity \"qsys_system_nios2_2_cpu_test_bench\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_test_bench:the_qsys_system_nios2_2_cpu_test_bench\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_register_bank_a_module qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_register_bank_a_module:qsys_system_nios2_2_cpu_register_bank_a " "Elaborating entity \"qsys_system_nios2_2_cpu_register_bank_a_module\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_register_bank_a_module:qsys_system_nios2_2_cpu_register_bank_a\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "qsys_system_nios2_2_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_register_bank_b_module qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_register_bank_b_module:qsys_system_nios2_2_cpu_register_bank_b " "Elaborating entity \"qsys_system_nios2_2_cpu_register_bank_b_module\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_register_bank_b_module:qsys_system_nios2_2_cpu_register_bank_b\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "qsys_system_nios2_2_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_debug qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_debug:the_qsys_system_nios2_2_cpu_nios2_oci_debug " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_debug\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_debug:the_qsys_system_nios2_2_cpu_nios2_oci_debug\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_break qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_break:the_qsys_system_nios2_2_cpu_nios2_oci_break " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_break\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_break:the_qsys_system_nios2_2_cpu_nios2_oci_break\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_xbrk qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_2_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_2_cpu_nios2_oci_xbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_dbrk qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_2_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_2_cpu_nios2_oci_dbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_itrace qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_itrace:the_qsys_system_nios2_2_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_itrace\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_itrace:the_qsys_system_nios2_2_cpu_nios2_oci_itrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_dtrace qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_2_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_2_cpu_nios2_oci_dtrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_td_mode qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_2_cpu_nios2_oci_dtrace\|qsys_system_nios2_2_cpu_nios2_oci_td_mode:qsys_system_nios2_2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_2_cpu_nios2_oci_dtrace\|qsys_system_nios2_2_cpu_nios2_oci_td_mode:qsys_system_nios2_2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "qsys_system_nios2_2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_fifo qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_fifo:the_qsys_system_nios2_2_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_fifo\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_fifo:the_qsys_system_nios2_2_cpu_nios2_oci_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662683955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_compute_input_tm_cnt qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_fifo:the_qsys_system_nios2_2_cpu_nios2_oci_fifo\|qsys_system_nios2_2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_fifo:the_qsys_system_nios2_2_cpu_nios2_oci_fifo\|qsys_system_nios2_2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_fifo_wrptr_inc qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_fifo:the_qsys_system_nios2_2_cpu_nios2_oci_fifo\|qsys_system_nios2_2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_fifo:the_qsys_system_nios2_2_cpu_nios2_oci_fifo\|qsys_system_nios2_2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_fifo_cnt_inc qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_fifo:the_qsys_system_nios2_2_cpu_nios2_oci_fifo\|qsys_system_nios2_2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_fifo:the_qsys_system_nios2_2_cpu_nios2_oci_fifo\|qsys_system_nios2_2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_pib qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_pib:the_qsys_system_nios2_2_cpu_nios2_oci_pib " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_pib\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_pib:the_qsys_system_nios2_2_cpu_nios2_oci_pib\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_oci_im qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_im:the_qsys_system_nios2_2_cpu_nios2_oci_im " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_oci_im\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_oci_im:the_qsys_system_nios2_2_cpu_nios2_oci_im\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_avalon_reg qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_avalon_reg:the_qsys_system_nios2_2_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_avalon_reg\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_avalon_reg:the_qsys_system_nios2_2_cpu_nios2_avalon_reg\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_nios2_ocimem qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_ocimem:the_qsys_system_nios2_2_cpu_nios2_ocimem " "Elaborating entity \"qsys_system_nios2_2_cpu_nios2_ocimem\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_ocimem:the_qsys_system_nios2_2_cpu_nios2_ocimem\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_ociram_sp_ram_module qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_ocimem:the_qsys_system_nios2_2_cpu_nios2_ocimem\|qsys_system_nios2_2_cpu_ociram_sp_ram_module:qsys_system_nios2_2_cpu_ociram_sp_ram " "Elaborating entity \"qsys_system_nios2_2_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_nios2_ocimem:the_qsys_system_nios2_2_cpu_nios2_ocimem\|qsys_system_nios2_2_cpu_ociram_sp_ram_module:qsys_system_nios2_2_cpu_ociram_sp_ram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "qsys_system_nios2_2_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_debug_slave_wrapper qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_debug_slave_wrapper:the_qsys_system_nios2_2_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_system_nios2_2_cpu_debug_slave_wrapper\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_debug_slave_wrapper:the_qsys_system_nios2_2_cpu_debug_slave_wrapper\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" "the_qsys_system_nios2_2_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_debug_slave_tck qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_debug_slave_wrapper:the_qsys_system_nios2_2_cpu_debug_slave_wrapper\|qsys_system_nios2_2_cpu_debug_slave_tck:the_qsys_system_nios2_2_cpu_debug_slave_tck " "Elaborating entity \"qsys_system_nios2_2_cpu_debug_slave_tck\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_debug_slave_wrapper:the_qsys_system_nios2_2_cpu_debug_slave_wrapper\|qsys_system_nios2_2_cpu_debug_slave_tck:the_qsys_system_nios2_2_cpu_debug_slave_tck\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_2_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_2_cpu_debug_slave_sysclk qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_debug_slave_wrapper:the_qsys_system_nios2_2_cpu_debug_slave_wrapper\|qsys_system_nios2_2_cpu_debug_slave_sysclk:the_qsys_system_nios2_2_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_system_nios2_2_cpu_debug_slave_sysclk\" for hierarchy \"qsys_system_nios2_2:nios2_2\|qsys_system_nios2_2_cpu:cpu\|qsys_system_nios2_2_cpu_nios2_oci:the_qsys_system_nios2_2_cpu_nios2_oci\|qsys_system_nios2_2_cpu_debug_slave_wrapper:the_qsys_system_nios2_2_cpu_debug_slave_wrapper\|qsys_system_nios2_2_cpu_debug_slave_sysclk:the_qsys_system_nios2_2_cpu_debug_slave_sysclk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_2_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3 qsys_system_nios2_3:nios2_3 " "Elaborating entity \"qsys_system_nios2_3\" for hierarchy \"qsys_system_nios2_3:nios2_3\"" {  } { { "qsys_system/synthesis/qsys_system.v" "nios2_3" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu " "Elaborating entity \"qsys_system_nios2_3_cpu\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_test_bench qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_test_bench:the_qsys_system_nios2_3_cpu_test_bench " "Elaborating entity \"qsys_system_nios2_3_cpu_test_bench\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_test_bench:the_qsys_system_nios2_3_cpu_test_bench\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_register_bank_a_module qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_register_bank_a_module:qsys_system_nios2_3_cpu_register_bank_a " "Elaborating entity \"qsys_system_nios2_3_cpu_register_bank_a_module\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_register_bank_a_module:qsys_system_nios2_3_cpu_register_bank_a\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "qsys_system_nios2_3_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662684978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_register_bank_b_module qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_register_bank_b_module:qsys_system_nios2_3_cpu_register_bank_b " "Elaborating entity \"qsys_system_nios2_3_cpu_register_bank_b_module\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_register_bank_b_module:qsys_system_nios2_3_cpu_register_bank_b\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "qsys_system_nios2_3_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_debug qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_debug:the_qsys_system_nios2_3_cpu_nios2_oci_debug " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_debug\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_debug:the_qsys_system_nios2_3_cpu_nios2_oci_debug\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_break qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_break:the_qsys_system_nios2_3_cpu_nios2_oci_break " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_break\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_break:the_qsys_system_nios2_3_cpu_nios2_oci_break\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_xbrk qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_xbrk:the_qsys_system_nios2_3_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_xbrk:the_qsys_system_nios2_3_cpu_nios2_oci_xbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_dbrk qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_dbrk:the_qsys_system_nios2_3_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_dbrk:the_qsys_system_nios2_3_cpu_nios2_oci_dbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_itrace qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_itrace:the_qsys_system_nios2_3_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_itrace\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_itrace:the_qsys_system_nios2_3_cpu_nios2_oci_itrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_dtrace qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_dtrace:the_qsys_system_nios2_3_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_dtrace:the_qsys_system_nios2_3_cpu_nios2_oci_dtrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_td_mode qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_dtrace:the_qsys_system_nios2_3_cpu_nios2_oci_dtrace\|qsys_system_nios2_3_cpu_nios2_oci_td_mode:qsys_system_nios2_3_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_dtrace:the_qsys_system_nios2_3_cpu_nios2_oci_dtrace\|qsys_system_nios2_3_cpu_nios2_oci_td_mode:qsys_system_nios2_3_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "qsys_system_nios2_3_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_fifo qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_fifo:the_qsys_system_nios2_3_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_fifo\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_fifo:the_qsys_system_nios2_3_cpu_nios2_oci_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_compute_input_tm_cnt qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_fifo:the_qsys_system_nios2_3_cpu_nios2_oci_fifo\|qsys_system_nios2_3_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_3_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_fifo:the_qsys_system_nios2_3_cpu_nios2_oci_fifo\|qsys_system_nios2_3_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_3_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_fifo_wrptr_inc qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_fifo:the_qsys_system_nios2_3_cpu_nios2_oci_fifo\|qsys_system_nios2_3_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_3_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_fifo:the_qsys_system_nios2_3_cpu_nios2_oci_fifo\|qsys_system_nios2_3_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_3_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_fifo_cnt_inc qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_fifo:the_qsys_system_nios2_3_cpu_nios2_oci_fifo\|qsys_system_nios2_3_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_3_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_fifo:the_qsys_system_nios2_3_cpu_nios2_oci_fifo\|qsys_system_nios2_3_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_3_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_pib qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_pib:the_qsys_system_nios2_3_cpu_nios2_oci_pib " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_pib\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_pib:the_qsys_system_nios2_3_cpu_nios2_oci_pib\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_oci_im qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_im:the_qsys_system_nios2_3_cpu_nios2_oci_im " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_oci_im\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_oci_im:the_qsys_system_nios2_3_cpu_nios2_oci_im\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_avalon_reg qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_avalon_reg:the_qsys_system_nios2_3_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_avalon_reg\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_avalon_reg:the_qsys_system_nios2_3_cpu_nios2_avalon_reg\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_nios2_ocimem qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_ocimem:the_qsys_system_nios2_3_cpu_nios2_ocimem " "Elaborating entity \"qsys_system_nios2_3_cpu_nios2_ocimem\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_ocimem:the_qsys_system_nios2_3_cpu_nios2_ocimem\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_ociram_sp_ram_module qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_ocimem:the_qsys_system_nios2_3_cpu_nios2_ocimem\|qsys_system_nios2_3_cpu_ociram_sp_ram_module:qsys_system_nios2_3_cpu_ociram_sp_ram " "Elaborating entity \"qsys_system_nios2_3_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_nios2_ocimem:the_qsys_system_nios2_3_cpu_nios2_ocimem\|qsys_system_nios2_3_cpu_ociram_sp_ram_module:qsys_system_nios2_3_cpu_ociram_sp_ram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "qsys_system_nios2_3_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_debug_slave_wrapper qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_debug_slave_wrapper:the_qsys_system_nios2_3_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_system_nios2_3_cpu_debug_slave_wrapper\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_debug_slave_wrapper:the_qsys_system_nios2_3_cpu_debug_slave_wrapper\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" "the_qsys_system_nios2_3_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_debug_slave_tck qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_debug_slave_wrapper:the_qsys_system_nios2_3_cpu_debug_slave_wrapper\|qsys_system_nios2_3_cpu_debug_slave_tck:the_qsys_system_nios2_3_cpu_debug_slave_tck " "Elaborating entity \"qsys_system_nios2_3_cpu_debug_slave_tck\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_debug_slave_wrapper:the_qsys_system_nios2_3_cpu_debug_slave_wrapper\|qsys_system_nios2_3_cpu_debug_slave_tck:the_qsys_system_nios2_3_cpu_debug_slave_tck\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_3_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662685989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_3_cpu_debug_slave_sysclk qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_debug_slave_wrapper:the_qsys_system_nios2_3_cpu_debug_slave_wrapper\|qsys_system_nios2_3_cpu_debug_slave_sysclk:the_qsys_system_nios2_3_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_system_nios2_3_cpu_debug_slave_sysclk\" for hierarchy \"qsys_system_nios2_3:nios2_3\|qsys_system_nios2_3_cpu:cpu\|qsys_system_nios2_3_cpu_nios2_oci:the_qsys_system_nios2_3_cpu_nios2_oci\|qsys_system_nios2_3_cpu_debug_slave_wrapper:the_qsys_system_nios2_3_cpu_debug_slave_wrapper\|qsys_system_nios2_3_cpu_debug_slave_sysclk:the_qsys_system_nios2_3_cpu_debug_slave_sysclk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_3_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_nios2_3_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662686091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0 qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_system_mm_interconnect_0\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_system/synthesis/qsys_system.v" "mm_interconnect_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662686230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_0_data_master_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_0_data_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_1_data_master_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_1_data_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_3_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_3_instruction_master_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_3_instruction_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_2_instruction_master_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_2_instruction_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_0_debug_mem_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_source_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_source_0_in_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "fifo_source_0_in_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_sink_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_sink_0_in_csr_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "fifo_sink_0_in_csr_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_sink_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_sink_0_out_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "fifo_sink_0_out_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_mem_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_mem_0_s1_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "data_mem_0_s1_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_data_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_0_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_1_data_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_1_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2_data_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_2_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_3_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_3_data_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_3_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_3_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_3_instruction_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_3_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2_instruction_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_2_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_1_instruction_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_1_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662687978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_0_instruction_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "nios2_0_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662688010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662688040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662688078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662688123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"qsys_system_mm_interconnect_0_router\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662688877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662688920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662688948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_003 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_003\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_003:router_003\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_003_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_003:router_003\|qsys_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_003:router_003\|qsys_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_003.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_005 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_005\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_005:router_005\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_005_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_005:router_005\|qsys_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_005:router_005\|qsys_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_006 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_006\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_006:router_006\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_006_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_006:router_006\|qsys_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_006:router_006\|qsys_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_007 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_007\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_007:router_007\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_007" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_007_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_007:router_007\|qsys_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_007:router_007\|qsys_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_008 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_008\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_008:router_008\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_008" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_008_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_008:router_008\|qsys_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_008:router_008\|qsys_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_009 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_009\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_009:router_009\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_009" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 7994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_009_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_009:router_009\|qsys_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_009:router_009\|qsys_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_010 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_010\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_010:router_010\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_010" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_010_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_010:router_010\|qsys_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_010:router_010\|qsys_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_015 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_015\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_015:router_015\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_015" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_015_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_015:router_015\|qsys_system_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_015_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_015:router_015\|qsys_system_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_015.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_016 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_016\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_016:router_016\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_016" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_016_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_016:router_016\|qsys_system_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_016_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_016:router_016\|qsys_system_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_016.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_021 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_021\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_021:router_021\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_021" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_021_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_021:router_021\|qsys_system_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_021_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_021:router_021\|qsys_system_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_022 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_022\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_022:router_022\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_022" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_022_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_022:router_022\|qsys_system_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_022_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_022:router_022\|qsys_system_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_022.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662689977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_027 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_027:router_027 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_027\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_027:router_027\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_027" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_027_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_027:router_027\|qsys_system_mm_interconnect_0_router_027_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_027_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_027:router_027\|qsys_system_mm_interconnect_0_router_027_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_027.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_028 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_028:router_028 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_028\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_028:router_028\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_028" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_028_default_decode qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_028:router_028\|qsys_system_mm_interconnect_0_router_028_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_028_default_decode\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_028:router_028\|qsys_system_mm_interconnect_0_router_028_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_028.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux_004 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux_004\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux_001 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux_002 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 8741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 9192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux_002 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 9232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662690966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 9701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux_004 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux_004\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 9883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_004.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 9981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_irq_mapper qsys_system_irq_mapper:irq_mapper " "Elaborating entity \"qsys_system_irq_mapper\" for hierarchy \"qsys_system_irq_mapper:irq_mapper\"" {  } { { "qsys_system/synthesis/qsys_system.v" "irq_mapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter qsys_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_system_avalon_st_adapter\" for hierarchy \"qsys_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_system/synthesis/qsys_system.v" "avalon_st_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_data_format_adapter_0 qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"qsys_system_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" "data_format_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662691995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 qsys_system_avalon_st_adapter_data_format_adapter_0.sv(95) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(95): object \"state_d1\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662691996 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 qsys_system_avalon_st_adapter_data_format_adapter_0.sv(97) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(97): object \"in_ready_d1\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662691996 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_mem_writeenable qsys_system_avalon_st_adapter_data_format_adapter_0.sv(135) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(135): object \"sop_mem_writeenable\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692000 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_mem_writedata qsys_system_avalon_st_adapter_data_format_adapter_0.sv(136) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(136): object \"sop_mem_writedata\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692000 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket qsys_system_avalon_st_adapter_data_format_adapter_0.sv(145) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(145): object \"out_startofpacket\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692000 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket qsys_system_avalon_st_adapter_data_format_adapter_0.sv(146) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(146): object \"out_endofpacket\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692000 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty qsys_system_avalon_st_adapter_data_format_adapter_0.sv(149) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(149): object \"out_empty\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692000 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 qsys_system_avalon_st_adapter_data_format_adapter_0.sv(182) " "Verilog HDL assignment warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(182): truncated value with size 4 to match size of target (1)" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574662692001 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 qsys_system_avalon_st_adapter_data_format_adapter_0.sv(334) " "Verilog HDL assignment warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(334): truncated value with size 32 to match size of target (1)" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574662692003 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 qsys_system_avalon_st_adapter_data_format_adapter_0.sv(351) " "Verilog HDL assignment warning at qsys_system_avalon_st_adapter_data_format_adapter_0.sv(351): truncated value with size 32 to match size of target (1)" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574662692003 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram " "Elaborating entity \"qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram\" for hierarchy \"qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "state_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv(78) " "Verilog HDL assignment warning at qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574662692042 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram:data_ram0 " "Elaborating entity \"qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram\" for hierarchy \"qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_data_ram:data_ram0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" "data_ram0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_data_format_adapter_0.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_channel_adapter_0 qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"qsys_system_avalon_st_adapter_channel_adapter_0\" for hierarchy \"qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_error_adapter_0 qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error qsys_system_avalon_st_adapter_error_adapter_0.sv(86) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_error_adapter_0.sv(86): object \"out_error\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_error_adapter_0.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692137 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 qsys_system_avalon_st_adapter_error_adapter_0.sv(105) " "Verilog HDL assignment warning at qsys_system_avalon_st_adapter_error_adapter_0.sv(105): truncated value with size 8 to match size of target (1)" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_error_adapter_0.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574662692137 "|qsys_system|qsys_system_avalon_st_adapter:avalon_st_adapter|qsys_system_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_timing_adapter_0 qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"qsys_system_avalon_st_adapter_timing_adapter_0\" for hierarchy \"qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_timing_adapter_0_fifo qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"qsys_system_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0.sv" "qsys_system_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_004 qsys_system_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"qsys_system_avalon_st_adapter_004\" for hierarchy \"qsys_system_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "qsys_system/synthesis/qsys_system.v" "avalon_st_adapter_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_004_data_format_adapter_0 qsys_system_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"qsys_system_avalon_st_adapter_004_data_format_adapter_0\" for hierarchy \"qsys_system_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" "data_format_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692525 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(89) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(89): object \"state_read_addr\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692526 "|qsys_system|qsys_system_avalon_st_adapter_004:avalon_st_adapter_004|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_empty qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(104) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(104): object \"a_empty\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692526 "|qsys_system|qsys_system_avalon_st_adapter_004:avalon_st_adapter_004|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(111) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(111): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692526 "|qsys_system|qsys_system_avalon_st_adapter_004:avalon_st_adapter_004|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(134) " "Verilog HDL warning at qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(134): object state_waitrequest used but never assigned" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 134 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574662692526 "|qsys_system|qsys_system_avalon_st_adapter_004:avalon_st_adapter_004|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(135) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(135): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692526 "|qsys_system|qsys_system_avalon_st_adapter_004:avalon_st_adapter_004|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(140) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(140): object \"out_startofpacket\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692527 "|qsys_system|qsys_system_avalon_st_adapter_004:avalon_st_adapter_004|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(141): object \"out_endofpacket\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692527 "|qsys_system|qsys_system_avalon_st_adapter_004:avalon_st_adapter_004|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(144) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(144): object \"out_empty\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692527 "|qsys_system|qsys_system_avalon_st_adapter_004:avalon_st_adapter_004|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(147) " "Verilog HDL or VHDL warning at qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv(147): object \"out_error\" assigned a value but never read" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004_data_format_adapter_0.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574662692527 "|qsys_system|qsys_system_avalon_st_adapter_004:avalon_st_adapter_004|qsys_system_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_004_channel_adapter_0 qsys_system_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_system_avalon_st_adapter_004_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"qsys_system_avalon_st_adapter_004_channel_adapter_0\" for hierarchy \"qsys_system_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_system_avalon_st_adapter_004_channel_adapter_0:channel_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" "channel_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_004_error_adapter_0 qsys_system_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_system_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"qsys_system_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_system_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_avalon_st_adapter_004_timing_adapter_0 qsys_system_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_system_avalon_st_adapter_004_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"qsys_system_avalon_st_adapter_004_timing_adapter_0\" for hierarchy \"qsys_system_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_system_avalon_st_adapter_004_timing_adapter_0:timing_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" "timing_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_avalon_st_adapter_004.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "qsys_system/synthesis/qsys_system.v" "rst_controller" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "qsys_system/synthesis/qsys_system.v" "rst_controller_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662692820 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574662697481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662699980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662700019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662700057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.25.09:48:23 Progress: Loading sld828033ae/alt_sld_fab_wrapper_hw.tcl " "2019.11.25.09:48:23 Progress: Loading sld828033ae/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662703596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662706967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662707229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662711044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662711207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662711381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662711582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662711602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662711604 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574662712316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld828033ae/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld828033ae/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld828033ae/alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/ip/sld828033ae/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662712598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662712598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662712734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662712734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662712754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662712754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662712838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662712838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662712944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662712944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662712944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/ip/sld828033ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662713035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662713035 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 279 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 555 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_3|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 309 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 555 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_3|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 339 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 555 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_3|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 369 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 555 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_3|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 399 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 555 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_3|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 429 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 555 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_3|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 459 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 555 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_3|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_3\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 489 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 555 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_3|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 279 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_2|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 309 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_2|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 339 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_2|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 369 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_2|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 399 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_2|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 429 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_2|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 459 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_2|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_2\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 489 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 535 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_2|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 279 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_1|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 309 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_1|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 339 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_1|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 369 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_1|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 399 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_1|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 429 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_1|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 459 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_1|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_1\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 489 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_1|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 279 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 495 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_0|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 309 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 495 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_0|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 339 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 495 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_0|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 369 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 495 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_0|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 399 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 495 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_0|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 429 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 495 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_0|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 459 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 495 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_0|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\] " "Synthesized away node \"qsys_system_fifo_source_0:fifo_source_0\|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_mqs1.tdf" 489 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 523 0 0 } } { "qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/qsys_system_fifo_source_0.v" 743 0 0 } } { "qsys_system/synthesis/qsys_system.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/qsys_system.v" 495 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574662716636 "|qsys_system|qsys_system_fifo_source_0:fifo_source_0|qsys_system_fifo_source_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574662716636 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574662716636 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662722513 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1574662722513 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723488 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1574662723488 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723658 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1574662723658 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723656 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1574662723656 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723682 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 3 1574662723682 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662723889 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1574662723889 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1574662723891 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1574662723891 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1574662723911 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 3 1574662723911 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1574662724040 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1574662724040 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "qsys_system/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/qsys_system/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1574662724114 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1574662724114 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "28 " "Inferred 28 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_system_avalon_st_adapter:avalon_st_adapter_003\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_system_avalon_st_adapter:avalon_st_adapter_003\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_system_avalon_st_adapter:avalon_st_adapter_003\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_system_avalon_st_adapter:avalon_st_adapter_003\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_system_avalon_st_adapter:avalon_st_adapter_002\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_system_avalon_st_adapter:avalon_st_adapter_002\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_system_avalon_st_adapter:avalon_st_adapter_002\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_system_avalon_st_adapter:avalon_st_adapter_002\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_system_avalon_st_adapter:avalon_st_adapter_001\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_system_avalon_st_adapter:avalon_st_adapter_001\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_system_avalon_st_adapter:avalon_st_adapter_001\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_system_avalon_st_adapter:avalon_st_adapter_001\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_system_avalon_st_adapter:avalon_st_adapter\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m2\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m1\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m0\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574662725033 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574662725033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_avalon_st_adapter:avalon_st_adapter_003\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_system_avalon_st_adapter:avalon_st_adapter_003\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662725096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_avalon_st_adapter:avalon_st_adapter_003\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_system_avalon_st_adapter:avalon_st_adapter_003\|qsys_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|qsys_system_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725097 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662725097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3n1 " "Found entity 1: altsyncram_e3n1" {  } { { "db/altsyncram_e3n1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_e3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662725195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662725195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|altsyncram:Mem_rtl_0 " "Elaborated megafunction instantiation \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|altsyncram:Mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662725392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|altsyncram:Mem_rtl_0 " "Instantiated megafunction \"wrapper:noc\|NOC:n1\|Node:m3\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662725392 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662725392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qp1 " "Found entity 1: altsyncram_2qp1" {  } { { "db/altsyncram_2qp1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_2qp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662725485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662725485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system_avalon_st_adapter:avalon_st_adapter_001\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_system_avalon_st_adapter:avalon_st_adapter_001\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662726060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system_avalon_st_adapter:avalon_st_adapter_001\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_system_avalon_st_adapter:avalon_st_adapter_001\|qsys_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|qsys_system_avalon_st_adapter_timing_adapter_0_fifo:qsys_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 40 " "Parameter \"WIDTH_A\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 40 " "Parameter \"WIDTH_B\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574662726061 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574662726061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvm1 " "Found entity 1: altsyncram_uvm1" {  } { { "db/altsyncram_uvm1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/db/altsyncram_uvm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574662726161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662726161 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574662727092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662736883 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "400 " "400 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574662749583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/SBU_DFT.map.smsg " "Generated suppressed messages file C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/SBU_DFT_Template_v2/quartus/SBU_DFT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662754418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574662763905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574662763905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11859 " "Implemented 11859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574662765295 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574662765295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10645 " "Implemented 10645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574662765295 ""} { "Info" "ICUT_CUT_TM_RAMS" "1208 " "Implemented 1208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574662765295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574662765295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 397 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 397 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574662765537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 09:49:25 2019 " "Processing ended: Mon Nov 25 09:49:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574662765537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574662765537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:56 " "Total CPU time (on all processors): 00:02:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574662765537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574662765537 ""}
