Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 21 12:52:32 2023
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.615        0.000                      0                13296        0.027        0.000                      0                13296        8.750        0.000                       0                  5607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.615        0.000                      0                13296        0.027        0.000                      0                13296        8.750        0.000                       0                  5607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.291ns  (logic 0.642ns (5.686%)  route 10.649ns (94.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.048     5.702    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n
    SLICE_X55Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.826 r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/prediction_Rst_A_INST_0/O
                         net (fo=151, routed)         8.601    14.427    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n_0
    SLICE_X48Y22         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.479    22.659    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_clk
    SLICE_X48Y22         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__2/C
                         clock pessimism              0.115    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X48Y22         FDRE (Setup_fdre_C_R)       -0.429    22.042    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__2
  -------------------------------------------------------------------
                         required time                         22.042    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.162ns  (logic 0.642ns (5.752%)  route 10.520ns (94.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.048     5.702    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n
    SLICE_X55Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.826 r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/prediction_Rst_A_INST_0/O
                         net (fo=151, routed)         8.472    14.298    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n_0
    SLICE_X54Y22         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.539    22.719    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_clk
    SLICE_X54Y22         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__0/C
                         clock pessimism              0.115    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    22.007    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                         22.007    
                         arrival time                         -14.298    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.162ns  (logic 0.642ns (5.752%)  route 10.520ns (94.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.048     5.702    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n
    SLICE_X55Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.826 r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/prediction_Rst_A_INST_0/O
                         net (fo=151, routed)         8.472    14.298    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n_0
    SLICE_X54Y22         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.539    22.719    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_clk
    SLICE_X54Y22         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__3/C
                         clock pessimism              0.115    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    22.007    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__3
  -------------------------------------------------------------------
                         required time                         22.007    
                         arrival time                         -14.298    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 0.642ns (6.040%)  route 9.987ns (93.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.048     5.702    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n
    SLICE_X55Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.826 r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/prediction_Rst_A_INST_0/O
                         net (fo=151, routed)         7.939    13.765    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n_0
    SLICE_X52Y32         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.474    22.653    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_clk
    SLICE_X52Y32         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__1/C
                         clock pessimism              0.115    22.768    
                         clock uncertainty           -0.302    22.466    
    SLICE_X52Y32         FDRE (Setup_fdre_C_R)       -0.429    22.037    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep__1
  -------------------------------------------------------------------
                         required time                         22.037    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.635ns (28.529%)  route 6.601ns (71.471%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.887     3.181    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y15          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     3.615 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[4]
                         net (fo=24, routed)          5.072     8.686    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[1]
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.810 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_18__0/O
                         net (fo=1, routed)           0.565     9.375    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[18]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[8]_P[35])
                                                      2.077    11.452 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          0.965    12.417    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.562    22.741    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701    20.853    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.385ns  (logic 0.642ns (6.182%)  route 9.743ns (93.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y109        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.518     3.654 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.048     5.702    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n
    SLICE_X55Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.826 r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/prediction_Rst_A_INST_0/O
                         net (fo=151, routed)         7.695    13.521    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_rst_n_0
    SLICE_X54Y39         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.551    22.730    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_clk
    SLICE_X54Y39         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep/C
                         clock pessimism              0.115    22.845    
                         clock uncertainty           -0.302    22.543    
    SLICE_X54Y39         FDRE (Setup_fdre_C_R)       -0.524    22.019    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_CS_fsm_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         22.019    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.635ns (28.850%)  route 6.498ns (71.150%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.887     3.181    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y15          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     3.615 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[4]
                         net (fo=24, routed)          5.072     8.686    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[1]
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.810 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_18__0/O
                         net (fo=1, routed)           0.565     9.375    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[18]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[8]_P[35])
                                                      2.077    11.452 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          0.862    12.314    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.562    22.741    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.701    20.853    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.635ns (28.850%)  route 6.498ns (71.150%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.887     3.181    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y15          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     3.615 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[4]
                         net (fo=24, routed)          5.072     8.686    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[1]
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.810 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_18__0/O
                         net (fo=1, routed)           0.565     9.375    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[18]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[8]_P[35])
                                                      2.077    11.452 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          0.862    12.314    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.562    22.741    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701    20.853    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.635ns (28.850%)  route 6.498ns (71.150%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.887     3.181    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y15          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     3.615 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[4]
                         net (fo=24, routed)          5.072     8.686    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[1]
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.810 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_18__0/O
                         net (fo=1, routed)           0.565     9.375    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[18]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[8]_P[35])
                                                      2.077    11.452 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          0.862    12.314    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.562    22.741    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701    20.853    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 2.635ns (28.923%)  route 6.476ns (71.077%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.887     3.181    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y15          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     3.615 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[4]
                         net (fo=24, routed)          5.072     8.686    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[1]
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.124     8.810 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_i_18__0/O
                         net (fo=1, routed)           0.565     9.375    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[18]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[8]_P[35])
                                                      2.077    11.452 r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[35]
                         net (fo=13, routed)          0.839    12.291    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        1.562    22.741    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/CLK
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701    20.853    design_1_i/cnn_0/inst/grp_dense_fu_162/grp_soft_max_fu_129/cnn_fexp_32ns_32nhbi_U28/cnn_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  8.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_172/c_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_172/c_0_reg_183_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.499%)  route 0.188ns (59.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.559     0.895    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_clk
    SLICE_X49Y39         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/c_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/c_reg_685_reg[3]/Q
                         net (fo=1, routed)           0.188     1.211    design_1_i/cnn_0/inst/grp_conv_2_fu_172/c_reg_685[3]
    SLICE_X50Y39         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/c_0_reg_183_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.823     1.189    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_clk
    SLICE_X50Y39         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/c_0_reg_183_reg[3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.030     1.184    design_1_i/cnn_0/inst/grp_conv_2_fu_172/c_0_reg_183_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.927%)  route 0.185ns (59.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.632     0.968    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X52Y111        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.128     1.096 r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[30]/Q
                         net (fo=7, routed)           0.185     1.281    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[7]
    SLICE_X49Y112        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.906     1.272    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X49Y112        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X49Y112        FDRE (Hold_fdre_C_D)         0.016     1.249    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.812%)  route 0.219ns (57.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.556     0.892    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[22].bram_wrdata_int_reg[22]/Q
                         net (fo=1, routed)           0.219     1.275    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.862     1.228    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.243    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_flat_fu_204/i_1_reg_102_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_flat_fu_204/add_ln15_reg_284_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.870%)  route 0.241ns (63.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.557     0.893    design_1_i/cnn_0/inst/grp_flat_fu_204/ap_clk
    SLICE_X45Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_flat_fu_204/i_1_reg_102_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/cnn_0/inst/grp_flat_fu_204/i_1_reg_102_reg[5]/Q
                         net (fo=2, routed)           0.241     1.275    design_1_i/cnn_0/inst/grp_flat_fu_204/i_1_reg_102[5]
    SLICE_X45Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_flat_fu_204/add_ln15_reg_284_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.830     1.196    design_1_i/cnn_0/inst/grp_flat_fu_204/ap_clk
    SLICE_X45Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_flat_fu_204/add_ln15_reg_284_reg[5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/cnn_0/inst/grp_flat_fu_204/add_ln15_reg_284_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din0_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.640%)  route 0.221ns (57.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.633     0.969    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X50Y108        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din0_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din0_buf1_reg[16]/Q
                         net (fo=4, routed)           0.221     1.354    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[16]
    SLICE_X44Y108        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.909     1.275    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X44Y108        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X44Y108        FDRE (Hold_fdre_C_D)         0.070     1.306    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din0_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.970%)  route 0.227ns (58.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.632     0.968    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X50Y110        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din0_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din0_buf1_reg[19]/Q
                         net (fo=4, routed)           0.227     1.359    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[19]
    SLICE_X47Y109        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.909     1.275    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X47Y109        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y109        FDRE (Hold_fdre_C_D)         0.070     1.306    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.576%)  route 0.267ns (65.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.576     0.912    design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/ap_clk
    SLICE_X28Y54         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/din0_buf1_reg[17]/Q
                         net (fo=4, routed)           0.267     1.319    design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[17]
    SLICE_X24Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.860     1.226    design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X24Y49         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.070     1.266    design_1_i/cnn_0/inst/grp_dense_fu_162/cnn_fadd_32ns_32ncud_U32/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_172/w_sum_4_reg_816_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.560     0.896    design_1_i/cnn_0/inst/grp_conv_2_fu_172/ap_clk
    SLICE_X32Y34         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/w_sum_4_reg_816_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_1_i/cnn_0/inst/grp_conv_2_fu_172/w_sum_4_reg_816_reg[22]/Q
                         net (fo=1, routed)           0.106     1.166    design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/Q[22]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.870     1.236    design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism             -0.280     0.956    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.111    design_1_i/cnn_0/inst/conv_2_out_U/cnn_conv_2_out_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.958%)  route 0.209ns (62.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.635     0.971    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/ap_clk
    SLICE_X53Y102        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/din1_buf1_reg[11]/Q
                         net (fo=4, routed)           0.209     1.308    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[11]
    SLICE_X49Y106        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.910     1.276    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X49Y106        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.016     1.253    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fadd_32ns_32ncud_U1/cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fmul_32ns_32ndEe_U2/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_1_fu_182/tmp1_reg_666_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.813%)  route 0.307ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.557     0.893    design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fmul_32ns_32ndEe_U2/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fmul_32ns_32ndEe_U2/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/cnn_fmul_32ns_32ndEe_U2/cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/Q
                         net (fo=1, routed)           0.307     1.364    design_1_i/cnn_0/inst/grp_conv_1_fu_182/r_tdata_0[28]
    SLICE_X52Y101        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/tmp1_reg_666_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5622, routed)        0.907     1.273    design_1_i/cnn_0/inst/grp_conv_1_fu_182/ap_clk
    SLICE_X52Y101        FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_1_fu_182/tmp1_reg_666_reg[28]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.070     1.308    design_1_i/cnn_0/inst/grp_conv_1_fu_182/tmp1_reg_666_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y4   design_1_i/cnn_0/inst/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y3   design_1_i/cnn_0/inst/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y1   design_1_i/cnn_0/inst/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y32  design_1_i/cnn_0/inst/grp_conv_1_fu_182/conv_1_weights_0_U/conv_1_conv_1_weibkb_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y32  design_1_i/cnn_0/inst/grp_conv_1_fu_182/conv_1_weights_0_U/conv_1_conv_1_weibkb_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y4   design_1_i/cnn_0/inst/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y1   design_1_i/cnn_0/inst/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y0   design_1_i/cnn_0/inst/grp_conv_2_fu_172/conv_2_weights_U/conv_2_conv_2_weifYi_rom_U/q0_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y10  design_1_i/cnn_0/inst/grp_conv_2_fu_172/conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y10  design_1_i/cnn_0/inst/grp_conv_2_fu_172/conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y59  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y59  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y58  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y59  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y59  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y59  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y59  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y59  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y59  design_1_i/cnn_0/inst/grp_dense_fu_162/dense_array_U/dense_dense_array_ram_U/ram_reg_0_15_15_15/SP/CLK



