<stg><name>Gamma_Pipeline_VITIS_LOOP_327_4</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgRgb, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %imgGamma, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %tmp_6 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln303 = store i10 0, i10 %x

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %VITIS_LOOP_335_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_335_5:0 %x_2 = load i10 %x

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_335_5:1 %icmp_ln327 = icmp_ult  i10 %x_2, i10 %tmp_6

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_335_5:2 %br_ln327 = br i1 %icmp_ln327, void %for.inc97.loopexit.exitStub, void %VITIS_LOOP_335_5.split

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:54 %x_3 = add i10 %x_2, i10 4

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_335_5.split:55 %store_ln303 = store i10 %x_3, i10 %x

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
VITIS_LOOP_335_5.split:3 %imgRgb_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %imgRgb

]]></Node>
<StgValue><ssdm name="imgRgb_read"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="120">
<![CDATA[
VITIS_LOOP_335_5.split:4 %g = trunc i120 %imgRgb_read

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:5 %b = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:6 %r = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:7 %g_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:8 %b_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:9 %r_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:28 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:32 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:36 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 80, i32 89

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:40 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:44 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 100, i32 109

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_335_5.split:48 %tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %imgRgb_read, i32 110, i32 119

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:10 %zext_ln341 = zext i10 %g

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:11 %lut_1_addr = getelementptr i10 %lut_1, i64 0, i64 %zext_ln341

]]></Node>
<StgValue><ssdm name="lut_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:12 %lut_1_load = load i10 %lut_1_addr

]]></Node>
<StgValue><ssdm name="lut_1_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:13 %zext_ln342 = zext i10 %b

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:14 %lut_2_addr = getelementptr i10 %lut_2, i64 0, i64 %zext_ln342

]]></Node>
<StgValue><ssdm name="lut_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:15 %lut_2_load = load i10 %lut_2_addr

]]></Node>
<StgValue><ssdm name="lut_2_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:16 %zext_ln343 = zext i10 %r

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:17 %lut_0_addr = getelementptr i10 %lut_0, i64 0, i64 %zext_ln343

]]></Node>
<StgValue><ssdm name="lut_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:18 %lut_0_load = load i10 %lut_0_addr

]]></Node>
<StgValue><ssdm name="lut_0_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:19 %zext_ln341_1 = zext i10 %g_1

]]></Node>
<StgValue><ssdm name="zext_ln341_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:20 %lut_1_1_addr = getelementptr i10 %lut_1_1, i64 0, i64 %zext_ln341_1

]]></Node>
<StgValue><ssdm name="lut_1_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:21 %lut_1_1_load = load i10 %lut_1_1_addr

]]></Node>
<StgValue><ssdm name="lut_1_1_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:22 %zext_ln342_1 = zext i10 %b_1

]]></Node>
<StgValue><ssdm name="zext_ln342_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:23 %lut_2_1_addr = getelementptr i10 %lut_2_1, i64 0, i64 %zext_ln342_1

]]></Node>
<StgValue><ssdm name="lut_2_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:24 %lut_2_1_load = load i10 %lut_2_1_addr

]]></Node>
<StgValue><ssdm name="lut_2_1_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:25 %zext_ln343_1 = zext i10 %r_1

]]></Node>
<StgValue><ssdm name="zext_ln343_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:26 %lut_0_1_addr = getelementptr i10 %lut_0_1, i64 0, i64 %zext_ln343_1

]]></Node>
<StgValue><ssdm name="lut_0_1_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:27 %lut_0_1_load = load i10 %lut_0_1_addr

]]></Node>
<StgValue><ssdm name="lut_0_1_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:29 %zext_ln341_2 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:30 %lut_1_2_addr = getelementptr i10 %lut_1_2, i64 0, i64 %zext_ln341_2

]]></Node>
<StgValue><ssdm name="lut_1_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:31 %lut_1_2_load = load i10 %lut_1_2_addr

]]></Node>
<StgValue><ssdm name="lut_1_2_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:33 %zext_ln342_2 = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln342_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:34 %lut_2_2_addr = getelementptr i10 %lut_2_2, i64 0, i64 %zext_ln342_2

]]></Node>
<StgValue><ssdm name="lut_2_2_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:35 %lut_2_2_load = load i10 %lut_2_2_addr

]]></Node>
<StgValue><ssdm name="lut_2_2_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:37 %zext_ln343_2 = zext i10 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln343_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:38 %lut_0_2_addr = getelementptr i10 %lut_0_2, i64 0, i64 %zext_ln343_2

]]></Node>
<StgValue><ssdm name="lut_0_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:39 %lut_0_2_load = load i10 %lut_0_2_addr

]]></Node>
<StgValue><ssdm name="lut_0_2_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:41 %zext_ln341_3 = zext i10 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln341_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:42 %lut_1_3_addr = getelementptr i10 %lut_1_3, i64 0, i64 %zext_ln341_3

]]></Node>
<StgValue><ssdm name="lut_1_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:43 %lut_1_3_load = load i10 %lut_1_3_addr

]]></Node>
<StgValue><ssdm name="lut_1_3_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:45 %zext_ln342_3 = zext i10 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln342_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:46 %lut_2_3_addr = getelementptr i10 %lut_2_3, i64 0, i64 %zext_ln342_3

]]></Node>
<StgValue><ssdm name="lut_2_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:47 %lut_2_3_load = load i10 %lut_2_3_addr

]]></Node>
<StgValue><ssdm name="lut_2_3_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:49 %zext_ln343_3 = zext i10 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln343_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:50 %lut_0_3_addr = getelementptr i10 %lut_0_3, i64 0, i64 %zext_ln343_3

]]></Node>
<StgValue><ssdm name="lut_0_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:51 %lut_0_3_load = load i10 %lut_0_3_addr

]]></Node>
<StgValue><ssdm name="lut_0_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:12 %lut_1_load = load i10 %lut_1_addr

]]></Node>
<StgValue><ssdm name="lut_1_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:15 %lut_2_load = load i10 %lut_2_addr

]]></Node>
<StgValue><ssdm name="lut_2_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:18 %lut_0_load = load i10 %lut_0_addr

]]></Node>
<StgValue><ssdm name="lut_0_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:21 %lut_1_1_load = load i10 %lut_1_1_addr

]]></Node>
<StgValue><ssdm name="lut_1_1_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:24 %lut_2_1_load = load i10 %lut_2_1_addr

]]></Node>
<StgValue><ssdm name="lut_2_1_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:27 %lut_0_1_load = load i10 %lut_0_1_addr

]]></Node>
<StgValue><ssdm name="lut_0_1_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:31 %lut_1_2_load = load i10 %lut_1_2_addr

]]></Node>
<StgValue><ssdm name="lut_1_2_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:35 %lut_2_2_load = load i10 %lut_2_2_addr

]]></Node>
<StgValue><ssdm name="lut_2_2_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:39 %lut_0_2_load = load i10 %lut_0_2_addr

]]></Node>
<StgValue><ssdm name="lut_0_2_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:43 %lut_1_3_load = load i10 %lut_1_3_addr

]]></Node>
<StgValue><ssdm name="lut_1_3_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:47 %lut_2_3_load = load i10 %lut_2_3_addr

]]></Node>
<StgValue><ssdm name="lut_2_3_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:51 %lut_0_3_load = load i10 %lut_0_3_addr

]]></Node>
<StgValue><ssdm name="lut_0_3_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
for.inc97.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_335_5.split:0 %specpipeline_ln331 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln331"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_335_5.split:1 %speclooptripcount_ln303 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16384, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln303"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_335_5.split:2 %specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln327"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="120" op_0_bw="120" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10">
<![CDATA[
VITIS_LOOP_335_5.split:52 %p_0 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %lut_0_3_load, i10 %lut_2_3_load, i10 %lut_1_3_load, i10 %lut_0_2_load, i10 %lut_2_2_load, i10 %lut_1_2_load, i10 %lut_0_1_load, i10 %lut_2_1_load, i10 %lut_1_1_load, i10 %lut_0_load, i10 %lut_2_load, i10 %lut_1_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120">
<![CDATA[
VITIS_LOOP_335_5.split:53 %write_ln345 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %imgGamma, i120 %p_0

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_335_5.split:56 %br_ln327 = br void %VITIS_LOOP_335_5

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
