vendor_name = ModelSim
source_file = 1, D:/Quartus_document/6/test6/test6.bdf
source_file = 1, D:/Quartus_document/6/test6/PLL/pll.qip
source_file = 1, D:/Quartus_document/6/test6/PLL/pll.vhd
source_file = 1, D:/Quartus_document/6/test6/PLL/pll/pll_0002.v
source_file = 1, D:/Quartus_document/6/test6/PLL/pll/pll_0002.qip
source_file = 1, D:/Quartus_document/6/test6/PLL/pll.sip
source_file = 1, D:/Quartus_document/6/test6/Pll.qip
source_file = 1, D:/Quartus_document/6/test6/Pll.vhd
source_file = 1, output_files/select2_1.vhd
source_file = 1, select2_1.vhd
source_file = 1, select2.vhd
source_file = 1, D:/Quartus_document/6/test6/db/test6.cbx.xml
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Quartus_document/6/test6/db/pll_altpll.v
source_file = 1, D:/Quartus_document/6/test6/select211.vhd
source_file = 1, D:/Quartus_document/6/test6/rom.vhd
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus/quartus13/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/Quartus_document/6/test6/db/altsyncram_r4s3.tdf
source_file = 1, /quartus_document/6/dds_256x8b_wave.mif
source_file = 1, D:/Quartus_document/6/test6/jishuqi.vhd
source_file = 1, D:/Quartus_document/6/test6/fangrom.vhd
source_file = 1, D:/Quartus_document/6/test6/db/altsyncram_nhs3.tdf
source_file = 1, /quartus_document/6/dds_256x8b_fangwave.mif
source_file = 1, D:/Quartus_document/6/test6/sanjiaorom.vhd
source_file = 1, D:/Quartus_document/6/test6/db/altsyncram_lns3.tdf
source_file = 1, D:/Quartus_document/6/dds_256x8b_sanjiaowave.mif
source_file = 1, D:/Quartus_document/6/test6/juchirom.vhd
source_file = 1, D:/Quartus_document/6/test6/db/altsyncram_3hs3.tdf
source_file = 1, D:/Quartus_document/6/dds_256x8b_juchiwave.mif
design_name = test6
instance = comp, \Cp~output\, Cp~output, test6, 1
instance = comp, \q[7]~output\, q[7]~output, test6, 1
instance = comp, \q[6]~output\, q[6]~output, test6, 1
instance = comp, \q[5]~output\, q[5]~output, test6, 1
instance = comp, \q[4]~output\, q[4]~output, test6, 1
instance = comp, \q[3]~output\, q[3]~output, test6, 1
instance = comp, \q[2]~output\, q[2]~output, test6, 1
instance = comp, \q[1]~output\, q[1]~output, test6, 1
instance = comp, \q[0]~output\, q[0]~output, test6, 1
instance = comp, \CLK~input\, CLK~input, test6, 1
instance = comp, \inst1|altpll_component|auto_generated|pll1\, inst1|altpll_component|auto_generated|pll1, test6, 1
instance = comp, \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, test6, 1
instance = comp, \s2~input\, s2~input, test6, 1
instance = comp, \inst4|temp[0]~8\, inst4|temp[0]~8, test6, 1
instance = comp, \inst4|temp[1]~10\, inst4|temp[1]~10, test6, 1
instance = comp, \inst4|temp[1]\, inst4|temp[1], test6, 1
instance = comp, \inst4|temp[2]~12\, inst4|temp[2]~12, test6, 1
instance = comp, \inst4|temp[2]\, inst4|temp[2], test6, 1
instance = comp, \inst4|temp[3]~14\, inst4|temp[3]~14, test6, 1
instance = comp, \inst4|temp[3]\, inst4|temp[3], test6, 1
instance = comp, \inst4|LessThan0~0\, inst4|LessThan0~0, test6, 1
instance = comp, \inst4|temp[4]~16\, inst4|temp[4]~16, test6, 1
instance = comp, \inst4|temp[4]\, inst4|temp[4], test6, 1
instance = comp, \inst4|temp[5]~18\, inst4|temp[5]~18, test6, 1
instance = comp, \inst4|temp[5]\, inst4|temp[5], test6, 1
instance = comp, \inst4|temp[6]~20\, inst4|temp[6]~20, test6, 1
instance = comp, \inst4|temp[6]\, inst4|temp[6], test6, 1
instance = comp, \inst4|temp[7]~22\, inst4|temp[7]~22, test6, 1
instance = comp, \inst4|temp[7]\, inst4|temp[7], test6, 1
instance = comp, \inst4|LessThan0~1\, inst4|LessThan0~1, test6, 1
instance = comp, \inst4|LessThan0~2\, inst4|LessThan0~2, test6, 1
instance = comp, \inst4|temp[0]\, inst4|temp[0], test6, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0\, inst|altsyncram_component|auto_generated|ram_block1a0, test6, 1
instance = comp, \select~input\, select~input, test6, 1
instance = comp, \inst32|Mux0~0\, inst32|Mux0~0, test6, 1
instance = comp, \inst32|Mux0~1\, inst32|Mux0~1, test6, 1
instance = comp, \inst32|Mux1~0\, inst32|Mux1~0, test6, 1
instance = comp, \inst32|Mux1~1\, inst32|Mux1~1, test6, 1
instance = comp, \inst32|Mux2~0\, inst32|Mux2~0, test6, 1
instance = comp, \inst32|Mux2~1\, inst32|Mux2~1, test6, 1
instance = comp, \inst32|Mux3~0\, inst32|Mux3~0, test6, 1
instance = comp, \inst32|Mux3~1\, inst32|Mux3~1, test6, 1
instance = comp, \inst32|Mux4~0\, inst32|Mux4~0, test6, 1
instance = comp, \inst32|Mux4~1\, inst32|Mux4~1, test6, 1
instance = comp, \inst32|Mux5~0\, inst32|Mux5~0, test6, 1
instance = comp, \inst32|Mux5~1\, inst32|Mux5~1, test6, 1
instance = comp, \inst32|Mux6~0\, inst32|Mux6~0, test6, 1
instance = comp, \inst32|Mux6~1\, inst32|Mux6~1, test6, 1
instance = comp, \inst32|Mux7~0\, inst32|Mux7~0, test6, 1
instance = comp, \inst32|Mux7~1\, inst32|Mux7~1, test6, 1
