Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize the IP, and Generate the selected output productsINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
Cancelled executing Tcl generator.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'xfft_v7_1'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'xfft_v7_1'...
Delivering associated files for 'xfft_v7_1'...
Generating implementation netlist for 'xfft_v7_1'...
INFO:sim - Pre-processing HDL files for 'xfft_v7_1'...
Running synthesis for 'xfft_v7_1'
Running ngcbuild...
Writing VEO instantiation template for 'xfft_v7_1'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'xfft_v7_1'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/cc/cs150/sp13/class/cs150-ad/fft/tmp/_cg/xfft_v7_1
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: xfft_v7_1.xco
XMDF file found: xfft_v7_1_xmdf.tcl
Adding /home/cc/cs150/sp13/class/cs150-ad/fft/tmp/_cg/xfft_v7_1.asy -view all
-origin_type imported
Adding /home/cc/cs150/sp13/class/cs150-ad/fft/tmp/_cg/xfft_v7_1.ngc -view all
-origin_type created
Checking file "/home/cc/cs150/sp13/class/cs150-ad/fft/tmp/_cg/xfft_v7_1.ngc" for
project device match ...
File "/home/cc/cs150/sp13/class/cs150-ad/fft/tmp/_cg/xfft_v7_1.ngc" device
information matches project device.
Adding /home/cc/cs150/sp13/class/cs150-ad/fft/tmp/_cg/xfft_v7_1.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cc/cs150/sp13/class/cs150-ad/fft/tmp/_cg/xfft_v7_1.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/cc/cs150/sp13/class/cs150-ad/fft/tmp/_cg/xfft_v7_1.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xfft_v7_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
