Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto db19bdcd0e8b4e8e98c9ecb50a935a99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrFetch
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ZeroExt
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.PCupdate
Compiling module xil_defaultlib.instrDecode
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execution
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
