// Seed: 3250677773
module module_0;
  specify
    if ((1)) (negedge id_1 => (id_2 +: {1'b0{1'h0}})) = (id_1, 1);
    (id_3 => id_4) = (id_1 ^ 1, 1);
  endspecify
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2
);
  assign id_2 = 1;
  wire id_4, id_5;
  reg id_6;
  wire id_7;
  supply0 id_8;
  supply0 id_9 = 1'd0 << id_8;
  always id_6 <= #id_7 1;
  module_0();
endmodule
