#ifndef BCM56880_A0_CMIC_ACC_H
#define BCM56880_A0_CMIC_ACC_H
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-chip.pl
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Definition file for the BCM56880_A0.
 */

#include <sal/sal_libc.h>
#include <bcmdrd/bcmdrd_dev.h>
#include <bcmbd/bcmbd_cmicx.h>
#include <bcmbd/bcmbd_cmicx_mem.h>
#include <bcmbd/bcmbd_cmicx_reg.h>
#include <bcmdrd/chip/bcm56880_a0_enum.h>
#include <bcmdrd/chip/bcm56880_a0_cmic_defs.h>

/*******************************************************************************
 *
 *                    CHIP DEFINITIONS BEGIN HERE
 */



/*******************************************************************************
 * REGISTER:  AXI_PCIE_S0_IDM_IDM_RESET_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access AXI_PCIE_S0_IDM_IDM_RESET_STATUS.
 */
#define READ_AXI_PCIE_S0_IDM_IDM_RESET_STATUSr(u,r) BCMDRD_IPROC_READ(u,AXI_PCIE_S0_IDM_IDM_RESET_STATUSr_OFFSET,r._axi_pcie_s0_idm_idm_reset_status)
#define WRITE_AXI_PCIE_S0_IDM_IDM_RESET_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,AXI_PCIE_S0_IDM_IDM_RESET_STATUSr_OFFSET,r._axi_pcie_s0_idm_idm_reset_status)

/*******************************************************************************
 * End of 'AXI_PCIE_S0_IDM_IDM_RESET_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMICX_M0_IDM_IDM_RESET_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICX_M0_IDM_IDM_RESET_STATUS.
 */
#define READ_CMICX_M0_IDM_IDM_RESET_STATUSr(u,r) BCMDRD_IPROC_READ(u,CMICX_M0_IDM_IDM_RESET_STATUSr_OFFSET,r._cmicx_m0_idm_idm_reset_status)
#define WRITE_CMICX_M0_IDM_IDM_RESET_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,CMICX_M0_IDM_IDM_RESET_STATUSr_OFFSET,r._cmicx_m0_idm_idm_reset_status)

/*******************************************************************************
 * End of 'CMICX_M0_IDM_IDM_RESET_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_CFG.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_CFGr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cfg)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_CFGr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cur_host0_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cur_host0_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cur_host0_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cur_host0_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cur_host1_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cur_host1_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cur_host1_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch0_cur_host1_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch0_ecc_control)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch0_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_ECC_STATUS.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr_OFFSET,r._cmic_cmc0_ccmdma_ch0_ecc_status)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr_OFFSET,r._cmic_cmc0_ccmdma_ch0_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccmdma_ch0_ecc_status_clr)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccmdma_ch0_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNT.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccmdma_ch0_entry_count)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccmdma_ch0_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch0_host0_mem_start_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch0_host0_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch0_host0_mem_start_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch0_host0_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch0_host1_mem_start_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch0_host1_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch0_host1_mem_start_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch0_host1_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_STAT.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_STATr_OFFSET,r._cmic_cmc0_ccmdma_ch0_stat)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_STATr_OFFSET,r._cmic_cmc0_ccmdma_ch0_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH0_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH0_TM_CONTROL.
 */
#define READ_CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch0_tm_control)
#define WRITE_CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch0_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_CFG.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_CFGr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cfg)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_CFGr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cur_host0_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cur_host0_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cur_host0_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cur_host0_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cur_host1_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cur_host1_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cur_host1_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch1_cur_host1_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch1_ecc_control)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch1_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_ECC_STATUS.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr_OFFSET,r._cmic_cmc0_ccmdma_ch1_ecc_status)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr_OFFSET,r._cmic_cmc0_ccmdma_ch1_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccmdma_ch1_ecc_status_clr)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccmdma_ch1_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNT.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccmdma_ch1_entry_count)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccmdma_ch1_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch1_host0_mem_start_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch1_host0_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch1_host0_mem_start_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch1_host0_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch1_host1_mem_start_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch1_host1_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch1_host1_mem_start_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch1_host1_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_STAT.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_STATr_OFFSET,r._cmic_cmc0_ccmdma_ch1_stat)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_STATr_OFFSET,r._cmic_cmc0_ccmdma_ch1_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH1_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH1_TM_CONTROL.
 */
#define READ_CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch1_tm_control)
#define WRITE_CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch1_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_CFG.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_CFGr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cfg)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_CFGr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cur_host0_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cur_host0_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cur_host0_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cur_host0_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cur_host1_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cur_host1_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cur_host1_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch2_cur_host1_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch2_ecc_control)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch2_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_ECC_STATUS.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr_OFFSET,r._cmic_cmc0_ccmdma_ch2_ecc_status)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr_OFFSET,r._cmic_cmc0_ccmdma_ch2_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccmdma_ch2_ecc_status_clr)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccmdma_ch2_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNT.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccmdma_ch2_entry_count)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccmdma_ch2_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch2_host0_mem_start_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch2_host0_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch2_host0_mem_start_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch2_host0_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch2_host1_mem_start_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch2_host1_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch2_host1_mem_start_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch2_host1_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_STAT.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_STATr_OFFSET,r._cmic_cmc0_ccmdma_ch2_stat)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_STATr_OFFSET,r._cmic_cmc0_ccmdma_ch2_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH2_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH2_TM_CONTROL.
 */
#define READ_CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch2_tm_control)
#define WRITE_CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch2_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_CFG.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_CFGr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cfg)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_CFGr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cur_host0_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cur_host0_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cur_host0_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cur_host0_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cur_host1_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cur_host1_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cur_host1_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch3_cur_host1_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch3_ecc_control)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch3_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_ECC_STATUS.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr_OFFSET,r._cmic_cmc0_ccmdma_ch3_ecc_status)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr_OFFSET,r._cmic_cmc0_ccmdma_ch3_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccmdma_ch3_ecc_status_clr)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccmdma_ch3_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNT.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccmdma_ch3_entry_count)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccmdma_ch3_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch3_host0_mem_start_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch3_host0_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch3_host0_mem_start_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch3_host0_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch3_host1_mem_start_addr_hi)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc0_ccmdma_ch3_host1_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch3_host1_mem_start_addr_lo)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc0_ccmdma_ch3_host1_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_STAT.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_STATr_OFFSET,r._cmic_cmc0_ccmdma_ch3_stat)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_STATr_OFFSET,r._cmic_cmc0_ccmdma_ch3_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_CH3_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_CH3_TM_CONTROL.
 */
#define READ_CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch3_tm_control)
#define WRITE_CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr_OFFSET,r._cmic_cmc0_ccmdma_ch3_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch0_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch0_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch0_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch0_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_CTRL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch0_ctrl)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch0_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch0_curr_desc_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch0_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch0_curr_desc_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch0_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch0_debug_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch0_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch0_debug_sm_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch0_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch0_debug_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch0_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_count_req)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_count_rx)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_count_status_wr)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_halt_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_halt_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_mem_ecc_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_mem_ecc_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_mem_tm_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch0_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_INTR_COAL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch0_intr_coal)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch0_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch0_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch0_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch0_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch0_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch0_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch0_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch0_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch0_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH0_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH0_STAT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH0_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH0_STATr_OFFSET,r._cmic_cmc0_pktdma_ch0_stat)
#define WRITE_CMIC_CMC0_PKTDMA_CH0_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH0_STATr_OFFSET,r._cmic_cmc0_pktdma_ch0_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH0_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch1_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch1_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch1_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch1_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_CTRL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch1_ctrl)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch1_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch1_curr_desc_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch1_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch1_curr_desc_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch1_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch1_debug_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch1_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch1_debug_sm_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch1_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch1_debug_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch1_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_count_req)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_count_rx)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_count_status_wr)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_halt_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_halt_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_mem_ecc_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_mem_ecc_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_mem_tm_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch1_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_INTR_COAL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch1_intr_coal)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch1_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch1_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch1_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch1_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch1_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch1_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch1_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch1_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch1_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH1_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH1_STAT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH1_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH1_STATr_OFFSET,r._cmic_cmc0_pktdma_ch1_stat)
#define WRITE_CMIC_CMC0_PKTDMA_CH1_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH1_STATr_OFFSET,r._cmic_cmc0_pktdma_ch1_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH1_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch2_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch2_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch2_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch2_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_CTRL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch2_ctrl)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch2_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch2_curr_desc_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch2_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch2_curr_desc_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch2_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch2_debug_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch2_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch2_debug_sm_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch2_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch2_debug_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch2_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_count_req)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_count_rx)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_count_status_wr)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_halt_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_halt_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_mem_ecc_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_mem_ecc_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_mem_tm_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch2_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_INTR_COAL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch2_intr_coal)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch2_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch2_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch2_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch2_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch2_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch2_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch2_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch2_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch2_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH2_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH2_STAT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH2_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH2_STATr_OFFSET,r._cmic_cmc0_pktdma_ch2_stat)
#define WRITE_CMIC_CMC0_PKTDMA_CH2_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH2_STATr_OFFSET,r._cmic_cmc0_pktdma_ch2_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH2_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch3_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch3_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch3_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch3_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_CTRL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch3_ctrl)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch3_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch3_curr_desc_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch3_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch3_curr_desc_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch3_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch3_debug_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch3_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch3_debug_sm_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch3_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch3_debug_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch3_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_count_req)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_count_rx)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_count_status_wr)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_halt_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_halt_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_mem_ecc_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_mem_ecc_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_mem_tm_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch3_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_INTR_COAL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch3_intr_coal)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch3_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch3_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch3_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch3_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch3_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch3_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch3_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch3_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch3_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH3_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH3_STAT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH3_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH3_STATr_OFFSET,r._cmic_cmc0_pktdma_ch3_stat)
#define WRITE_CMIC_CMC0_PKTDMA_CH3_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH3_STATr_OFFSET,r._cmic_cmc0_pktdma_ch3_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH3_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch4_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch4_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch4_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch4_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_CTRL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch4_ctrl)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch4_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch4_curr_desc_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch4_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch4_curr_desc_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch4_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch4_debug_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch4_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch4_debug_sm_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch4_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch4_debug_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch4_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_count_req)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_count_rx)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_count_status_wr)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_halt_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_halt_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_mem_ecc_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_mem_ecc_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_mem_tm_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch4_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_INTR_COAL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch4_intr_coal)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch4_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch4_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch4_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch4_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch4_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch4_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch4_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch4_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch4_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH4_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH4_STAT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH4_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH4_STATr_OFFSET,r._cmic_cmc0_pktdma_ch4_stat)
#define WRITE_CMIC_CMC0_PKTDMA_CH4_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH4_STATr_OFFSET,r._cmic_cmc0_pktdma_ch4_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH4_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch5_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch5_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch5_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch5_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_CTRL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch5_ctrl)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch5_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch5_curr_desc_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch5_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch5_curr_desc_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch5_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch5_debug_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch5_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch5_debug_sm_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch5_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch5_debug_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch5_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_count_req)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_count_rx)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_count_status_wr)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_halt_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_halt_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_mem_ecc_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_mem_ecc_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_mem_tm_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch5_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_INTR_COAL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch5_intr_coal)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch5_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch5_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch5_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch5_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch5_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch5_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch5_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch5_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch5_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH5_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH5_STAT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH5_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH5_STATr_OFFSET,r._cmic_cmc0_pktdma_ch5_stat)
#define WRITE_CMIC_CMC0_PKTDMA_CH5_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH5_STATr_OFFSET,r._cmic_cmc0_pktdma_ch5_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH5_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch6_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch6_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch6_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch6_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_CTRL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch6_ctrl)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch6_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch6_curr_desc_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch6_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch6_curr_desc_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch6_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch6_debug_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch6_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch6_debug_sm_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch6_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch6_debug_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch6_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_count_req)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_count_rx)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_count_status_wr)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_halt_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_halt_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_mem_ecc_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_mem_ecc_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_mem_tm_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch6_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_INTR_COAL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch6_intr_coal)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch6_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch6_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch6_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch6_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch6_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch6_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch6_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch6_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch6_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH6_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH6_STAT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH6_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH6_STATr_OFFSET,r._cmic_cmc0_pktdma_ch6_stat)
#define WRITE_CMIC_CMC0_PKTDMA_CH6_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH6_STATr_OFFSET,r._cmic_cmc0_pktdma_ch6_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH6_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch7_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_pktdma_ch7_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch7_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_pktdma_ch7_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_CTRL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch7_ctrl)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_CTRLr_OFFSET,r._cmic_cmc0_pktdma_ch7_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch7_curr_desc_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr_OFFSET,r._cmic_cmc0_pktdma_ch7_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch7_curr_desc_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr_OFFSET,r._cmic_cmc0_pktdma_ch7_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch7_debug_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch7_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch7_debug_sm_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch7_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch7_debug_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch7_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_count_req)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_count_rx)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_count_status_wr)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_halt_addr_hi)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_halt_addr_lo)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_mem_ecc_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_mem_ecc_status)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_mem_tm_control)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc0_pktdma_ch7_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_INTR_COAL.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch7_intr_coal)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_INTR_COALr_OFFSET,r._cmic_cmc0_pktdma_ch7_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch7_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch7_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch7_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc0_pktdma_ch7_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch7_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pktdma_ch7_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch7_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_pktdma_ch7_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKTDMA_CH7_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKTDMA_CH7_STAT.
 */
#define READ_CMIC_CMC0_PKTDMA_CH7_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKTDMA_CH7_STATr_OFFSET,r._cmic_cmc0_pktdma_ch7_stat)
#define WRITE_CMIC_CMC0_PKTDMA_CH7_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKTDMA_CH7_STATr_OFFSET,r._cmic_cmc0_pktdma_ch7_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKTDMA_CH7_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_desc_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_desc_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_desc_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_desc_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_ecc_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_ecc_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch0_ecc_status_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch0_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch0_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch0_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_REQUEST_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch0_request_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch0_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch0_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch0_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_tm_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_desc_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_desc_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_desc_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_desc_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_ecc_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_ecc_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch1_ecc_status_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch1_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch1_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch1_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_REQUEST_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch1_request_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch1_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch1_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch1_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_tm_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_desc_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_desc_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_desc_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_desc_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_ecc_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_ecc_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch2_ecc_status_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch2_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch2_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch2_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_REQUEST_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch2_request_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch2_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch2_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch2_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_tm_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch3_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch3_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_desc_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_desc_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_desc_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_desc_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch3_ecc_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch3_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_ecc_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch3_ecc_status_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch3_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch3_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch3_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch3_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_REQUEST_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch3_request_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch3_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch3_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch3_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch3_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH3_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH3_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch3_tm_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch3_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch4_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch4_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_desc_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_desc_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_desc_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_desc_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch4_ecc_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch4_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_ecc_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch4_ecc_status_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch4_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch4_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch4_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch4_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_REQUEST_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch4_request_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch4_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch4_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch4_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch4_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH4_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH4_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch4_tm_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch4_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch5_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch5_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_desc_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_desc_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_desc_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_desc_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch5_ecc_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch5_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_ecc_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch5_ecc_status_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch5_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch5_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch5_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch5_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_REQUEST_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch5_request_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch5_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch5_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch5_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch5_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH5_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH5_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch5_tm_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch5_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch6_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch6_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_desc_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_desc_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_desc_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_desc_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch6_ecc_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch6_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_ecc_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch6_ecc_status_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch6_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch6_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch6_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch6_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_REQUEST_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch6_request_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch6_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch6_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch6_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch6_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH6_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH6_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch6_tm_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch6_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch7_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch7_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_desc_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_desc_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_desc_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_desc_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch7_ecc_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch7_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_ecc_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch7_ecc_status_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch7_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_hostmem_start_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_hostmem_start_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch7_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch7_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch7_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_REQUEST_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch7_request_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r_OFFSET,r._cmic_cmc0_sbusdma_ch7_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch7_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch7_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch7_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH7_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH7_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch7_tm_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch7_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc0_shared_1bit_ecc_error_status)
#define WRITE_CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc0_shared_1bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_cmc0_shared_1bit_ecc_error_status_enable)
#define WRITE_CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_cmc0_shared_1bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc0_shared_2bit_ecc_error_status)
#define WRITE_CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc0_shared_2bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_cmc0_shared_2bit_ecc_error_status_enable)
#define WRITE_CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_cmc0_shared_2bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TX.
 */
#define READ_CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr_OFFSET,r._cmic_cmc0_shared_axi_ar_count_split_tx)
#define WRITE_CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr_OFFSET,r._cmic_cmc0_shared_axi_ar_count_split_tx)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_AXI_AR_COUNT_TX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_AXI_AR_COUNT_TX.
 */
#define READ_CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr_OFFSET,r._cmic_cmc0_shared_axi_ar_count_tx)
#define WRITE_CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr_OFFSET,r._cmic_cmc0_shared_axi_ar_count_tx)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_AXI_PER_ID_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_AXI_PER_ID_STAT.
 */
#define READ_CMIC_CMC0_SHARED_AXI_PER_ID_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_AXI_PER_ID_STATr_OFFSET,r._cmic_cmc0_shared_axi_per_id_stat)
#define WRITE_CMIC_CMC0_SHARED_AXI_PER_ID_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_AXI_PER_ID_STATr_OFFSET,r._cmic_cmc0_shared_axi_per_id_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_AXI_PER_ID_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_AXI_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_AXI_STAT.
 */
#define READ_CMIC_CMC0_SHARED_AXI_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_AXI_STATr_OFFSET,r._cmic_cmc0_shared_axi_stat)
#define WRITE_CMIC_CMC0_SHARED_AXI_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_AXI_STATr_OFFSET,r._cmic_cmc0_shared_axi_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_AXI_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_ccmdma_read_arb_ctrl)
#define WRITE_CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_ccmdma_read_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_ccmdma_read_axi_map_ctrl)
#define WRITE_CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_ccmdma_read_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_ccmdma_write_arb_ctrl)
#define WRITE_CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_ccmdma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_ccmdma_write_axi_map_ctrl)
#define WRITE_CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_ccmdma_write_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr_OFFSET,r._cmic_cmc0_shared_completion_buf_ecc_control)
#define WRITE_CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr_OFFSET,r._cmic_cmc0_shared_completion_buf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr_OFFSET,r._cmic_cmc0_shared_completion_buf_ecc_status)
#define WRITE_CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr_OFFSET,r._cmic_cmc0_shared_completion_buf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc0_shared_completion_buf_max_flist_entries)
#define WRITE_CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc0_shared_completion_buf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc0_shared_completion_buf_status_num_free_entries)
#define WRITE_CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc0_shared_completion_buf_status_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr_OFFSET,r._cmic_cmc0_shared_completion_buf_tm_control)
#define WRITE_CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr_OFFSET,r._cmic_cmc0_shared_completion_buf_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_CONFIG.
 */
#define READ_CMIC_CMC0_SHARED_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_CONFIGr_OFFSET,r._cmic_cmc0_shared_config)
#define WRITE_CMIC_CMC0_SHARED_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_CONFIGr_OFFSET,r._cmic_cmc0_shared_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT.
 */
#define READ_CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_cmc0_shared_dma_master_read_per_id_outstd_trans_limit)
#define WRITE_CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_cmc0_shared_dma_master_read_per_id_outstd_trans_limit)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT.
 */
#define READ_CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_cmc0_shared_dma_master_total_outstd_trans_limit)
#define WRITE_CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_cmc0_shared_dma_master_total_outstd_trans_limit)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_IRQ_STAT0.
 */
#define READ_CMIC_CMC0_SHARED_IRQ_STAT0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_IRQ_STAT0r_OFFSET,r._cmic_cmc0_shared_irq_stat0)
#define WRITE_CMIC_CMC0_SHARED_IRQ_STAT0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_IRQ_STAT0r_OFFSET,r._cmic_cmc0_shared_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_IRQ_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_IRQ_STAT1.
 */
#define READ_CMIC_CMC0_SHARED_IRQ_STAT1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_IRQ_STAT1r_OFFSET,r._cmic_cmc0_shared_irq_stat1)
#define WRITE_CMIC_CMC0_SHARED_IRQ_STAT1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_IRQ_STAT1r_OFFSET,r._cmic_cmc0_shared_irq_stat1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_IRQ_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_IRQ_STAT_CLR0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_IRQ_STAT_CLR0.
 */
#define READ_CMIC_CMC0_SHARED_IRQ_STAT_CLR0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_IRQ_STAT_CLR0r_OFFSET,r._cmic_cmc0_shared_irq_stat_clr0)
#define WRITE_CMIC_CMC0_SHARED_IRQ_STAT_CLR0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_IRQ_STAT_CLR0r_OFFSET,r._cmic_cmc0_shared_irq_stat_clr0)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_IRQ_STAT_CLR0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_packet_dma_read_arb_ctrl)
#define WRITE_CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_packet_dma_read_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_packet_dma_read_axi_map_ctrl)
#define WRITE_CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_packet_dma_read_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_packet_dma_write_arb_ctrl)
#define WRITE_CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_packet_dma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0.
 */
#define READ_CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r_OFFSET,r._cmic_cmc0_shared_packet_dma_write_axi_map_ctrl0)
#define WRITE_CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r_OFFSET,r._cmic_cmc0_shared_packet_dma_write_axi_map_ctrl0)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1.
 */
#define READ_CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r_OFFSET,r._cmic_cmc0_shared_packet_dma_write_axi_map_ctrl1)
#define WRITE_CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r_OFFSET,r._cmic_cmc0_shared_packet_dma_write_axi_map_ctrl1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_shared_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_shared_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERR.
 */
#define READ_CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr_OFFSET,r._cmic_cmc0_shared_pkt_count_rxpkt_err)
#define WRITE_CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr_OFFSET,r._cmic_cmc0_shared_pkt_count_rxpkt_err)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_shared_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_shared_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERR.
 */
#define READ_CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr_OFFSET,r._cmic_cmc0_shared_pkt_count_txpkt_err)
#define WRITE_CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr_OFFSET,r._cmic_cmc0_shared_pkt_count_txpkt_err)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0.
 */
#define READ_CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc0_shared_programmable_cos_mask0)
#define WRITE_CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc0_shared_programmable_cos_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1.
 */
#define READ_CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc0_shared_programmable_cos_mask1)
#define WRITE_CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc0_shared_programmable_cos_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOC.
 */
#define READ_CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET,r._cmic_cmc0_shared_rxbuf_block_databuf_alloc)
#define WRITE_CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET,r._cmic_cmc0_shared_rxbuf_block_databuf_alloc)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_RXBUF_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_RXBUF_CONFIG.
 */
#define READ_CMIC_CMC0_SHARED_RXBUF_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_RXBUF_CONFIGr_OFFSET,r._cmic_cmc0_shared_rxbuf_config)
#define WRITE_CMIC_CMC0_SHARED_RXBUF_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_RXBUF_CONFIGr_OFFSET,r._cmic_cmc0_shared_rxbuf_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_RXBUF_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc0_shared_rxbuf_databuf_max_flist_entries)
#define WRITE_CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc0_shared_rxbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc0_shared_rxbuf_databuf_num_free_entries)
#define WRITE_CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc0_shared_rxbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_RXBUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_RXBUF_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr_OFFSET,r._cmic_cmc0_shared_rxbuf_ecc_control)
#define WRITE_CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr_OFFSET,r._cmic_cmc0_shared_rxbuf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_RXBUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_RXBUF_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr_OFFSET,r._cmic_cmc0_shared_rxbuf_ecc_status)
#define WRITE_CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr_OFFSET,r._cmic_cmc0_shared_rxbuf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_shared_rxbuf_ecc_status_clr)
#define WRITE_CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_shared_rxbuf_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_shared_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_shared_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_RXBUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_RXBUF_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr_OFFSET,r._cmic_cmc0_shared_rxbuf_tm_control)
#define WRITE_CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr_OFFSET,r._cmic_cmc0_shared_rxbuf_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_sbus_dma_read_arb_ctrl)
#define WRITE_CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_sbus_dma_read_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_sbus_dma_read_axi_map_ctrl)
#define WRITE_CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_sbus_dma_read_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_sbus_dma_write_arb_ctrl)
#define WRITE_CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_sbus_dma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_sbus_dma_write_axi_map_ctrl)
#define WRITE_CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc0_shared_sbus_dma_write_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc0_shared_txbuf_databuf_max_flist_entries)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc0_shared_txbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc0_shared_txbuf_databuf_num_free_entries)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc0_shared_txbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_DEBUG.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_DEBUGr_OFFSET,r._cmic_cmc0_shared_txbuf_debug)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_DEBUGr_OFFSET,r._cmic_cmc0_shared_txbuf_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_ECC_CONTROL.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr_OFFSET,r._cmic_cmc0_shared_txbuf_ecc_control)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr_OFFSET,r._cmic_cmc0_shared_txbuf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_ECC_STATUS.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr_OFFSET,r._cmic_cmc0_shared_txbuf_ecc_status)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr_OFFSET,r._cmic_cmc0_shared_txbuf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_shared_txbuf_ecc_status_clr)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc0_shared_txbuf_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITS.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr_OFFSET,r._cmic_cmc0_shared_txbuf_max_buf_limits)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr_OFFSET,r._cmic_cmc0_shared_txbuf_max_buf_limits)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITS.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr_OFFSET,r._cmic_cmc0_shared_txbuf_min_buf_limits)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr_OFFSET,r._cmic_cmc0_shared_txbuf_min_buf_limits)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_shared_txbuf_rd_threshold_config)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_shared_txbuf_rd_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRL.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_txbuf_rd_wrr_arb_ctrl)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr_OFFSET,r._cmic_cmc0_shared_txbuf_rd_wrr_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNT.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr_OFFSET,r._cmic_cmc0_shared_txbuf_slice0_pkt_cnt)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr_OFFSET,r._cmic_cmc0_shared_txbuf_slice0_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNT.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr_OFFSET,r._cmic_cmc0_shared_txbuf_slice1_pkt_cnt)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr_OFFSET,r._cmic_cmc0_shared_txbuf_slice1_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNT.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr_OFFSET,r._cmic_cmc0_shared_txbuf_slice2_pkt_cnt)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr_OFFSET,r._cmic_cmc0_shared_txbuf_slice2_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNT.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr_OFFSET,r._cmic_cmc0_shared_txbuf_slice3_pkt_cnt)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr_OFFSET,r._cmic_cmc0_shared_txbuf_slice3_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SHARED_TXBUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SHARED_TXBUF_TM_CONTROL.
 */
#define READ_CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr_OFFSET,r._cmic_cmc0_shared_txbuf_tm_control)
#define WRITE_CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr_OFFSET,r._cmic_cmc0_shared_txbuf_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_CFG.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_CFGr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cfg)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_CFGr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cur_host0_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cur_host0_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cur_host0_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cur_host0_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cur_host1_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cur_host1_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cur_host1_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch0_cur_host1_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch0_ecc_control)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch0_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_ECC_STATUS.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr_OFFSET,r._cmic_cmc1_ccmdma_ch0_ecc_status)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr_OFFSET,r._cmic_cmc1_ccmdma_ch0_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccmdma_ch0_ecc_status_clr)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccmdma_ch0_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNT.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccmdma_ch0_entry_count)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccmdma_ch0_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch0_host0_mem_start_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch0_host0_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch0_host0_mem_start_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch0_host0_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch0_host1_mem_start_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch0_host1_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch0_host1_mem_start_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch0_host1_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_STAT.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_STATr_OFFSET,r._cmic_cmc1_ccmdma_ch0_stat)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_STATr_OFFSET,r._cmic_cmc1_ccmdma_ch0_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH0_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH0_TM_CONTROL.
 */
#define READ_CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch0_tm_control)
#define WRITE_CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch0_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_CFG.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_CFGr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cfg)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_CFGr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cur_host0_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cur_host0_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cur_host0_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cur_host0_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cur_host1_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cur_host1_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cur_host1_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch1_cur_host1_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch1_ecc_control)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch1_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_ECC_STATUS.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr_OFFSET,r._cmic_cmc1_ccmdma_ch1_ecc_status)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr_OFFSET,r._cmic_cmc1_ccmdma_ch1_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccmdma_ch1_ecc_status_clr)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccmdma_ch1_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNT.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccmdma_ch1_entry_count)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccmdma_ch1_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch1_host0_mem_start_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch1_host0_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch1_host0_mem_start_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch1_host0_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch1_host1_mem_start_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch1_host1_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch1_host1_mem_start_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch1_host1_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_STAT.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_STATr_OFFSET,r._cmic_cmc1_ccmdma_ch1_stat)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_STATr_OFFSET,r._cmic_cmc1_ccmdma_ch1_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH1_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH1_TM_CONTROL.
 */
#define READ_CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch1_tm_control)
#define WRITE_CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch1_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_CFG.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_CFGr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cfg)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_CFGr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cur_host0_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cur_host0_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cur_host0_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cur_host0_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cur_host1_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cur_host1_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cur_host1_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch2_cur_host1_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch2_ecc_control)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch2_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_ECC_STATUS.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr_OFFSET,r._cmic_cmc1_ccmdma_ch2_ecc_status)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr_OFFSET,r._cmic_cmc1_ccmdma_ch2_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccmdma_ch2_ecc_status_clr)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccmdma_ch2_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNT.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccmdma_ch2_entry_count)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccmdma_ch2_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch2_host0_mem_start_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch2_host0_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch2_host0_mem_start_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch2_host0_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch2_host1_mem_start_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch2_host1_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch2_host1_mem_start_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch2_host1_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_STAT.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_STATr_OFFSET,r._cmic_cmc1_ccmdma_ch2_stat)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_STATr_OFFSET,r._cmic_cmc1_ccmdma_ch2_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH2_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH2_TM_CONTROL.
 */
#define READ_CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch2_tm_control)
#define WRITE_CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch2_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_CFG.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_CFGr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cfg)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_CFGr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cur_host0_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cur_host0_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cur_host0_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cur_host0_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cur_host1_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cur_host1_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cur_host1_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch3_cur_host1_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch3_ecc_control)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch3_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_ECC_STATUS.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr_OFFSET,r._cmic_cmc1_ccmdma_ch3_ecc_status)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr_OFFSET,r._cmic_cmc1_ccmdma_ch3_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccmdma_ch3_ecc_status_clr)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccmdma_ch3_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNT.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccmdma_ch3_entry_count)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccmdma_ch3_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch3_host0_mem_start_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch3_host0_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch3_host0_mem_start_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch3_host0_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch3_host1_mem_start_addr_hi)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr_OFFSET,r._cmic_cmc1_ccmdma_ch3_host1_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch3_host1_mem_start_addr_lo)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr_OFFSET,r._cmic_cmc1_ccmdma_ch3_host1_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_STAT.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_STATr_OFFSET,r._cmic_cmc1_ccmdma_ch3_stat)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_STATr_OFFSET,r._cmic_cmc1_ccmdma_ch3_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_CH3_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_CH3_TM_CONTROL.
 */
#define READ_CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch3_tm_control)
#define WRITE_CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr_OFFSET,r._cmic_cmc1_ccmdma_ch3_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch0_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch0_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch0_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch0_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_CTRL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch0_ctrl)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch0_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch0_curr_desc_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch0_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch0_curr_desc_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch0_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch0_debug_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch0_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch0_debug_sm_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch0_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch0_debug_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch0_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_count_req)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_count_rx)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_count_status_wr)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_halt_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_halt_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_mem_ecc_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_mem_ecc_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_mem_tm_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch0_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_INTR_COAL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch0_intr_coal)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch0_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch0_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch0_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch0_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch0_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch0_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch0_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch0_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch0_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH0_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH0_STAT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH0_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH0_STATr_OFFSET,r._cmic_cmc1_pktdma_ch0_stat)
#define WRITE_CMIC_CMC1_PKTDMA_CH0_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH0_STATr_OFFSET,r._cmic_cmc1_pktdma_ch0_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH0_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch1_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch1_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch1_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch1_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_CTRL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch1_ctrl)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch1_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch1_curr_desc_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch1_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch1_curr_desc_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch1_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch1_debug_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch1_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch1_debug_sm_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch1_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch1_debug_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch1_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_count_req)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_count_rx)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_count_status_wr)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_halt_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_halt_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_mem_ecc_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_mem_ecc_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_mem_tm_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch1_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_INTR_COAL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch1_intr_coal)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch1_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch1_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch1_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch1_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch1_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch1_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch1_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch1_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch1_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH1_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH1_STAT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH1_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH1_STATr_OFFSET,r._cmic_cmc1_pktdma_ch1_stat)
#define WRITE_CMIC_CMC1_PKTDMA_CH1_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH1_STATr_OFFSET,r._cmic_cmc1_pktdma_ch1_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH1_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch2_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch2_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch2_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch2_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_CTRL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch2_ctrl)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch2_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch2_curr_desc_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch2_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch2_curr_desc_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch2_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch2_debug_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch2_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch2_debug_sm_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch2_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch2_debug_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch2_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_count_req)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_count_rx)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_count_status_wr)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_halt_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_halt_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_mem_ecc_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_mem_ecc_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_mem_tm_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch2_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_INTR_COAL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch2_intr_coal)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch2_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch2_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch2_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch2_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch2_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch2_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch2_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch2_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch2_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH2_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH2_STAT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH2_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH2_STATr_OFFSET,r._cmic_cmc1_pktdma_ch2_stat)
#define WRITE_CMIC_CMC1_PKTDMA_CH2_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH2_STATr_OFFSET,r._cmic_cmc1_pktdma_ch2_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH2_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch3_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch3_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch3_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch3_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_CTRL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch3_ctrl)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch3_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch3_curr_desc_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch3_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch3_curr_desc_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch3_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch3_debug_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch3_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch3_debug_sm_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch3_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch3_debug_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch3_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_count_req)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_count_rx)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_count_status_wr)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_halt_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_halt_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_mem_ecc_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_mem_ecc_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_mem_tm_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch3_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_INTR_COAL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch3_intr_coal)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch3_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch3_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch3_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch3_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch3_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch3_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch3_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch3_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch3_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH3_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH3_STAT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH3_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH3_STATr_OFFSET,r._cmic_cmc1_pktdma_ch3_stat)
#define WRITE_CMIC_CMC1_PKTDMA_CH3_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH3_STATr_OFFSET,r._cmic_cmc1_pktdma_ch3_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH3_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch4_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch4_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch4_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch4_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_CTRL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch4_ctrl)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch4_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch4_curr_desc_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch4_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch4_curr_desc_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch4_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch4_debug_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch4_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch4_debug_sm_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch4_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch4_debug_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch4_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_count_req)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_count_rx)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_count_status_wr)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_halt_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_halt_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_mem_ecc_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_mem_ecc_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_mem_tm_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch4_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_INTR_COAL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch4_intr_coal)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch4_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch4_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch4_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch4_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch4_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch4_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch4_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch4_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch4_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH4_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH4_STAT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH4_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH4_STATr_OFFSET,r._cmic_cmc1_pktdma_ch4_stat)
#define WRITE_CMIC_CMC1_PKTDMA_CH4_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH4_STATr_OFFSET,r._cmic_cmc1_pktdma_ch4_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH4_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch5_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch5_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch5_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch5_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_CTRL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch5_ctrl)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch5_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch5_curr_desc_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch5_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch5_curr_desc_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch5_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch5_debug_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch5_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch5_debug_sm_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch5_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch5_debug_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch5_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_count_req)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_count_rx)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_count_status_wr)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_halt_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_halt_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_mem_ecc_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_mem_ecc_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_mem_tm_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch5_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_INTR_COAL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch5_intr_coal)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch5_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch5_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch5_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch5_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch5_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch5_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch5_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch5_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch5_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH5_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH5_STAT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH5_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH5_STATr_OFFSET,r._cmic_cmc1_pktdma_ch5_stat)
#define WRITE_CMIC_CMC1_PKTDMA_CH5_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH5_STATr_OFFSET,r._cmic_cmc1_pktdma_ch5_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH5_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch6_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch6_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch6_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch6_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_CTRL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch6_ctrl)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch6_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch6_curr_desc_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch6_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch6_curr_desc_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch6_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch6_debug_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch6_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch6_debug_sm_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch6_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch6_debug_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch6_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_count_req)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_count_rx)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_count_status_wr)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_halt_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_halt_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_mem_ecc_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_mem_ecc_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_mem_tm_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch6_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_INTR_COAL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch6_intr_coal)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch6_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch6_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch6_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch6_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch6_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch6_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch6_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch6_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch6_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH6_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH6_STAT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH6_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH6_STATr_OFFSET,r._cmic_cmc1_pktdma_ch6_stat)
#define WRITE_CMIC_CMC1_PKTDMA_CH6_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH6_STATr_OFFSET,r._cmic_cmc1_pktdma_ch6_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH6_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch7_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_pktdma_ch7_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch7_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_pktdma_ch7_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_CTRL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch7_ctrl)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_CTRLr_OFFSET,r._cmic_cmc1_pktdma_ch7_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch7_curr_desc_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr_OFFSET,r._cmic_cmc1_pktdma_ch7_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch7_curr_desc_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr_OFFSET,r._cmic_cmc1_pktdma_ch7_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch7_debug_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch7_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch7_debug_sm_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch7_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch7_debug_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch7_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_count_req)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_count_rx)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_count_status_wr)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_halt_addr_hi)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_halt_addr_lo)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_mem_ecc_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_mem_ecc_status)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_mem_tm_control)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr_OFFSET,r._cmic_cmc1_pktdma_ch7_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_INTR_COAL.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch7_intr_coal)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_INTR_COALr_OFFSET,r._cmic_cmc1_pktdma_ch7_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch7_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch7_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch7_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_cmc1_pktdma_ch7_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch7_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pktdma_ch7_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch7_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_pktdma_ch7_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKTDMA_CH7_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKTDMA_CH7_STAT.
 */
#define READ_CMIC_CMC1_PKTDMA_CH7_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKTDMA_CH7_STATr_OFFSET,r._cmic_cmc1_pktdma_ch7_stat)
#define WRITE_CMIC_CMC1_PKTDMA_CH7_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKTDMA_CH7_STATr_OFFSET,r._cmic_cmc1_pktdma_ch7_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKTDMA_CH7_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_desc_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_desc_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_desc_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_desc_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_ecc_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_ecc_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch0_ecc_status_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch0_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch0_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch0_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_REQUEST_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch0_request_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch0_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch0_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch0_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_tm_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_desc_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_desc_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_desc_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_desc_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_ecc_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_ecc_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch1_ecc_status_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch1_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch1_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch1_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_REQUEST_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch1_request_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch1_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch1_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch1_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_tm_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_desc_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_desc_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_desc_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_desc_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_ecc_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_ecc_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch2_ecc_status_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch2_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch2_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch2_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_REQUEST_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch2_request_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch2_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch2_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch2_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_tm_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch3_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch3_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_desc_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_desc_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_desc_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_desc_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch3_ecc_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch3_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_ecc_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch3_ecc_status_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch3_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch3_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch3_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch3_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_REQUEST_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch3_request_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch3_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch3_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch3_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch3_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH3_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH3_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch3_tm_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch3_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch4_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch4_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_desc_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_desc_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_desc_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_desc_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch4_ecc_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch4_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_ecc_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch4_ecc_status_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch4_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch4_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch4_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch4_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_REQUEST_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch4_request_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch4_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch4_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch4_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch4_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH4_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH4_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch4_tm_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch4_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch5_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch5_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_desc_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_desc_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_desc_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_desc_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch5_ecc_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch5_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_ecc_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch5_ecc_status_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch5_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch5_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch5_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch5_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_REQUEST_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch5_request_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch5_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch5_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch5_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch5_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH5_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH5_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch5_tm_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch5_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch6_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch6_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_desc_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_desc_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_desc_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_desc_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch6_ecc_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch6_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_ecc_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch6_ecc_status_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch6_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch6_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch6_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch6_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_REQUEST_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch6_request_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch6_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch6_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch6_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch6_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH6_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH6_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch6_tm_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch6_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch7_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch7_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_desc_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_desc_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_desc_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_desc_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch7_ecc_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch7_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_ecc_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch7_ecc_status_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch7_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_hostmem_start_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_hostmem_start_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch7_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch7_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch7_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_REQUEST_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch7_request_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r_OFFSET,r._cmic_cmc1_sbusdma_ch7_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch7_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch7_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch7_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH7_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH7_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch7_tm_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch7_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc1_shared_1bit_ecc_error_status)
#define WRITE_CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc1_shared_1bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_cmc1_shared_1bit_ecc_error_status_enable)
#define WRITE_CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_cmc1_shared_1bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc1_shared_2bit_ecc_error_status)
#define WRITE_CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc1_shared_2bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_cmc1_shared_2bit_ecc_error_status_enable)
#define WRITE_CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_cmc1_shared_2bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TX.
 */
#define READ_CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr_OFFSET,r._cmic_cmc1_shared_axi_ar_count_split_tx)
#define WRITE_CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr_OFFSET,r._cmic_cmc1_shared_axi_ar_count_split_tx)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_AXI_AR_COUNT_TX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_AXI_AR_COUNT_TX.
 */
#define READ_CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr_OFFSET,r._cmic_cmc1_shared_axi_ar_count_tx)
#define WRITE_CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr_OFFSET,r._cmic_cmc1_shared_axi_ar_count_tx)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_AXI_PER_ID_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_AXI_PER_ID_STAT.
 */
#define READ_CMIC_CMC1_SHARED_AXI_PER_ID_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_AXI_PER_ID_STATr_OFFSET,r._cmic_cmc1_shared_axi_per_id_stat)
#define WRITE_CMIC_CMC1_SHARED_AXI_PER_ID_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_AXI_PER_ID_STATr_OFFSET,r._cmic_cmc1_shared_axi_per_id_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_AXI_PER_ID_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_AXI_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_AXI_STAT.
 */
#define READ_CMIC_CMC1_SHARED_AXI_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_AXI_STATr_OFFSET,r._cmic_cmc1_shared_axi_stat)
#define WRITE_CMIC_CMC1_SHARED_AXI_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_AXI_STATr_OFFSET,r._cmic_cmc1_shared_axi_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_AXI_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_ccmdma_read_arb_ctrl)
#define WRITE_CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_ccmdma_read_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_ccmdma_read_axi_map_ctrl)
#define WRITE_CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_ccmdma_read_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_ccmdma_write_arb_ctrl)
#define WRITE_CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_ccmdma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_ccmdma_write_axi_map_ctrl)
#define WRITE_CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_ccmdma_write_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr_OFFSET,r._cmic_cmc1_shared_completion_buf_ecc_control)
#define WRITE_CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr_OFFSET,r._cmic_cmc1_shared_completion_buf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr_OFFSET,r._cmic_cmc1_shared_completion_buf_ecc_status)
#define WRITE_CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr_OFFSET,r._cmic_cmc1_shared_completion_buf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc1_shared_completion_buf_max_flist_entries)
#define WRITE_CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc1_shared_completion_buf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc1_shared_completion_buf_status_num_free_entries)
#define WRITE_CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc1_shared_completion_buf_status_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr_OFFSET,r._cmic_cmc1_shared_completion_buf_tm_control)
#define WRITE_CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr_OFFSET,r._cmic_cmc1_shared_completion_buf_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_CONFIG.
 */
#define READ_CMIC_CMC1_SHARED_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_CONFIGr_OFFSET,r._cmic_cmc1_shared_config)
#define WRITE_CMIC_CMC1_SHARED_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_CONFIGr_OFFSET,r._cmic_cmc1_shared_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT.
 */
#define READ_CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_cmc1_shared_dma_master_read_per_id_outstd_trans_limit)
#define WRITE_CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_cmc1_shared_dma_master_read_per_id_outstd_trans_limit)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT.
 */
#define READ_CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_cmc1_shared_dma_master_total_outstd_trans_limit)
#define WRITE_CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_cmc1_shared_dma_master_total_outstd_trans_limit)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_IRQ_STAT0.
 */
#define READ_CMIC_CMC1_SHARED_IRQ_STAT0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_IRQ_STAT0r_OFFSET,r._cmic_cmc1_shared_irq_stat0)
#define WRITE_CMIC_CMC1_SHARED_IRQ_STAT0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_IRQ_STAT0r_OFFSET,r._cmic_cmc1_shared_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_IRQ_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_IRQ_STAT1.
 */
#define READ_CMIC_CMC1_SHARED_IRQ_STAT1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_IRQ_STAT1r_OFFSET,r._cmic_cmc1_shared_irq_stat1)
#define WRITE_CMIC_CMC1_SHARED_IRQ_STAT1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_IRQ_STAT1r_OFFSET,r._cmic_cmc1_shared_irq_stat1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_IRQ_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_IRQ_STAT_CLR0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_IRQ_STAT_CLR0.
 */
#define READ_CMIC_CMC1_SHARED_IRQ_STAT_CLR0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_IRQ_STAT_CLR0r_OFFSET,r._cmic_cmc1_shared_irq_stat_clr0)
#define WRITE_CMIC_CMC1_SHARED_IRQ_STAT_CLR0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_IRQ_STAT_CLR0r_OFFSET,r._cmic_cmc1_shared_irq_stat_clr0)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_IRQ_STAT_CLR0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_packet_dma_read_arb_ctrl)
#define WRITE_CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_packet_dma_read_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_packet_dma_read_axi_map_ctrl)
#define WRITE_CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_packet_dma_read_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_packet_dma_write_arb_ctrl)
#define WRITE_CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_packet_dma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0.
 */
#define READ_CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r_OFFSET,r._cmic_cmc1_shared_packet_dma_write_axi_map_ctrl0)
#define WRITE_CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r_OFFSET,r._cmic_cmc1_shared_packet_dma_write_axi_map_ctrl0)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1.
 */
#define READ_CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r_OFFSET,r._cmic_cmc1_shared_packet_dma_write_axi_map_ctrl1)
#define WRITE_CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r_OFFSET,r._cmic_cmc1_shared_packet_dma_write_axi_map_ctrl1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_shared_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_shared_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERR.
 */
#define READ_CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr_OFFSET,r._cmic_cmc1_shared_pkt_count_rxpkt_err)
#define WRITE_CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr_OFFSET,r._cmic_cmc1_shared_pkt_count_rxpkt_err)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_shared_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_shared_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERR.
 */
#define READ_CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr_OFFSET,r._cmic_cmc1_shared_pkt_count_txpkt_err)
#define WRITE_CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr_OFFSET,r._cmic_cmc1_shared_pkt_count_txpkt_err)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0.
 */
#define READ_CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc1_shared_programmable_cos_mask0)
#define WRITE_CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc1_shared_programmable_cos_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1.
 */
#define READ_CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc1_shared_programmable_cos_mask1)
#define WRITE_CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc1_shared_programmable_cos_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOC.
 */
#define READ_CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET,r._cmic_cmc1_shared_rxbuf_block_databuf_alloc)
#define WRITE_CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET,r._cmic_cmc1_shared_rxbuf_block_databuf_alloc)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_RXBUF_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_RXBUF_CONFIG.
 */
#define READ_CMIC_CMC1_SHARED_RXBUF_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_RXBUF_CONFIGr_OFFSET,r._cmic_cmc1_shared_rxbuf_config)
#define WRITE_CMIC_CMC1_SHARED_RXBUF_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_RXBUF_CONFIGr_OFFSET,r._cmic_cmc1_shared_rxbuf_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_RXBUF_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc1_shared_rxbuf_databuf_max_flist_entries)
#define WRITE_CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc1_shared_rxbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc1_shared_rxbuf_databuf_num_free_entries)
#define WRITE_CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc1_shared_rxbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_RXBUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_RXBUF_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr_OFFSET,r._cmic_cmc1_shared_rxbuf_ecc_control)
#define WRITE_CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr_OFFSET,r._cmic_cmc1_shared_rxbuf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_RXBUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_RXBUF_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr_OFFSET,r._cmic_cmc1_shared_rxbuf_ecc_status)
#define WRITE_CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr_OFFSET,r._cmic_cmc1_shared_rxbuf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_shared_rxbuf_ecc_status_clr)
#define WRITE_CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_shared_rxbuf_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_shared_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_shared_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_RXBUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_RXBUF_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr_OFFSET,r._cmic_cmc1_shared_rxbuf_tm_control)
#define WRITE_CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr_OFFSET,r._cmic_cmc1_shared_rxbuf_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_sbus_dma_read_arb_ctrl)
#define WRITE_CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_sbus_dma_read_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_sbus_dma_read_axi_map_ctrl)
#define WRITE_CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_sbus_dma_read_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_sbus_dma_write_arb_ctrl)
#define WRITE_CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_sbus_dma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_sbus_dma_write_axi_map_ctrl)
#define WRITE_CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_cmc1_shared_sbus_dma_write_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc1_shared_txbuf_databuf_max_flist_entries)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_cmc1_shared_txbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc1_shared_txbuf_databuf_num_free_entries)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_cmc1_shared_txbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_DEBUG.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_DEBUGr_OFFSET,r._cmic_cmc1_shared_txbuf_debug)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_DEBUGr_OFFSET,r._cmic_cmc1_shared_txbuf_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_ECC_CONTROL.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr_OFFSET,r._cmic_cmc1_shared_txbuf_ecc_control)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr_OFFSET,r._cmic_cmc1_shared_txbuf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_ECC_STATUS.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr_OFFSET,r._cmic_cmc1_shared_txbuf_ecc_status)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr_OFFSET,r._cmic_cmc1_shared_txbuf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_shared_txbuf_ecc_status_clr)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_cmc1_shared_txbuf_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITS.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr_OFFSET,r._cmic_cmc1_shared_txbuf_max_buf_limits)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr_OFFSET,r._cmic_cmc1_shared_txbuf_max_buf_limits)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITS.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr_OFFSET,r._cmic_cmc1_shared_txbuf_min_buf_limits)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr_OFFSET,r._cmic_cmc1_shared_txbuf_min_buf_limits)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_shared_txbuf_rd_threshold_config)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_shared_txbuf_rd_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRL.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_txbuf_rd_wrr_arb_ctrl)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr_OFFSET,r._cmic_cmc1_shared_txbuf_rd_wrr_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNT.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr_OFFSET,r._cmic_cmc1_shared_txbuf_slice0_pkt_cnt)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr_OFFSET,r._cmic_cmc1_shared_txbuf_slice0_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNT.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr_OFFSET,r._cmic_cmc1_shared_txbuf_slice1_pkt_cnt)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr_OFFSET,r._cmic_cmc1_shared_txbuf_slice1_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNT.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr_OFFSET,r._cmic_cmc1_shared_txbuf_slice2_pkt_cnt)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr_OFFSET,r._cmic_cmc1_shared_txbuf_slice2_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNT.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr_OFFSET,r._cmic_cmc1_shared_txbuf_slice3_pkt_cnt)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr_OFFSET,r._cmic_cmc1_shared_txbuf_slice3_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SHARED_TXBUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SHARED_TXBUF_TM_CONTROL.
 */
#define READ_CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr_OFFSET,r._cmic_cmc1_shared_txbuf_tm_control)
#define WRITE_CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr_OFFSET,r._cmic_cmc1_shared_txbuf_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_CFG.
 */
#define READ_CMIC_CMC_CCMDMA_CFGr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_CFGr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cfg)
#define WRITE_CMIC_CMC_CCMDMA_CFGr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_CFGr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_HI.
 */
#define READ_CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cur_host0_addr_hi)
#define WRITE_CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cur_host0_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_LO.
 */
#define READ_CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cur_host0_addr_lo)
#define WRITE_CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cur_host0_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_CUR_HOST0_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_HI.
 */
#define READ_CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cur_host1_addr_hi)
#define WRITE_CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cur_host1_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_LO.
 */
#define READ_CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cur_host1_addr_lo)
#define WRITE_CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_cur_host1_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_CUR_HOST1_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_ECC_CONTROL.
 */
#define READ_CMIC_CMC_CCMDMA_ECC_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_ECC_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_ecc_control)
#define WRITE_CMIC_CMC_CCMDMA_ECC_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_ECC_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_ECC_STATUS.
 */
#define READ_CMIC_CMC_CCMDMA_ECC_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_ECC_STATUSr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_ecc_status)
#define WRITE_CMIC_CMC_CCMDMA_ECC_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_ECC_STATUSr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC_CCMDMA_ECC_STATUS_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_ECC_STATUS_CLRr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_ecc_status_clr)
#define WRITE_CMIC_CMC_CCMDMA_ECC_STATUS_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_ECC_STATUS_CLRr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_ENTRY_COUNT.
 */
#define READ_CMIC_CMC_CCMDMA_ENTRY_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_ENTRY_COUNTr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_entry_count)
#define WRITE_CMIC_CMC_CCMDMA_ENTRY_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_ENTRY_COUNTr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_host0_mem_start_addr_hi)
#define WRITE_CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_host0_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_host0_mem_start_addr_lo)
#define WRITE_CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_host0_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_HOST0_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_HI.
 */
#define READ_CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_host1_mem_start_addr_hi)
#define WRITE_CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_host1_mem_start_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_LO.
 */
#define READ_CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_host1_mem_start_addr_lo)
#define WRITE_CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_host1_mem_start_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_HOST1_MEM_START_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_STAT.
 */
#define READ_CMIC_CMC_CCMDMA_STATr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_STATr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_stat)
#define WRITE_CMIC_CMC_CCMDMA_STATr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_STATr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_TM_CONTROL.
 */
#define READ_CMIC_CMC_CCMDMA_TM_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_TM_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_tm_control)
#define WRITE_CMIC_CMC_CCMDMA_TM_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_TM_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_ccmdma_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC_PKTDMA_COS_CTRL_RX_0r(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_COS_CTRL_RX_0r_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC_PKTDMA_COS_CTRL_RX_0r(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_COS_CTRL_RX_0r_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC_PKTDMA_COS_CTRL_RX_1r(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_COS_CTRL_RX_1r_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC_PKTDMA_COS_CTRL_RX_1r(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_COS_CTRL_RX_1r_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_CTRL.
 */
#define READ_CMIC_CMC_PKTDMA_CTRLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_CTRLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_ctrl)
#define WRITE_CMIC_CMC_PKTDMA_CTRLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_CTRLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_CURR_DESC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_CURR_DESC_HI.
 */
#define READ_CMIC_CMC_PKTDMA_CURR_DESC_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_CURR_DESC_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_curr_desc_hi)
#define WRITE_CMIC_CMC_PKTDMA_CURR_DESC_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_CURR_DESC_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_curr_desc_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_CURR_DESC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_CURR_DESC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_CURR_DESC_LO.
 */
#define READ_CMIC_CMC_PKTDMA_CURR_DESC_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_CURR_DESC_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_curr_desc_lo)
#define WRITE_CMIC_CMC_PKTDMA_CURR_DESC_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_CURR_DESC_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_curr_desc_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_CURR_DESC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DEBUG_CONTROL.
 */
#define READ_CMIC_CMC_PKTDMA_DEBUG_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DEBUG_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_debug_control)
#define WRITE_CMIC_CMC_PKTDMA_DEBUG_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DEBUG_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_debug_control)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DEBUG_SM_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DEBUG_SM_STATUS.
 */
#define READ_CMIC_CMC_PKTDMA_DEBUG_SM_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DEBUG_SM_STATUSr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_debug_sm_status)
#define WRITE_CMIC_CMC_PKTDMA_DEBUG_SM_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DEBUG_SM_STATUSr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_debug_sm_status)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DEBUG_SM_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DEBUG_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DEBUG_STATUS.
 */
#define READ_CMIC_CMC_PKTDMA_DEBUG_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DEBUG_STATUSr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_debug_status)
#define WRITE_CMIC_CMC_PKTDMA_DEBUG_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DEBUG_STATUSr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_debug_status)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DEBUG_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_ADDR_HI.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_addr_hi)
#define WRITE_CMIC_CMC_PKTDMA_DESC_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_ADDR_LO.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_addr_lo)
#define WRITE_CMIC_CMC_PKTDMA_DESC_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_COUNT_REQ
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_COUNT_REQ.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_COUNT_REQr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_COUNT_REQr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_count_req)
#define WRITE_CMIC_CMC_PKTDMA_DESC_COUNT_REQr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_COUNT_REQr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_count_req)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_COUNT_REQr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_COUNT_RX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_COUNT_RX.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_COUNT_RXr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_COUNT_RXr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_count_rx)
#define WRITE_CMIC_CMC_PKTDMA_DESC_COUNT_RXr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_COUNT_RXr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_count_rx)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_COUNT_RXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_COUNT_STATUS_WR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_COUNT_STATUS_WR.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_COUNT_STATUS_WRr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_COUNT_STATUS_WRr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_count_status_wr)
#define WRITE_CMIC_CMC_PKTDMA_DESC_COUNT_STATUS_WRr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_COUNT_STATUS_WRr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_count_status_wr)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_COUNT_STATUS_WRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_HALT_ADDR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_HALT_ADDR_HI.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_HALT_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_HALT_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_halt_addr_hi)
#define WRITE_CMIC_CMC_PKTDMA_DESC_HALT_ADDR_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_HALT_ADDR_HIr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_halt_addr_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_HALT_ADDR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_HALT_ADDR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_HALT_ADDR_LO.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_HALT_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_HALT_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_halt_addr_lo)
#define WRITE_CMIC_CMC_PKTDMA_DESC_HALT_ADDR_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_HALT_ADDR_LOr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_halt_addr_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_HALT_ADDR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_MEM_ECC_CONTROL.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_MEM_ECC_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_MEM_ECC_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_mem_ecc_control)
#define WRITE_CMIC_CMC_PKTDMA_DESC_MEM_ECC_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_MEM_ECC_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_MEM_ECC_STATUS.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_MEM_ECC_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_MEM_ECC_STATUSr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_mem_ecc_status)
#define WRITE_CMIC_CMC_PKTDMA_DESC_MEM_ECC_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_MEM_ECC_STATUSr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_DESC_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_DESC_MEM_TM_CONTROL.
 */
#define READ_CMIC_CMC_PKTDMA_DESC_MEM_TM_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_DESC_MEM_TM_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_mem_tm_control)
#define WRITE_CMIC_CMC_PKTDMA_DESC_MEM_TM_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_DESC_MEM_TM_CONTROLr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_desc_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_DESC_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_INTR_COAL.
 */
#define READ_CMIC_CMC_PKTDMA_INTR_COALr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_INTR_COALr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_intr_coal)
#define WRITE_CMIC_CMC_PKTDMA_INTR_COALr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_INTR_COALr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC_PKTDMA_PKT_COUNT_RXPKTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_PKT_COUNT_RXPKTr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_pkt_count_rxpkt)
#define WRITE_CMIC_CMC_PKTDMA_PKT_COUNT_RXPKTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_PKT_COUNT_RXPKTr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_CMC_PKTDMA_PKT_COUNT_RXPKT_DROPr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_PKT_COUNT_RXPKT_DROPr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_pkt_count_rxpkt_drop)
#define WRITE_CMIC_CMC_PKTDMA_PKT_COUNT_RXPKT_DROPr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_PKT_COUNT_RXPKT_DROPr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC_PKTDMA_PKT_COUNT_TXPKTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_PKT_COUNT_TXPKTr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_pkt_count_txpkt)
#define WRITE_CMIC_CMC_PKTDMA_PKT_COUNT_TXPKTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_PKT_COUNT_TXPKTr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC_PKTDMA_RXBUF_THRESHOLD_CONFIGr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_rxbuf_threshold_config)
#define WRITE_CMIC_CMC_PKTDMA_RXBUF_THRESHOLD_CONFIGr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKTDMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKTDMA_STAT.
 */
#define READ_CMIC_CMC_PKTDMA_STATr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKTDMA_STATr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_stat)
#define WRITE_CMIC_CMC_PKTDMA_STATr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKTDMA_STATr_OFFSET+(0x80*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_pktdma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC_PKTDMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CONTROL.
 */
#define READ_CMIC_CMC_SBUSDMA_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CONTROLr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_control)
#define WRITE_CMIC_CMC_SBUSDMA_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CONTROLr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_COUNT.
 */
#define READ_CMIC_CMC_SBUSDMA_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_COUNTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_count)
#define WRITE_CMIC_CMC_SBUSDMA_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_COUNTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_count)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_HI.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_desc_address_hi)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_desc_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_LO.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_desc_address_lo)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_desc_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_HI.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_hostmem_address_hi)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_hostmem_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_LO.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_hostmem_address_lo)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_hostmem_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_hostmem_start_address_hi)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_hostmem_start_address_lo)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbus_address)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_desc_start_address_hi)
#define WRITE_CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_desc_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_desc_start_address_lo)
#define WRITE_CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_desc_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_DESC_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_ECC_CONTROL.
 */
#define READ_CMIC_CMC_SBUSDMA_ECC_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_ECC_CONTROLr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_ecc_control)
#define WRITE_CMIC_CMC_SBUSDMA_ECC_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_ECC_CONTROLr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_ECC_STATUS.
 */
#define READ_CMIC_CMC_SBUSDMA_ECC_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_ECC_STATUSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_ecc_status)
#define WRITE_CMIC_CMC_SBUSDMA_ECC_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_ECC_STATUSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC_SBUSDMA_ECC_STATUS_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_ECC_STATUS_CLRr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_ecc_status_clr)
#define WRITE_CMIC_CMC_SBUSDMA_ECC_STATUS_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_ECC_STATUS_CLRr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_hostmem_start_address_hi)
#define WRITE_CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_hostmem_start_address_lo)
#define WRITE_CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_ITER_COUNT.
 */
#define READ_CMIC_CMC_SBUSDMA_ITER_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_ITER_COUNTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_iter_count)
#define WRITE_CMIC_CMC_SBUSDMA_ITER_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_ITER_COUNTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_OPCODE.
 */
#define READ_CMIC_CMC_SBUSDMA_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_OPCODEr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_opcode)
#define WRITE_CMIC_CMC_SBUSDMA_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_OPCODEr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_REQUEST.
 */
#define READ_CMIC_CMC_SBUSDMA_REQUESTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_REQUESTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_request)
#define WRITE_CMIC_CMC_SBUSDMA_REQUESTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_REQUESTr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_request)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_REQUEST_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_REQUEST_1.
 */
#define READ_CMIC_CMC_SBUSDMA_REQUEST_1r(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_REQUEST_1r_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_request_1)
#define WRITE_CMIC_CMC_SBUSDMA_REQUEST_1r(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_REQUEST_1r_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_request_1)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_REQUEST_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_debug)
#define WRITE_CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_debug_clr)
#define WRITE_CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_eccerr_address_hi)
#define WRITE_CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_HIr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_HIr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_eccerr_address_lo)
#define WRITE_CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_LOr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_LOr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbus_start_address)
#define WRITE_CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_STATUS.
 */
#define READ_CMIC_CMC_SBUSDMA_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_STATUSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_status)
#define WRITE_CMIC_CMC_SBUSDMA_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_STATUSr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_status)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_TIMER.
 */
#define READ_CMIC_CMC_SBUSDMA_TIMERr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_TIMERr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_timer)
#define WRITE_CMIC_CMC_SBUSDMA_TIMERr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_TIMERr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_timer)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_TM_CONTROL.
 */
#define READ_CMIC_CMC_SBUSDMA_TM_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_TM_CONTROLr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_tm_control)
#define WRITE_CMIC_CMC_SBUSDMA_TM_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_TM_CONTROLr_OFFSET+(0x100*(_ch))+(0x3000*(_cmc)),r._cmic_cmc_sbusdma_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_1bit_ecc_error_status)
#define WRITE_CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_1bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_1bit_ecc_error_status_enable)
#define WRITE_CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_1bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_2bit_ecc_error_status)
#define WRITE_CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_2bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_2bit_ecc_error_status_enable)
#define WRITE_CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_2bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_AXI_AR_COUNT_SPLIT_TX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_AXI_AR_COUNT_SPLIT_TX.
 */
#define READ_CMIC_CMC_SHARED_AXI_AR_COUNT_SPLIT_TXr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_AXI_AR_COUNT_SPLIT_TXr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_axi_ar_count_split_tx)
#define WRITE_CMIC_CMC_SHARED_AXI_AR_COUNT_SPLIT_TXr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_AXI_AR_COUNT_SPLIT_TXr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_axi_ar_count_split_tx)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_AXI_AR_COUNT_SPLIT_TXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_AXI_AR_COUNT_TX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_AXI_AR_COUNT_TX.
 */
#define READ_CMIC_CMC_SHARED_AXI_AR_COUNT_TXr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_AXI_AR_COUNT_TXr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_axi_ar_count_tx)
#define WRITE_CMIC_CMC_SHARED_AXI_AR_COUNT_TXr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_AXI_AR_COUNT_TXr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_axi_ar_count_tx)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_AXI_AR_COUNT_TXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_AXI_PER_ID_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_AXI_PER_ID_STAT.
 */
#define READ_CMIC_CMC_SHARED_AXI_PER_ID_STATr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_AXI_PER_ID_STATr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_axi_per_id_stat)
#define WRITE_CMIC_CMC_SHARED_AXI_PER_ID_STATr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_AXI_PER_ID_STATr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_axi_per_id_stat)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_AXI_PER_ID_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_AXI_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_AXI_STAT.
 */
#define READ_CMIC_CMC_SHARED_AXI_STATr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_AXI_STATr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_axi_stat)
#define WRITE_CMIC_CMC_SHARED_AXI_STATr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_AXI_STATr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_axi_stat)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_AXI_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_CCMDMA_READ_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_CCMDMA_READ_ARB_CTRL.
 */
#define READ_CMIC_CMC_SHARED_CCMDMA_READ_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_CCMDMA_READ_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_ccmdma_read_arb_ctrl)
#define WRITE_CMIC_CMC_SHARED_CCMDMA_READ_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_CCMDMA_READ_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_ccmdma_read_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_CCMDMA_READ_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_CCMDMA_READ_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_CCMDMA_READ_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC_SHARED_CCMDMA_READ_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_CCMDMA_READ_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_ccmdma_read_axi_map_ctrl)
#define WRITE_CMIC_CMC_SHARED_CCMDMA_READ_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_CCMDMA_READ_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_ccmdma_read_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_CCMDMA_READ_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_CCMDMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_CCMDMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_CMC_SHARED_CCMDMA_WRITE_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_CCMDMA_WRITE_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_ccmdma_write_arb_ctrl)
#define WRITE_CMIC_CMC_SHARED_CCMDMA_WRITE_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_CCMDMA_WRITE_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_ccmdma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_CCMDMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_ccmdma_write_axi_map_ctrl)
#define WRITE_CMIC_CMC_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_ccmdma_write_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_COMPLETION_BUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_COMPLETION_BUF_ECC_CONTROL.
 */
#define READ_CMIC_CMC_SHARED_COMPLETION_BUF_ECC_CONTROLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_COMPLETION_BUF_ECC_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_ecc_control)
#define WRITE_CMIC_CMC_SHARED_COMPLETION_BUF_ECC_CONTROLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_COMPLETION_BUF_ECC_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_COMPLETION_BUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_COMPLETION_BUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_COMPLETION_BUF_ECC_STATUS.
 */
#define READ_CMIC_CMC_SHARED_COMPLETION_BUF_ECC_STATUSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_COMPLETION_BUF_ECC_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_ecc_status)
#define WRITE_CMIC_CMC_SHARED_COMPLETION_BUF_ECC_STATUSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_COMPLETION_BUF_ECC_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_COMPLETION_BUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_CMC_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_max_flist_entries)
#define WRITE_CMIC_CMC_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_CMC_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_status_num_free_entries)
#define WRITE_CMIC_CMC_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_status_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_COMPLETION_BUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_COMPLETION_BUF_TM_CONTROL.
 */
#define READ_CMIC_CMC_SHARED_COMPLETION_BUF_TM_CONTROLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_COMPLETION_BUF_TM_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_tm_control)
#define WRITE_CMIC_CMC_SHARED_COMPLETION_BUF_TM_CONTROLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_COMPLETION_BUF_TM_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_completion_buf_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_COMPLETION_BUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_CONFIG.
 */
#define READ_CMIC_CMC_SHARED_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_CONFIGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_config)
#define WRITE_CMIC_CMC_SHARED_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_CONFIGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_config)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT.
 */
#define READ_CMIC_CMC_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_dma_master_read_per_id_outstd_trans_limit)
#define WRITE_CMIC_CMC_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_dma_master_read_per_id_outstd_trans_limit)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT.
 */
#define READ_CMIC_CMC_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_dma_master_total_outstd_trans_limit)
#define WRITE_CMIC_CMC_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_dma_master_total_outstd_trans_limit)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_IRQ_STAT0.
 */
#define READ_CMIC_CMC_SHARED_IRQ_STAT0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_IRQ_STAT0r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_irq_stat0)
#define WRITE_CMIC_CMC_SHARED_IRQ_STAT0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_IRQ_STAT0r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_IRQ_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_IRQ_STAT1.
 */
#define READ_CMIC_CMC_SHARED_IRQ_STAT1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_IRQ_STAT1r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_irq_stat1)
#define WRITE_CMIC_CMC_SHARED_IRQ_STAT1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_IRQ_STAT1r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_irq_stat1)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_IRQ_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_IRQ_STAT_CLR0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_IRQ_STAT_CLR0.
 */
#define READ_CMIC_CMC_SHARED_IRQ_STAT_CLR0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_IRQ_STAT_CLR0r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_irq_stat_clr0)
#define WRITE_CMIC_CMC_SHARED_IRQ_STAT_CLR0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_IRQ_STAT_CLR0r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_irq_stat_clr0)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_IRQ_STAT_CLR0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PACKET_DMA_READ_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PACKET_DMA_READ_ARB_CTRL.
 */
#define READ_CMIC_CMC_SHARED_PACKET_DMA_READ_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PACKET_DMA_READ_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_read_arb_ctrl)
#define WRITE_CMIC_CMC_SHARED_PACKET_DMA_READ_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PACKET_DMA_READ_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_read_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PACKET_DMA_READ_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_read_axi_map_ctrl)
#define WRITE_CMIC_CMC_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_read_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PACKET_DMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PACKET_DMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_CMC_SHARED_PACKET_DMA_WRITE_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PACKET_DMA_WRITE_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_write_arb_ctrl)
#define WRITE_CMIC_CMC_SHARED_PACKET_DMA_WRITE_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PACKET_DMA_WRITE_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PACKET_DMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0.
 */
#define READ_CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_write_axi_map_ctrl0)
#define WRITE_CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_write_axi_map_ctrl0)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1.
 */
#define READ_CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_write_axi_map_ctrl1)
#define WRITE_CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_packet_dma_write_axi_map_ctrl1)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC_SHARED_PKT_COUNT_RXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PKT_COUNT_RXPKTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_pkt_count_rxpkt)
#define WRITE_CMIC_CMC_SHARED_PKT_COUNT_RXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PKT_COUNT_RXPKTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PKT_COUNT_RXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PKT_COUNT_RXPKT_ERR.
 */
#define READ_CMIC_CMC_SHARED_PKT_COUNT_RXPKT_ERRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PKT_COUNT_RXPKT_ERRr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_pkt_count_rxpkt_err)
#define WRITE_CMIC_CMC_SHARED_PKT_COUNT_RXPKT_ERRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PKT_COUNT_RXPKT_ERRr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_pkt_count_rxpkt_err)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PKT_COUNT_RXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC_SHARED_PKT_COUNT_TXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PKT_COUNT_TXPKTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_pkt_count_txpkt)
#define WRITE_CMIC_CMC_SHARED_PKT_COUNT_TXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PKT_COUNT_TXPKTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PKT_COUNT_TXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PKT_COUNT_TXPKT_ERR.
 */
#define READ_CMIC_CMC_SHARED_PKT_COUNT_TXPKT_ERRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PKT_COUNT_TXPKT_ERRr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_pkt_count_txpkt_err)
#define WRITE_CMIC_CMC_SHARED_PKT_COUNT_TXPKT_ERRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PKT_COUNT_TXPKT_ERRr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_pkt_count_txpkt_err)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PKT_COUNT_TXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK0.
 */
#define READ_CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK0r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_programmable_cos_mask0)
#define WRITE_CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK0r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_programmable_cos_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK1.
 */
#define READ_CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK1r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_programmable_cos_mask1)
#define WRITE_CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK1r_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_programmable_cos_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_PROGRAMMABLE_COS_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_RXBUF_BLOCK_DATABUF_ALLOC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_RXBUF_BLOCK_DATABUF_ALLOC.
 */
#define READ_CMIC_CMC_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_block_databuf_alloc)
#define WRITE_CMIC_CMC_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_block_databuf_alloc)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_RXBUF_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_RXBUF_CONFIG.
 */
#define READ_CMIC_CMC_SHARED_RXBUF_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_RXBUF_CONFIGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_config)
#define WRITE_CMIC_CMC_SHARED_RXBUF_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_RXBUF_CONFIGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_config)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_RXBUF_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_CMC_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_databuf_max_flist_entries)
#define WRITE_CMIC_CMC_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_CMC_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_databuf_num_free_entries)
#define WRITE_CMIC_CMC_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_RXBUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_RXBUF_ECC_CONTROL.
 */
#define READ_CMIC_CMC_SHARED_RXBUF_ECC_CONTROLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_RXBUF_ECC_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_ecc_control)
#define WRITE_CMIC_CMC_SHARED_RXBUF_ECC_CONTROLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_RXBUF_ECC_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_RXBUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_RXBUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_RXBUF_ECC_STATUS.
 */
#define READ_CMIC_CMC_SHARED_RXBUF_ECC_STATUSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_RXBUF_ECC_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_ecc_status)
#define WRITE_CMIC_CMC_SHARED_RXBUF_ECC_STATUSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_RXBUF_ECC_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_RXBUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_RXBUF_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_RXBUF_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC_SHARED_RXBUF_ECC_STATUS_CLRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_RXBUF_ECC_STATUS_CLRr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_ecc_status_clr)
#define WRITE_CMIC_CMC_SHARED_RXBUF_ECC_STATUS_CLRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_RXBUF_ECC_STATUS_CLRr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_RXBUF_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC_SHARED_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_threshold_config)
#define WRITE_CMIC_CMC_SHARED_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_RXBUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_RXBUF_TM_CONTROL.
 */
#define READ_CMIC_CMC_SHARED_RXBUF_TM_CONTROLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_RXBUF_TM_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_tm_control)
#define WRITE_CMIC_CMC_SHARED_RXBUF_TM_CONTROLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_RXBUF_TM_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_rxbuf_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_RXBUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_SBUS_DMA_READ_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_SBUS_DMA_READ_ARB_CTRL.
 */
#define READ_CMIC_CMC_SHARED_SBUS_DMA_READ_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_SBUS_DMA_READ_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_sbus_dma_read_arb_ctrl)
#define WRITE_CMIC_CMC_SHARED_SBUS_DMA_READ_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_SBUS_DMA_READ_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_sbus_dma_read_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_SBUS_DMA_READ_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_sbus_dma_read_axi_map_ctrl)
#define WRITE_CMIC_CMC_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_sbus_dma_read_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_SBUS_DMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_SBUS_DMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_CMC_SHARED_SBUS_DMA_WRITE_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_SBUS_DMA_WRITE_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_sbus_dma_write_arb_ctrl)
#define WRITE_CMIC_CMC_SHARED_SBUS_DMA_WRITE_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_SBUS_DMA_WRITE_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_sbus_dma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_SBUS_DMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL.
 */
#define READ_CMIC_CMC_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_sbus_dma_write_axi_map_ctrl)
#define WRITE_CMIC_CMC_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_sbus_dma_write_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_databuf_max_flist_entries)
#define WRITE_CMIC_CMC_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_databuf_num_free_entries)
#define WRITE_CMIC_CMC_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_DEBUG.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_DEBUGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_DEBUGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_debug)
#define WRITE_CMIC_CMC_SHARED_TXBUF_DEBUGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_DEBUGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_debug)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_ECC_CONTROL.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_ECC_CONTROLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_ECC_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_ecc_control)
#define WRITE_CMIC_CMC_SHARED_TXBUF_ECC_CONTROLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_ECC_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_ECC_STATUS.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_ECC_STATUSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_ECC_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_ecc_status)
#define WRITE_CMIC_CMC_SHARED_TXBUF_ECC_STATUSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_ECC_STATUSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_ECC_STATUS_CLR.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_ECC_STATUS_CLRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_ECC_STATUS_CLRr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_ecc_status_clr)
#define WRITE_CMIC_CMC_SHARED_TXBUF_ECC_STATUS_CLRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_ECC_STATUS_CLRr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_MAX_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_MAX_BUF_LIMITS.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_MAX_BUF_LIMITSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_MAX_BUF_LIMITSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_max_buf_limits)
#define WRITE_CMIC_CMC_SHARED_TXBUF_MAX_BUF_LIMITSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_MAX_BUF_LIMITSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_max_buf_limits)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_MAX_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_MIN_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_MIN_BUF_LIMITS.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_MIN_BUF_LIMITSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_MIN_BUF_LIMITSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_min_buf_limits)
#define WRITE_CMIC_CMC_SHARED_TXBUF_MIN_BUF_LIMITSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_MIN_BUF_LIMITSr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_min_buf_limits)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_MIN_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_RD_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_RD_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_RD_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_RD_THRESHOLD_CONFIGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_rd_threshold_config)
#define WRITE_CMIC_CMC_SHARED_TXBUF_RD_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_RD_THRESHOLD_CONFIGr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_rd_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_RD_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_RD_WRR_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_RD_WRR_ARB_CTRL.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_RD_WRR_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_RD_WRR_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_rd_wrr_arb_ctrl)
#define WRITE_CMIC_CMC_SHARED_TXBUF_RD_WRR_ARB_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_RD_WRR_ARB_CTRLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_rd_wrr_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_RD_WRR_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_SLICE0_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_SLICE0_PKT_CNT.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_SLICE0_PKT_CNTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_SLICE0_PKT_CNTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_slice0_pkt_cnt)
#define WRITE_CMIC_CMC_SHARED_TXBUF_SLICE0_PKT_CNTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_SLICE0_PKT_CNTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_slice0_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_SLICE0_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_SLICE1_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_SLICE1_PKT_CNT.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_SLICE1_PKT_CNTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_SLICE1_PKT_CNTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_slice1_pkt_cnt)
#define WRITE_CMIC_CMC_SHARED_TXBUF_SLICE1_PKT_CNTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_SLICE1_PKT_CNTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_slice1_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_SLICE1_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_SLICE2_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_SLICE2_PKT_CNT.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_SLICE2_PKT_CNTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_SLICE2_PKT_CNTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_slice2_pkt_cnt)
#define WRITE_CMIC_CMC_SHARED_TXBUF_SLICE2_PKT_CNTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_SLICE2_PKT_CNTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_slice2_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_SLICE2_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_SLICE3_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_SLICE3_PKT_CNT.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_SLICE3_PKT_CNTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_SLICE3_PKT_CNTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_slice3_pkt_cnt)
#define WRITE_CMIC_CMC_SHARED_TXBUF_SLICE3_PKT_CNTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_SLICE3_PKT_CNTr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_slice3_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_SLICE3_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SHARED_TXBUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SHARED_TXBUF_TM_CONTROL.
 */
#define READ_CMIC_CMC_SHARED_TXBUF_TM_CONTROLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SHARED_TXBUF_TM_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_tm_control)
#define WRITE_CMIC_CMC_SHARED_TXBUF_TM_CONTROLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SHARED_TXBUF_TM_CONTROLr_OFFSET+(0x3000*(_cmc)),r._cmic_cmc_shared_txbuf_tm_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SHARED_TXBUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch0_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch10_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch11_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch1_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch2_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch3_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch4_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch5_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch6_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch7_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch8_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_cfg)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_cfg_1)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_ecc_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_ecc_status)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_ecc_status_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_hostmem_threshold)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODE.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_opcode)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_sbus_start_address)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_stat)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_stat_clr)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_tm_control)
#define WRITE_CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr_OFFSET,r._cmic_common_pool_fifo_ch9_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch0_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch0_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH0_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH0_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH0_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH0_CTRLr_OFFSET,r._cmic_common_pool_schan_ch0_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH0_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH0_CTRLr_OFFSET,r._cmic_common_pool_schan_ch0_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH0_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH0_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH0_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH0_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH0_ERRr_OFFSET,r._cmic_common_pool_schan_ch0_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH0_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH0_ERRr_OFFSET,r._cmic_common_pool_schan_ch0_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH0_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch0_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch0_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch1_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch1_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH1_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH1_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH1_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH1_CTRLr_OFFSET,r._cmic_common_pool_schan_ch1_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH1_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH1_CTRLr_OFFSET,r._cmic_common_pool_schan_ch1_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH1_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH1_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH1_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH1_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH1_ERRr_OFFSET,r._cmic_common_pool_schan_ch1_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH1_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH1_ERRr_OFFSET,r._cmic_common_pool_schan_ch1_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH1_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch1_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch1_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch2_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch2_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH2_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH2_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH2_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH2_CTRLr_OFFSET,r._cmic_common_pool_schan_ch2_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH2_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH2_CTRLr_OFFSET,r._cmic_common_pool_schan_ch2_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH2_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH2_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH2_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH2_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH2_ERRr_OFFSET,r._cmic_common_pool_schan_ch2_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH2_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH2_ERRr_OFFSET,r._cmic_common_pool_schan_ch2_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH2_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch2_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch2_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch3_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch3_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH3_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH3_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH3_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH3_CTRLr_OFFSET,r._cmic_common_pool_schan_ch3_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH3_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH3_CTRLr_OFFSET,r._cmic_common_pool_schan_ch3_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH3_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH3_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH3_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH3_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH3_ERRr_OFFSET,r._cmic_common_pool_schan_ch3_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH3_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH3_ERRr_OFFSET,r._cmic_common_pool_schan_ch3_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH3_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch3_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch3_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch4_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch4_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH4_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH4_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH4_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH4_CTRLr_OFFSET,r._cmic_common_pool_schan_ch4_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH4_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH4_CTRLr_OFFSET,r._cmic_common_pool_schan_ch4_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH4_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH4_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH4_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH4_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH4_ERRr_OFFSET,r._cmic_common_pool_schan_ch4_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH4_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH4_ERRr_OFFSET,r._cmic_common_pool_schan_ch4_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH4_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch4_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch4_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch5_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch5_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH5_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH5_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH5_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH5_CTRLr_OFFSET,r._cmic_common_pool_schan_ch5_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH5_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH5_CTRLr_OFFSET,r._cmic_common_pool_schan_ch5_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH5_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH5_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH5_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH5_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH5_ERRr_OFFSET,r._cmic_common_pool_schan_ch5_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH5_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH5_ERRr_OFFSET,r._cmic_common_pool_schan_ch5_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH5_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH5_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH5_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch5_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch5_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch6_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch6_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH6_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH6_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH6_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH6_CTRLr_OFFSET,r._cmic_common_pool_schan_ch6_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH6_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH6_CTRLr_OFFSET,r._cmic_common_pool_schan_ch6_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH6_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH6_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH6_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH6_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH6_ERRr_OFFSET,r._cmic_common_pool_schan_ch6_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH6_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH6_ERRr_OFFSET,r._cmic_common_pool_schan_ch6_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH6_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH6_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH6_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch6_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch6_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch7_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch7_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH7_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH7_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH7_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH7_CTRLr_OFFSET,r._cmic_common_pool_schan_ch7_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH7_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH7_CTRLr_OFFSET,r._cmic_common_pool_schan_ch7_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH7_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH7_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH7_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH7_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH7_ERRr_OFFSET,r._cmic_common_pool_schan_ch7_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH7_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH7_ERRr_OFFSET,r._cmic_common_pool_schan_ch7_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH7_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH7_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH7_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch7_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch7_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch8_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch8_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH8_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH8_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH8_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH8_CTRLr_OFFSET,r._cmic_common_pool_schan_ch8_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH8_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH8_CTRLr_OFFSET,r._cmic_common_pool_schan_ch8_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH8_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH8_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH8_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH8_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH8_ERRr_OFFSET,r._cmic_common_pool_schan_ch8_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH8_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH8_ERRr_OFFSET,r._cmic_common_pool_schan_ch8_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH8_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH8_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH8_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch8_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch8_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch9_ack_data_beat_count)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_pool_schan_ch9_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH9_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH9_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH9_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH9_CTRLr_OFFSET,r._cmic_common_pool_schan_ch9_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH9_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH9_CTRLr_OFFSET,r._cmic_common_pool_schan_ch9_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH9_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH9_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH9_ERR.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH9_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH9_ERRr_OFFSET,r._cmic_common_pool_schan_ch9_err)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH9_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH9_ERRr_OFFSET,r._cmic_common_pool_schan_ch9_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH9_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_CH9_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_CH9_MESSAGE.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch9_message)
#define WRITE_CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_pool_schan_ch9_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr_OFFSET+(4*(i)),r._cmic_common_pool_schan_fifo_0_ch0_command_memory)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr_OFFSET+(4*(i)),r._cmic_common_pool_schan_fifo_0_ch0_command_memory)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_resp_hostmem_start_addr_lower)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_resp_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_resp_hostmem_start_addr_upper)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_resp_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUS.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_status)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_summary_hostmem_start_addr_lower)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_summary_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_summary_hostmem_start_addr_upper)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch0_summary_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr_OFFSET+(4*(i)),r._cmic_common_pool_schan_fifo_0_ch1_command_memory)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr_OFFSET+(4*(i)),r._cmic_common_pool_schan_fifo_0_ch1_command_memory)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_resp_hostmem_start_addr_lower)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_resp_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_resp_hostmem_start_addr_upper)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_resp_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUS.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_status)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_summary_hostmem_start_addr_lower)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_summary_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_summary_hostmem_start_addr_upper)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_0_ch1_summary_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_common_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_common_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_ecc_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_ecc_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_0_ecc_status)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_0_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_tm_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_0_tm_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORY.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr_OFFSET+(4*(i)),r._cmic_common_pool_schan_fifo_1_ch0_command_memory)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr_OFFSET+(4*(i)),r._cmic_common_pool_schan_fifo_1_ch0_command_memory)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_resp_hostmem_start_addr_lower)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_resp_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_resp_hostmem_start_addr_upper)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_resp_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUS.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_status)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_summary_hostmem_start_addr_lower)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_summary_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_summary_hostmem_start_addr_upper)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch0_summary_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORY.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr_OFFSET+(4*(i)),r._cmic_common_pool_schan_fifo_1_ch1_command_memory)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr_OFFSET+(4*(i)),r._cmic_common_pool_schan_fifo_1_ch1_command_memory)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_resp_hostmem_start_addr_lower)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_resp_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_resp_hostmem_start_addr_upper)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_resp_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUS.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_status)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_summary_hostmem_start_addr_lower)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_summary_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_summary_hostmem_start_addr_upper)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET,r._cmic_common_pool_schan_fifo_1_ch1_summary_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_common_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_common_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_ecc_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_ecc_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUS.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_1_ecc_status)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr_OFFSET,r._cmic_common_pool_schan_fifo_1_ecc_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_tm_ctrl)
#define WRITE_CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr_OFFSET,r._cmic_common_pool_schan_fifo_1_tm_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_common_pool_shared_1bit_ecc_error_status)
#define WRITE_CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_common_pool_shared_1bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_common_pool_shared_1bit_ecc_error_status_enable)
#define WRITE_CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_common_pool_shared_1bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_common_pool_shared_2bit_ecc_error_status)
#define WRITE_CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_common_pool_shared_2bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_common_pool_shared_2bit_ecc_error_status_enable)
#define WRITE_CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_common_pool_shared_2bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr_OFFSET+(4*(i)),r._cmic_common_pool_shared_bit_ecc_error_status)
#define WRITE_CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr_OFFSET+(4*(i)),r._cmic_common_pool_shared_bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET+(4*(i)),r._cmic_common_pool_shared_bit_ecc_error_status_enable)
#define WRITE_CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET+(4*(i)),r._cmic_common_pool_shared_bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_CONFIG.
 */
#define READ_CMIC_COMMON_POOL_SHARED_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_CONFIGr_OFFSET,r._cmic_common_pool_shared_config)
#define WRITE_CMIC_COMMON_POOL_SHARED_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_CONFIGr_OFFSET,r._cmic_common_pool_shared_config)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_common_pool_shared_fifo_dma_write_arb_ctrl)
#define WRITE_CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr_OFFSET,r._cmic_common_pool_shared_fifo_dma_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_common_pool_shared_fifo_dma_write_axi_map_ctrl)
#define WRITE_CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr_OFFSET,r._cmic_common_pool_shared_fifo_dma_write_axi_map_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1.
 */
#define READ_CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r_OFFSET,r._cmic_common_pool_shared_fifo_dma_write_axi_map_ctrl_1)
#define WRITE_CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r_OFFSET,r._cmic_common_pool_shared_fifo_dma_write_axi_map_ctrl_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_IRQ_STAT0.
 */
#define READ_CMIC_COMMON_POOL_SHARED_IRQ_STAT0r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_IRQ_STAT0r_OFFSET,r._cmic_common_pool_shared_irq_stat0)
#define WRITE_CMIC_COMMON_POOL_SHARED_IRQ_STAT0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_IRQ_STAT0r_OFFSET,r._cmic_common_pool_shared_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRL.
 */
#define READ_CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr_OFFSET,r._cmic_common_pool_shared_schan_fifo_write_arb_ctrl)
#define WRITE_CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr_OFFSET,r._cmic_common_pool_shared_schan_fifo_write_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_CFG.
 */
#define READ_CMIC_FIFO_RD_DMA_CFGr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_CFGr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_cfg)
#define WRITE_CMIC_FIFO_RD_DMA_CFGr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_CFGr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_CFG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_CFG_1.
 */
#define READ_CMIC_FIFO_RD_DMA_CFG_1r(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_CFG_1r_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_cfg_1)
#define WRITE_CMIC_FIFO_RD_DMA_CFG_1r(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_CFG_1r_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_cfg_1)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_CFG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI.
 */
#define READ_CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_cur_hostmem_write_ptr_hi)
#define WRITE_CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_cur_hostmem_write_ptr_hi)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO.
 */
#define READ_CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_cur_hostmem_write_ptr_lo)
#define WRITE_CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_cur_hostmem_write_ptr_lo)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_HI.
 */
#define READ_CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_HIr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_eccerr_address_hi)
#define WRITE_CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_HIr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_HIr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_eccerr_address_hi)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_LO.
 */
#define READ_CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_LOr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_eccerr_address_lo)
#define WRITE_CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_LOr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_LOr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_eccerr_address_lo)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_ECCERR_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_ECC_CONTROL.
 */
#define READ_CMIC_FIFO_RD_DMA_ECC_CONTROLr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_ECC_CONTROLr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_ecc_control)
#define WRITE_CMIC_FIFO_RD_DMA_ECC_CONTROLr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_ECC_CONTROLr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_ecc_control)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_ECC_STATUS.
 */
#define READ_CMIC_FIFO_RD_DMA_ECC_STATUSr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_ECC_STATUSr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_ecc_status)
#define WRITE_CMIC_FIFO_RD_DMA_ECC_STATUSr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_ECC_STATUSr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_ecc_status)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_ECC_STATUS_CLR.
 */
#define READ_CMIC_FIFO_RD_DMA_ECC_STATUS_CLRr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_ECC_STATUS_CLRr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_ecc_status_clr)
#define WRITE_CMIC_FIFO_RD_DMA_ECC_STATUS_CLRr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_ECC_STATUS_CLRr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_HI.
 */
#define READ_CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_hostmem_start_address_hi)
#define WRITE_CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_HIr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_HIr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_hostmem_start_address_hi)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_LO.
 */
#define READ_CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_hostmem_start_address_lo)
#define WRITE_CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_LOr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_LOr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_hostmem_start_address_lo)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_hostmem_threshold)
#define WRITE_CMIC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_OPCODE.
 */
#define READ_CMIC_FIFO_RD_DMA_OPCODEr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_OPCODEr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_opcode)
#define WRITE_CMIC_FIFO_RD_DMA_OPCODEr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_OPCODEr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_FIFO_RD_DMA_SBUS_START_ADDRESSr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_SBUS_START_ADDRESSr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_sbus_start_address)
#define WRITE_CMIC_FIFO_RD_DMA_SBUS_START_ADDRESSr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_SBUS_START_ADDRESSr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_STAT.
 */
#define READ_CMIC_FIFO_RD_DMA_STATr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_STATr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_stat)
#define WRITE_CMIC_FIFO_RD_DMA_STATr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_STATr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_FIFO_RD_DMA_STAT_CLRr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_STAT_CLRr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_stat_clr)
#define WRITE_CMIC_FIFO_RD_DMA_STAT_CLRr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_STAT_CLRr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FIFO_RD_DMA_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FIFO_RD_DMA_TM_CONTROL.
 */
#define READ_CMIC_FIFO_RD_DMA_TM_CONTROLr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_FIFO_RD_DMA_TM_CONTROLr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_tm_control)
#define WRITE_CMIC_FIFO_RD_DMA_TM_CONTROLr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_FIFO_RD_DMA_TM_CONTROLr_OFFSET+(0x80*(_ch)),r._cmic_fifo_rd_dma_tm_control)

/*******************************************************************************
 * End of 'CMIC_FIFO_RD_DMA_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_ENABLE0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_ENABLE0.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable0)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable0)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_ENABLE1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_ENABLE1.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable1)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable1)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_ENABLE2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_ENABLE2.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable2)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable2)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_ENABLE3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_ENABLE3.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable3)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable3)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_ENABLE4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_ENABLE4.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable4)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable4)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_ENABLE5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_ENABLE5.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable5)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable5)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_ENABLE6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_ENABLE6.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable6)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable6)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_ENABLE7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_ENABLE7.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable7)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r_OFFSET,r._cmic_iproc_to_rcpu_irq_enable7)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_ENABLE.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_ENABLEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLEr_OFFSET+(4*(i)),r._cmic_iproc_to_rcpu_irq_enable)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_ENABLEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_ENABLEr_OFFSET+(4*(i)),r._cmic_iproc_to_rcpu_irq_enable)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_STAT0.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_STAT0r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT0r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat0)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_STAT0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT0r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_STAT1.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_STAT1r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT1r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat1)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_STAT1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT1r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat1)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_STAT2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_STAT2.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_STAT2r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT2r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat2)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_STAT2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT2r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat2)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_STAT2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_STAT3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_STAT3.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_STAT3r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT3r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat3)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_STAT3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT3r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat3)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_STAT3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_STAT4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_STAT4.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_STAT4r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT4r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat4)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_STAT4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT4r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat4)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_STAT4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_STAT5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_STAT5.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_STAT5r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT5r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat5)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_STAT5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT5r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat5)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_STAT5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_STAT6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_STAT6.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_STAT6r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT6r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat6)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_STAT6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT6r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat6)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_STAT6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_STAT7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_STAT7.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_STAT7r(u,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT7r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat7)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_STAT7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_STAT7r_OFFSET,r._cmic_iproc_to_rcpu_irq_stat7)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_STAT7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_IPROC_TO_RCPU_IRQ_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_IPROC_TO_RCPU_IRQ_STAT.
 */
#define READ_CMIC_IPROC_TO_RCPU_IRQ_STATr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_IPROC_TO_RCPU_IRQ_STATr_OFFSET+(4*(i)),r._cmic_iproc_to_rcpu_irq_stat)
#define WRITE_CMIC_IPROC_TO_RCPU_IRQ_STATr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_IPROC_TO_RCPU_IRQ_STATr_OFFSET+(4*(i)),r._cmic_iproc_to_rcpu_irq_stat)

/*******************************************************************************
 * End of 'CMIC_IPROC_TO_RCPU_IRQ_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_1BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_1BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_RPE_1BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_1BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_rpe_1bit_ecc_error_status)
#define WRITE_CMIC_RPE_1BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_1BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_rpe_1bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_RPE_1BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_rpe_1bit_ecc_error_status_enable)
#define WRITE_CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_rpe_1bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_2BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_2BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_RPE_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_rpe_2bit_ecc_error_status)
#define WRITE_CMIC_RPE_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_rpe_2bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_RPE_2BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_rpe_2bit_ecc_error_status_enable)
#define WRITE_CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET,r._cmic_rpe_2bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_AXI_AR_COUNT_SPLIT_TX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_AXI_AR_COUNT_SPLIT_TX.
 */
#define READ_CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr_OFFSET,r._cmic_rpe_axi_ar_count_split_tx)
#define WRITE_CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr_OFFSET,r._cmic_rpe_axi_ar_count_split_tx)

/*******************************************************************************
 * End of 'CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_AXI_AR_COUNT_TX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_AXI_AR_COUNT_TX.
 */
#define READ_CMIC_RPE_AXI_AR_COUNT_TXr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_AXI_AR_COUNT_TXr_OFFSET,r._cmic_rpe_axi_ar_count_tx)
#define WRITE_CMIC_RPE_AXI_AR_COUNT_TXr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_AXI_AR_COUNT_TXr_OFFSET,r._cmic_rpe_axi_ar_count_tx)

/*******************************************************************************
 * End of 'CMIC_RPE_AXI_AR_COUNT_TXr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_AXI_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_AXI_STAT.
 */
#define READ_CMIC_RPE_AXI_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_AXI_STATr_OFFSET,r._cmic_rpe_axi_stat)
#define WRITE_CMIC_RPE_AXI_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_AXI_STATr_OFFSET,r._cmic_rpe_axi_stat)

/*******************************************************************************
 * End of 'CMIC_RPE_AXI_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_RPE_BIT_ECC_ERROR_STATUSr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_BIT_ECC_ERROR_STATUSr_OFFSET+(4*(i)),r._cmic_rpe_bit_ecc_error_status)
#define WRITE_CMIC_RPE_BIT_ECC_ERROR_STATUSr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_BIT_ECC_ERROR_STATUSr_OFFSET+(4*(i)),r._cmic_rpe_bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_RPE_BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLE.
 */
#define READ_CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET+(4*(i)),r._cmic_rpe_bit_ecc_error_status_enable)
#define WRITE_CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr_OFFSET+(4*(i)),r._cmic_rpe_bit_ecc_error_status_enable)

/*******************************************************************************
 * End of 'CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_COMPLETION_BUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_COMPLETION_BUF_ECC_CONTROL.
 */
#define READ_CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr_OFFSET,r._cmic_rpe_completion_buf_ecc_control)
#define WRITE_CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr_OFFSET,r._cmic_rpe_completion_buf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_COMPLETION_BUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_COMPLETION_BUF_ECC_STATUS.
 */
#define READ_CMIC_RPE_COMPLETION_BUF_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_COMPLETION_BUF_ECC_STATUSr_OFFSET,r._cmic_rpe_completion_buf_ecc_status)
#define WRITE_CMIC_RPE_COMPLETION_BUF_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_COMPLETION_BUF_ECC_STATUSr_OFFSET,r._cmic_rpe_completion_buf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_RPE_COMPLETION_BUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rpe_completion_buf_max_flist_entries)
#define WRITE_CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rpe_completion_buf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rpe_completion_buf_status_num_free_entries)
#define WRITE_CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rpe_completion_buf_status_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_COMPLETION_BUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_COMPLETION_BUF_TM_CONTROL.
 */
#define READ_CMIC_RPE_COMPLETION_BUF_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_COMPLETION_BUF_TM_CONTROLr_OFFSET,r._cmic_rpe_completion_buf_tm_control)
#define WRITE_CMIC_RPE_COMPLETION_BUF_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_COMPLETION_BUF_TM_CONTROLr_OFFSET,r._cmic_rpe_completion_buf_tm_control)

/*******************************************************************************
 * End of 'CMIC_RPE_COMPLETION_BUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT.
 */
#define READ_CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_rpe_dma_master_total_outstd_trans_limit)
#define WRITE_CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr_OFFSET,r._cmic_rpe_dma_master_total_outstd_trans_limit)

/*******************************************************************************
 * End of 'CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_INTR_PKT_PACING_DELAY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_INTR_PKT_PACING_DELAY.
 */
#define READ_CMIC_RPE_INTR_PKT_PACING_DELAYr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_INTR_PKT_PACING_DELAYr_OFFSET,r._cmic_rpe_intr_pkt_pacing_delay)
#define WRITE_CMIC_RPE_INTR_PKT_PACING_DELAYr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_INTR_PKT_PACING_DELAYr_OFFSET,r._cmic_rpe_intr_pkt_pacing_delay)

/*******************************************************************************
 * End of 'CMIC_RPE_INTR_PKT_PACING_DELAYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_IRQ_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_IRQ_STAT.
 */
#define READ_CMIC_RPE_IRQ_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_IRQ_STATr_OFFSET,r._cmic_rpe_irq_stat)
#define WRITE_CMIC_RPE_IRQ_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_IRQ_STATr_OFFSET,r._cmic_rpe_irq_stat)

/*******************************************************************************
 * End of 'CMIC_RPE_IRQ_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_IRQ_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_IRQ_STAT_CLR.
 */
#define READ_CMIC_RPE_IRQ_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_IRQ_STAT_CLRr_OFFSET,r._cmic_rpe_irq_stat_clr)
#define WRITE_CMIC_RPE_IRQ_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_IRQ_STAT_CLRr_OFFSET,r._cmic_rpe_irq_stat_clr)

/*******************************************************************************
 * End of 'CMIC_RPE_IRQ_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PIO_MEMDMA_COS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PIO_MEMDMA_COS.
 */
#define READ_CMIC_RPE_PIO_MEMDMA_COSr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PIO_MEMDMA_COSr_OFFSET+(4*(i)),r._cmic_rpe_pio_memdma_cos)
#define WRITE_CMIC_RPE_PIO_MEMDMA_COSr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PIO_MEMDMA_COSr_OFFSET+(4*(i)),r._cmic_rpe_pio_memdma_cos)

/*******************************************************************************
 * End of 'CMIC_RPE_PIO_MEMDMA_COSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PIO_MEMDMA_COS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PIO_MEMDMA_COS_0.
 */
#define READ_CMIC_RPE_PIO_MEMDMA_COS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PIO_MEMDMA_COS_0r_OFFSET,r._cmic_rpe_pio_memdma_cos_0)
#define WRITE_CMIC_RPE_PIO_MEMDMA_COS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PIO_MEMDMA_COS_0r_OFFSET,r._cmic_rpe_pio_memdma_cos_0)

/*******************************************************************************
 * End of 'CMIC_RPE_PIO_MEMDMA_COS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PIO_MEMDMA_COS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PIO_MEMDMA_COS_1.
 */
#define READ_CMIC_RPE_PIO_MEMDMA_COS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PIO_MEMDMA_COS_1r_OFFSET,r._cmic_rpe_pio_memdma_cos_1)
#define WRITE_CMIC_RPE_PIO_MEMDMA_COS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PIO_MEMDMA_COS_1r_OFFSET,r._cmic_rpe_pio_memdma_cos_1)

/*******************************************************************************
 * End of 'CMIC_RPE_PIO_MEMDMA_COS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROL.
 */
#define READ_CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr_OFFSET,r._cmic_rpe_pio_memdma_mem_ecc_control)
#define WRITE_CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr_OFFSET,r._cmic_rpe_pio_memdma_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUS.
 */
#define READ_CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr_OFFSET,r._cmic_rpe_pio_memdma_mem_ecc_status)
#define WRITE_CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr_OFFSET,r._cmic_rpe_pio_memdma_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROL.
 */
#define READ_CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr_OFFSET,r._cmic_rpe_pio_memdma_mem_tm_control)
#define WRITE_CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr_OFFSET,r._cmic_rpe_pio_memdma_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_pio_memdma_rxbuf_threshold_config)
#define WRITE_CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_pio_memdma_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKTDMA_COS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKTDMA_COS.
 */
#define READ_CMIC_RPE_PKTDMA_COSr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKTDMA_COSr_OFFSET+(4*(i)),r._cmic_rpe_pktdma_cos)
#define WRITE_CMIC_RPE_PKTDMA_COSr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKTDMA_COSr_OFFSET+(4*(i)),r._cmic_rpe_pktdma_cos)

/*******************************************************************************
 * End of 'CMIC_RPE_PKTDMA_COSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKTDMA_COS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKTDMA_COS_0.
 */
#define READ_CMIC_RPE_PKTDMA_COS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKTDMA_COS_0r_OFFSET,r._cmic_rpe_pktdma_cos_0)
#define WRITE_CMIC_RPE_PKTDMA_COS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKTDMA_COS_0r_OFFSET,r._cmic_rpe_pktdma_cos_0)

/*******************************************************************************
 * End of 'CMIC_RPE_PKTDMA_COS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKTDMA_COS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKTDMA_COS_1.
 */
#define READ_CMIC_RPE_PKTDMA_COS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKTDMA_COS_1r_OFFSET,r._cmic_rpe_pktdma_cos_1)
#define WRITE_CMIC_RPE_PKTDMA_COS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKTDMA_COS_1r_OFFSET,r._cmic_rpe_pktdma_cos_1)

/*******************************************************************************
 * End of 'CMIC_RPE_PKTDMA_COS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_pktdma_rxbuf_threshold_config)
#define WRITE_CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_pktdma_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COS_QUEUES_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COS_QUEUES_HI.
 */
#define READ_CMIC_RPE_PKT_COS_QUEUES_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COS_QUEUES_HIr_OFFSET,r._cmic_rpe_pkt_cos_queues_hi)
#define WRITE_CMIC_RPE_PKT_COS_QUEUES_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COS_QUEUES_HIr_OFFSET,r._cmic_rpe_pkt_cos_queues_hi)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COS_QUEUES_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COS_QUEUES_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COS_QUEUES_LO.
 */
#define READ_CMIC_RPE_PKT_COS_QUEUES_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COS_QUEUES_LOr_OFFSET,r._cmic_rpe_pkt_cos_queues_lo)
#define WRITE_CMIC_RPE_PKT_COS_QUEUES_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COS_QUEUES_LOr_OFFSET,r._cmic_rpe_pkt_cos_queues_lo)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COS_QUEUES_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_FROMCPU
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_FROMCPU.
 */
#define READ_CMIC_RPE_PKT_COUNT_FROMCPUr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_FROMCPUr_OFFSET,r._cmic_rpe_pkt_count_fromcpu)
#define WRITE_CMIC_RPE_PKT_COUNT_FROMCPUr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_FROMCPUr_OFFSET,r._cmic_rpe_pkt_count_fromcpu)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_FROMCPUr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_FROMCPU_MH
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_FROMCPU_MH.
 */
#define READ_CMIC_RPE_PKT_COUNT_FROMCPU_MHr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_FROMCPU_MHr_OFFSET,r._cmic_rpe_pkt_count_fromcpu_mh)
#define WRITE_CMIC_RPE_PKT_COUNT_FROMCPU_MHr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_FROMCPU_MHr_OFFSET,r._cmic_rpe_pkt_count_fromcpu_mh)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_FROMCPU_MHr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_INTR.
 */
#define READ_CMIC_RPE_PKT_COUNT_INTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_INTRr_OFFSET,r._cmic_rpe_pkt_count_intr)
#define WRITE_CMIC_RPE_PKT_COUNT_INTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_INTRr_OFFSET,r._cmic_rpe_pkt_count_intr)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_INTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_MEMDMA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_MEMDMA.
 */
#define READ_CMIC_RPE_PKT_COUNT_MEMDMAr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_MEMDMAr_OFFSET,r._cmic_rpe_pkt_count_memdma)
#define WRITE_CMIC_RPE_PKT_COUNT_MEMDMAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_MEMDMAr_OFFSET,r._cmic_rpe_pkt_count_memdma)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_MEMDMAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_MEMDMA_REPLY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_MEMDMA_REPLY.
 */
#define READ_CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr_OFFSET,r._cmic_rpe_pkt_count_memdma_reply)
#define WRITE_CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr_OFFSET,r._cmic_rpe_pkt_count_memdma_reply)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_PIO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_PIO.
 */
#define READ_CMIC_RPE_PKT_COUNT_PIOr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_PIOr_OFFSET,r._cmic_rpe_pkt_count_pio)
#define WRITE_CMIC_RPE_PKT_COUNT_PIOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_PIOr_OFFSET,r._cmic_rpe_pkt_count_pio)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_PIOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROP.
 */
#define READ_CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr_OFFSET,r._cmic_rpe_pkt_count_pio_memdma_drop)
#define WRITE_CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr_OFFSET,r._cmic_rpe_pkt_count_pio_memdma_drop)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_PIO_REPLY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_PIO_REPLY.
 */
#define READ_CMIC_RPE_PKT_COUNT_PIO_REPLYr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_PIO_REPLYr_OFFSET,r._cmic_rpe_pkt_count_pio_reply)
#define WRITE_CMIC_RPE_PKT_COUNT_PIO_REPLYr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_PIO_REPLYr_OFFSET,r._cmic_rpe_pkt_count_pio_reply)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_PIO_REPLYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_RPE_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_RXPKTr_OFFSET,r._cmic_rpe_pkt_count_rxpkt)
#define WRITE_CMIC_RPE_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_RXPKTr_OFFSET,r._cmic_rpe_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_RXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_RXPKT_ERR.
 */
#define READ_CMIC_RPE_PKT_COUNT_RXPKT_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_RXPKT_ERRr_OFFSET,r._cmic_rpe_pkt_count_rxpkt_err)
#define WRITE_CMIC_RPE_PKT_COUNT_RXPKT_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_RXPKT_ERRr_OFFSET,r._cmic_rpe_pkt_count_rxpkt_err)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_RXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_SBUSDMA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_SBUSDMA.
 */
#define READ_CMIC_RPE_PKT_COUNT_SBUSDMAr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_SBUSDMAr_OFFSET,r._cmic_rpe_pkt_count_sbusdma)
#define WRITE_CMIC_RPE_PKT_COUNT_SBUSDMAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_SBUSDMAr_OFFSET,r._cmic_rpe_pkt_count_sbusdma)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_SBUSDMAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_SBUSDMA_REPLY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_SBUSDMA_REPLY.
 */
#define READ_CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr_OFFSET,r._cmic_rpe_pkt_count_sbusdma_reply)
#define WRITE_CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr_OFFSET,r._cmic_rpe_pkt_count_sbusdma_reply)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_SCHAN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_SCHAN.
 */
#define READ_CMIC_RPE_PKT_COUNT_SCHANr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_SCHANr_OFFSET,r._cmic_rpe_pkt_count_schan)
#define WRITE_CMIC_RPE_PKT_COUNT_SCHANr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_SCHANr_OFFSET,r._cmic_rpe_pkt_count_schan)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_SCHANr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_SCHAN_REP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_SCHAN_REP.
 */
#define READ_CMIC_RPE_PKT_COUNT_SCHAN_REPr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_SCHAN_REPr_OFFSET,r._cmic_rpe_pkt_count_schan_rep)
#define WRITE_CMIC_RPE_PKT_COUNT_SCHAN_REPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_SCHAN_REPr_OFFSET,r._cmic_rpe_pkt_count_schan_rep)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_SCHAN_REPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROP.
 */
#define READ_CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr_OFFSET,r._cmic_rpe_pkt_count_schan_sbusdma_drop)
#define WRITE_CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr_OFFSET,r._cmic_rpe_pkt_count_schan_sbusdma_drop)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_TOCPUDM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_TOCPUDM.
 */
#define READ_CMIC_RPE_PKT_COUNT_TOCPUDMr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_TOCPUDMr_OFFSET,r._cmic_rpe_pkt_count_tocpudm)
#define WRITE_CMIC_RPE_PKT_COUNT_TOCPUDMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_TOCPUDMr_OFFSET,r._cmic_rpe_pkt_count_tocpudm)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_TOCPUDMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_TOCPUD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_TOCPUD.
 */
#define READ_CMIC_RPE_PKT_COUNT_TOCPUDr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_TOCPUDr_OFFSET,r._cmic_rpe_pkt_count_tocpud)
#define WRITE_CMIC_RPE_PKT_COUNT_TOCPUDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_TOCPUDr_OFFSET,r._cmic_rpe_pkt_count_tocpud)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_TOCPUDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_TOCPUEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_TOCPUEM.
 */
#define READ_CMIC_RPE_PKT_COUNT_TOCPUEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_TOCPUEMr_OFFSET,r._cmic_rpe_pkt_count_tocpuem)
#define WRITE_CMIC_RPE_PKT_COUNT_TOCPUEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_TOCPUEMr_OFFSET,r._cmic_rpe_pkt_count_tocpuem)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_TOCPUEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_TOCPUE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_TOCPUE.
 */
#define READ_CMIC_RPE_PKT_COUNT_TOCPUEr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_TOCPUEr_OFFSET,r._cmic_rpe_pkt_count_tocpue)
#define WRITE_CMIC_RPE_PKT_COUNT_TOCPUEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_TOCPUEr_OFFSET,r._cmic_rpe_pkt_count_tocpue)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_TOCPUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_RPE_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_TXPKTr_OFFSET,r._cmic_rpe_pkt_count_txpkt)
#define WRITE_CMIC_RPE_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_TXPKTr_OFFSET,r._cmic_rpe_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_COUNT_TXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_COUNT_TXPKT_ERR.
 */
#define READ_CMIC_RPE_PKT_COUNT_TXPKT_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_COUNT_TXPKT_ERRr_OFFSET,r._cmic_rpe_pkt_count_txpkt_err)
#define WRITE_CMIC_RPE_PKT_COUNT_TXPKT_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_COUNT_TXPKT_ERRr_OFFSET,r._cmic_rpe_pkt_count_txpkt_err)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_COUNT_TXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_CTRL.
 */
#define READ_CMIC_RPE_PKT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_CTRLr_OFFSET,r._cmic_rpe_pkt_ctrl)
#define WRITE_CMIC_RPE_PKT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_CTRLr_OFFSET,r._cmic_rpe_pkt_ctrl)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_ETHER_SIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_ETHER_SIG.
 */
#define READ_CMIC_RPE_PKT_ETHER_SIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_ETHER_SIGr_OFFSET,r._cmic_rpe_pkt_ether_sig)
#define WRITE_CMIC_RPE_PKT_ETHER_SIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_ETHER_SIGr_OFFSET,r._cmic_rpe_pkt_ether_sig)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_ETHER_SIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_FIRST_DROP_REASON
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_FIRST_DROP_REASON.
 */
#define READ_CMIC_RPE_PKT_FIRST_DROP_REASONr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_FIRST_DROP_REASONr_OFFSET+(4*(i)),r._cmic_rpe_pkt_first_drop_reason)
#define WRITE_CMIC_RPE_PKT_FIRST_DROP_REASONr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_FIRST_DROP_REASONr_OFFSET+(4*(i)),r._cmic_rpe_pkt_first_drop_reason)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_FIRST_DROP_REASONr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_FIRST_DROP_REASON_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_FIRST_DROP_REASON_0.
 */
#define READ_CMIC_RPE_PKT_FIRST_DROP_REASON_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_0r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_0)
#define WRITE_CMIC_RPE_PKT_FIRST_DROP_REASON_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_0r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_0)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_FIRST_DROP_REASON_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_FIRST_DROP_REASON_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_FIRST_DROP_REASON_1.
 */
#define READ_CMIC_RPE_PKT_FIRST_DROP_REASON_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_1r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_1)
#define WRITE_CMIC_RPE_PKT_FIRST_DROP_REASON_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_1r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_1)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_FIRST_DROP_REASON_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_FIRST_DROP_REASON_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_FIRST_DROP_REASON_2.
 */
#define READ_CMIC_RPE_PKT_FIRST_DROP_REASON_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_2r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_2)
#define WRITE_CMIC_RPE_PKT_FIRST_DROP_REASON_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_2r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_2)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_FIRST_DROP_REASON_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_FIRST_DROP_REASON_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_FIRST_DROP_REASON_3.
 */
#define READ_CMIC_RPE_PKT_FIRST_DROP_REASON_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_3r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_3)
#define WRITE_CMIC_RPE_PKT_FIRST_DROP_REASON_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_3r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_3)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_FIRST_DROP_REASON_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_FIRST_DROP_REASON_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_FIRST_DROP_REASON_4.
 */
#define READ_CMIC_RPE_PKT_FIRST_DROP_REASON_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_4r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_4)
#define WRITE_CMIC_RPE_PKT_FIRST_DROP_REASON_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_4r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_4)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_FIRST_DROP_REASON_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_FIRST_DROP_REASON_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_FIRST_DROP_REASON_5.
 */
#define READ_CMIC_RPE_PKT_FIRST_DROP_REASON_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_5r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_5)
#define WRITE_CMIC_RPE_PKT_FIRST_DROP_REASON_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_5r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_5)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_FIRST_DROP_REASON_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_FIRST_DROP_REASON_6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_FIRST_DROP_REASON_6.
 */
#define READ_CMIC_RPE_PKT_FIRST_DROP_REASON_6r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_6r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_6)
#define WRITE_CMIC_RPE_PKT_FIRST_DROP_REASON_6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_6r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_6)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_FIRST_DROP_REASON_6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_FIRST_DROP_REASON_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_FIRST_DROP_REASON_7.
 */
#define READ_CMIC_RPE_PKT_FIRST_DROP_REASON_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_7r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_7)
#define WRITE_CMIC_RPE_PKT_FIRST_DROP_REASON_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_FIRST_DROP_REASON_7r_OFFSET,r._cmic_rpe_pkt_first_drop_reason_7)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_FIRST_DROP_REASON_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON.
 */
#define READ_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr_OFFSET+(4*(i)),r._cmic_rpe_pkt_highest_pri_drop_reason)
#define WRITE_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr_OFFSET+(4*(i)),r._cmic_rpe_pkt_highest_pri_drop_reason)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0.
 */
#define READ_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_0)
#define WRITE_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_0)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1.
 */
#define READ_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_1)
#define WRITE_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_1)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2.
 */
#define READ_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_2)
#define WRITE_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_2)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3.
 */
#define READ_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_3)
#define WRITE_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_3)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4.
 */
#define READ_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_4)
#define WRITE_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_4)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5.
 */
#define READ_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_5)
#define WRITE_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_5)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6.
 */
#define READ_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_6)
#define WRITE_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_6)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7.
 */
#define READ_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_7)
#define WRITE_CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r_OFFSET,r._cmic_rpe_pkt_highest_pri_drop_reason_7)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_LMAC0_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_LMAC0_HI.
 */
#define READ_CMIC_RPE_PKT_LMAC0_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_LMAC0_HIr_OFFSET,r._cmic_rpe_pkt_lmac0_hi)
#define WRITE_CMIC_RPE_PKT_LMAC0_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_LMAC0_HIr_OFFSET,r._cmic_rpe_pkt_lmac0_hi)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_LMAC0_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_LMAC0_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_LMAC0_LO.
 */
#define READ_CMIC_RPE_PKT_LMAC0_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_LMAC0_LOr_OFFSET,r._cmic_rpe_pkt_lmac0_lo)
#define WRITE_CMIC_RPE_PKT_LMAC0_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_LMAC0_LOr_OFFSET,r._cmic_rpe_pkt_lmac0_lo)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_LMAC0_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_LMAC1_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_LMAC1_HI.
 */
#define READ_CMIC_RPE_PKT_LMAC1_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_LMAC1_HIr_OFFSET,r._cmic_rpe_pkt_lmac1_hi)
#define WRITE_CMIC_RPE_PKT_LMAC1_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_LMAC1_HIr_OFFSET,r._cmic_rpe_pkt_lmac1_hi)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_LMAC1_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_LMAC1_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_LMAC1_LO.
 */
#define READ_CMIC_RPE_PKT_LMAC1_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_LMAC1_LOr_OFFSET,r._cmic_rpe_pkt_lmac1_lo)
#define WRITE_CMIC_RPE_PKT_LMAC1_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_LMAC1_LOr_OFFSET,r._cmic_rpe_pkt_lmac1_lo)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_LMAC1_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_LMAC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_LMAC_HI.
 */
#define READ_CMIC_RPE_PKT_LMAC_HIr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_LMAC_HIr_OFFSET+(4*(i)*2),r._cmic_rpe_pkt_lmac_hi)
#define WRITE_CMIC_RPE_PKT_LMAC_HIr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_LMAC_HIr_OFFSET+(4*(i)*2),r._cmic_rpe_pkt_lmac_hi)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_LMAC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_LMAC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_LMAC_LO.
 */
#define READ_CMIC_RPE_PKT_LMAC_LOr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_LMAC_LOr_OFFSET+(4*(i)*2),r._cmic_rpe_pkt_lmac_lo)
#define WRITE_CMIC_RPE_PKT_LMAC_LOr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_LMAC_LOr_OFFSET+(4*(i)*2),r._cmic_rpe_pkt_lmac_lo)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_LMAC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PORTS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PORTS_0.
 */
#define READ_CMIC_RPE_PKT_PORTS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PORTS_0r_OFFSET,r._cmic_rpe_pkt_ports_0)
#define WRITE_CMIC_RPE_PKT_PORTS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PORTS_0r_OFFSET,r._cmic_rpe_pkt_ports_0)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PORTS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PORTS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PORTS_1.
 */
#define READ_CMIC_RPE_PKT_PORTS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PORTS_1r_OFFSET,r._cmic_rpe_pkt_ports_1)
#define WRITE_CMIC_RPE_PKT_PORTS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PORTS_1r_OFFSET,r._cmic_rpe_pkt_ports_1)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PORTS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PORTS_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PORTS_2.
 */
#define READ_CMIC_RPE_PKT_PORTS_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PORTS_2r_OFFSET,r._cmic_rpe_pkt_ports_2)
#define WRITE_CMIC_RPE_PKT_PORTS_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PORTS_2r_OFFSET,r._cmic_rpe_pkt_ports_2)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PORTS_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PORTS_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PORTS_3.
 */
#define READ_CMIC_RPE_PKT_PORTS_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PORTS_3r_OFFSET,r._cmic_rpe_pkt_ports_3)
#define WRITE_CMIC_RPE_PKT_PORTS_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PORTS_3r_OFFSET,r._cmic_rpe_pkt_ports_3)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PORTS_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PORTS_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PORTS_4.
 */
#define READ_CMIC_RPE_PKT_PORTS_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PORTS_4r_OFFSET,r._cmic_rpe_pkt_ports_4)
#define WRITE_CMIC_RPE_PKT_PORTS_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PORTS_4r_OFFSET,r._cmic_rpe_pkt_ports_4)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PORTS_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PORTS_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PORTS_5.
 */
#define READ_CMIC_RPE_PKT_PORTS_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PORTS_5r_OFFSET,r._cmic_rpe_pkt_ports_5)
#define WRITE_CMIC_RPE_PKT_PORTS_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PORTS_5r_OFFSET,r._cmic_rpe_pkt_ports_5)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PORTS_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PORTS_6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PORTS_6.
 */
#define READ_CMIC_RPE_PKT_PORTS_6r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PORTS_6r_OFFSET,r._cmic_rpe_pkt_ports_6)
#define WRITE_CMIC_RPE_PKT_PORTS_6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PORTS_6r_OFFSET,r._cmic_rpe_pkt_ports_6)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PORTS_6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PORTS_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PORTS_7.
 */
#define READ_CMIC_RPE_PKT_PORTS_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PORTS_7r_OFFSET,r._cmic_rpe_pkt_ports_7)
#define WRITE_CMIC_RPE_PKT_PORTS_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PORTS_7r_OFFSET,r._cmic_rpe_pkt_ports_7)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PORTS_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr_OFFSET+(4*(i)),r._cmic_rpe_pkt_pri_map_table_entry)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr_OFFSET+(4*(i)),r._cmic_rpe_pkt_pri_map_table_entry)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_0)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_0)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_10)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_10)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_11)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_11)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_12)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_12)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_13)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_13)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_14)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_14)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_15)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_15)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_16)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_16)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_17)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_17)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_18)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_18)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_19)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_19)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_1)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_1)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_20)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_20)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_21)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_21)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_22)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_22)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_23)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_23)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_24)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_24)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_25)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_25)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_26)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_26)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_27)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_27)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_28)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_28)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_29)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_29)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_2)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_2)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_30)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_30)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_31)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_31)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_32)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_32)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_33)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_33)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_34)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_34)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_35)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_35)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_36)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_36)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_37)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_37)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_38)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_38)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_39)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_39)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_3)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_3)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_40)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_40)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_41)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_41)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_42)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_42)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_43)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_43)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_44)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_44)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_45)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_45)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_46)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_46)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_47)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_47)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_48)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_48)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_49)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_49)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_4)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_4)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_50)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_50)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_51)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_51)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_52)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_52)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_53)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_53)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_54)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_54)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_55)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_55)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_56)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_56)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_57)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_57)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_58)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_58)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_59)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_59)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_5)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_5)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_60)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_60)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_61)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_61)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_62)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_62)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_63)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_63)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_6)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_6)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_7)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_7)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_8)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_8)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9.
 */
#define READ_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_9)
#define WRITE_CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r_OFFSET,r._cmic_rpe_pkt_pri_map_table_entry_9)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_REASON_0_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_REASON_0_TYPE.
 */
#define READ_CMIC_RPE_PKT_REASON_0_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_REASON_0_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_0_type)
#define WRITE_CMIC_RPE_PKT_REASON_0_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_REASON_0_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_0_type)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_REASON_0_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_REASON_1_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_REASON_1_TYPE.
 */
#define READ_CMIC_RPE_PKT_REASON_1_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_REASON_1_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_1_type)
#define WRITE_CMIC_RPE_PKT_REASON_1_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_REASON_1_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_1_type)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_REASON_1_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_REASON_2_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_REASON_2_TYPE.
 */
#define READ_CMIC_RPE_PKT_REASON_2_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_REASON_2_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_2_type)
#define WRITE_CMIC_RPE_PKT_REASON_2_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_REASON_2_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_2_type)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_REASON_2_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_REASON_DIRECT_0_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_REASON_DIRECT_0_TYPE.
 */
#define READ_CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_direct_0_type)
#define WRITE_CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_direct_0_type)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_REASON_DIRECT_1_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_REASON_DIRECT_1_TYPE.
 */
#define READ_CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_direct_1_type)
#define WRITE_CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_direct_1_type)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_REASON_DIRECT_2_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_REASON_DIRECT_2_TYPE.
 */
#define READ_CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_direct_2_type)
#define WRITE_CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_direct_2_type)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_REASON_MINI_0_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_REASON_MINI_0_TYPE.
 */
#define READ_CMIC_RPE_PKT_REASON_MINI_0_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_REASON_MINI_0_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_mini_0_type)
#define WRITE_CMIC_RPE_PKT_REASON_MINI_0_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_REASON_MINI_0_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_mini_0_type)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_REASON_MINI_0_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_REASON_MINI_1_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_REASON_MINI_1_TYPE.
 */
#define READ_CMIC_RPE_PKT_REASON_MINI_1_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_REASON_MINI_1_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_mini_1_type)
#define WRITE_CMIC_RPE_PKT_REASON_MINI_1_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_REASON_MINI_1_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_mini_1_type)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_REASON_MINI_1_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_REASON_MINI_2_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_REASON_MINI_2_TYPE.
 */
#define READ_CMIC_RPE_PKT_REASON_MINI_2_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_REASON_MINI_2_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_mini_2_type)
#define WRITE_CMIC_RPE_PKT_REASON_MINI_2_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_REASON_MINI_2_TYPEr_OFFSET+(4*(i)),r._cmic_rpe_pkt_reason_mini_2_type)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_REASON_MINI_2_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_RMAC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_RMAC.
 */
#define READ_CMIC_RPE_PKT_RMACr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_RMACr_OFFSET,r._cmic_rpe_pkt_rmac)
#define WRITE_CMIC_RPE_PKT_RMACr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_RMACr_OFFSET,r._cmic_rpe_pkt_rmac)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_RMACr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_RMAC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_RMAC_HI.
 */
#define READ_CMIC_RPE_PKT_RMAC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_RMAC_HIr_OFFSET,r._cmic_rpe_pkt_rmac_hi)
#define WRITE_CMIC_RPE_PKT_RMAC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_RMAC_HIr_OFFSET,r._cmic_rpe_pkt_rmac_hi)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_RMAC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_RMH0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_RMH0.
 */
#define READ_CMIC_RPE_PKT_RMH0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_RMH0r_OFFSET,r._cmic_rpe_pkt_rmh0)
#define WRITE_CMIC_RPE_PKT_RMH0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_RMH0r_OFFSET,r._cmic_rpe_pkt_rmh0)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_RMH0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_RMH1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_RMH1.
 */
#define READ_CMIC_RPE_PKT_RMH1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_RMH1r_OFFSET,r._cmic_rpe_pkt_rmh1)
#define WRITE_CMIC_RPE_PKT_RMH1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_RMH1r_OFFSET,r._cmic_rpe_pkt_rmh1)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_RMH1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_RMH2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_RMH2.
 */
#define READ_CMIC_RPE_PKT_RMH2r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_RMH2r_OFFSET,r._cmic_rpe_pkt_rmh2)
#define WRITE_CMIC_RPE_PKT_RMH2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_RMH2r_OFFSET,r._cmic_rpe_pkt_rmh2)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_RMH2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_RMH3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_RMH3.
 */
#define READ_CMIC_RPE_PKT_RMH3r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_RMH3r_OFFSET,r._cmic_rpe_pkt_rmh3)
#define WRITE_CMIC_RPE_PKT_RMH3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_RMH3r_OFFSET,r._cmic_rpe_pkt_rmh3)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_RMH3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_RMH
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_RMH.
 */
#define READ_CMIC_RPE_PKT_RMHr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_RMHr_OFFSET+(4*(i)),r._cmic_rpe_pkt_rmh)
#define WRITE_CMIC_RPE_PKT_RMHr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_RMHr_OFFSET+(4*(i)),r._cmic_rpe_pkt_rmh)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_RMHr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PKT_VLAN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PKT_VLAN.
 */
#define READ_CMIC_RPE_PKT_VLANr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PKT_VLANr_OFFSET,r._cmic_rpe_pkt_vlan)
#define WRITE_CMIC_RPE_PKT_VLANr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PKT_VLANr_OFFSET,r._cmic_rpe_pkt_vlan)

/*******************************************************************************
 * End of 'CMIC_RPE_PKT_VLANr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SCHAN_SBUSDMA_COS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SCHAN_SBUSDMA_COS.
 */
#define READ_CMIC_RPE_SCHAN_SBUSDMA_COSr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SCHAN_SBUSDMA_COSr_OFFSET+(4*(i)),r._cmic_rpe_schan_sbusdma_cos)
#define WRITE_CMIC_RPE_SCHAN_SBUSDMA_COSr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SCHAN_SBUSDMA_COSr_OFFSET+(4*(i)),r._cmic_rpe_schan_sbusdma_cos)

/*******************************************************************************
 * End of 'CMIC_RPE_SCHAN_SBUSDMA_COSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SCHAN_SBUSDMA_COS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SCHAN_SBUSDMA_COS_0.
 */
#define READ_CMIC_RPE_SCHAN_SBUSDMA_COS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SCHAN_SBUSDMA_COS_0r_OFFSET,r._cmic_rpe_schan_sbusdma_cos_0)
#define WRITE_CMIC_RPE_SCHAN_SBUSDMA_COS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SCHAN_SBUSDMA_COS_0r_OFFSET,r._cmic_rpe_schan_sbusdma_cos_0)

/*******************************************************************************
 * End of 'CMIC_RPE_SCHAN_SBUSDMA_COS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SCHAN_SBUSDMA_COS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SCHAN_SBUSDMA_COS_1.
 */
#define READ_CMIC_RPE_SCHAN_SBUSDMA_COS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SCHAN_SBUSDMA_COS_1r_OFFSET,r._cmic_rpe_schan_sbusdma_cos_1)
#define WRITE_CMIC_RPE_SCHAN_SBUSDMA_COS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SCHAN_SBUSDMA_COS_1r_OFFSET,r._cmic_rpe_schan_sbusdma_cos_1)

/*******************************************************************************
 * End of 'CMIC_RPE_SCHAN_SBUSDMA_COS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROL.
 */
#define READ_CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr_OFFSET,r._cmic_rpe_schan_sbusdma_mem_ecc_control)
#define WRITE_CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr_OFFSET,r._cmic_rpe_schan_sbusdma_mem_ecc_control)

/*******************************************************************************
 * End of 'CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUS.
 */
#define READ_CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr_OFFSET,r._cmic_rpe_schan_sbusdma_mem_ecc_status)
#define WRITE_CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr_OFFSET,r._cmic_rpe_schan_sbusdma_mem_ecc_status)

/*******************************************************************************
 * End of 'CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROL.
 */
#define READ_CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr_OFFSET,r._cmic_rpe_schan_sbusdma_mem_tm_control)
#define WRITE_CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr_OFFSET,r._cmic_rpe_schan_sbusdma_mem_tm_control)

/*******************************************************************************
 * End of 'CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_schan_sbusdma_rxbuf_threshold_config)
#define WRITE_CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_schan_sbusdma_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0.
 */
#define READ_CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_rpe_shared_programmable_cos_mask0)
#define WRITE_CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_rpe_shared_programmable_cos_mask0)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1.
 */
#define READ_CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_rpe_shared_programmable_cos_mask1)
#define WRITE_CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_rpe_shared_programmable_cos_mask1)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK.
 */
#define READ_CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr_OFFSET+(4*(i)),r._cmic_rpe_shared_programmable_cos_mask)
#define WRITE_CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr_OFFSET+(4*(i)),r._cmic_rpe_shared_programmable_cos_mask)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOC.
 */
#define READ_CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET,r._cmic_rpe_shared_rxbuf_block_databuf_alloc)
#define WRITE_CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET,r._cmic_rpe_shared_rxbuf_block_databuf_alloc)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_RXBUF_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_RXBUF_CONFIG.
 */
#define READ_CMIC_RPE_SHARED_RXBUF_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_RXBUF_CONFIGr_OFFSET,r._cmic_rpe_shared_rxbuf_config)
#define WRITE_CMIC_RPE_SHARED_RXBUF_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_RXBUF_CONFIGr_OFFSET,r._cmic_rpe_shared_rxbuf_config)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_RXBUF_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rpe_shared_rxbuf_databuf_max_flist_entries)
#define WRITE_CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rpe_shared_rxbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rpe_shared_rxbuf_databuf_num_free_entries)
#define WRITE_CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rpe_shared_rxbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_RXBUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_RXBUF_ECC_CONTROL.
 */
#define READ_CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr_OFFSET,r._cmic_rpe_shared_rxbuf_ecc_control)
#define WRITE_CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr_OFFSET,r._cmic_rpe_shared_rxbuf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_RXBUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_RXBUF_ECC_STATUS.
 */
#define READ_CMIC_RPE_SHARED_RXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_RXBUF_ECC_STATUSr_OFFSET,r._cmic_rpe_shared_rxbuf_ecc_status)
#define WRITE_CMIC_RPE_SHARED_RXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_RXBUF_ECC_STATUSr_OFFSET,r._cmic_rpe_shared_rxbuf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_RXBUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLR.
 */
#define READ_CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_rpe_shared_rxbuf_ecc_status_clr)
#define WRITE_CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_rpe_shared_rxbuf_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_shared_rxbuf_threshold_config)
#define WRITE_CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_shared_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_RXBUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_RXBUF_TM_CONTROL.
 */
#define READ_CMIC_RPE_SHARED_RXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_RXBUF_TM_CONTROLr_OFFSET,r._cmic_rpe_shared_rxbuf_tm_control)
#define WRITE_CMIC_RPE_SHARED_RXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_RXBUF_TM_CONTROLr_OFFSET,r._cmic_rpe_shared_rxbuf_tm_control)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_RXBUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rpe_shared_txbuf_databuf_max_flist_entries)
#define WRITE_CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rpe_shared_txbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rpe_shared_txbuf_databuf_num_free_entries)
#define WRITE_CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rpe_shared_txbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_DEBUG.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_DEBUGr_OFFSET,r._cmic_rpe_shared_txbuf_debug)
#define WRITE_CMIC_RPE_SHARED_TXBUF_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_DEBUGr_OFFSET,r._cmic_rpe_shared_txbuf_debug)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_ECC_CONTROL.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr_OFFSET,r._cmic_rpe_shared_txbuf_ecc_control)
#define WRITE_CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr_OFFSET,r._cmic_rpe_shared_txbuf_ecc_control)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_ECC_STATUS.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_ECC_STATUSr_OFFSET,r._cmic_rpe_shared_txbuf_ecc_status)
#define WRITE_CMIC_RPE_SHARED_TXBUF_ECC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_ECC_STATUSr_OFFSET,r._cmic_rpe_shared_txbuf_ecc_status)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLR.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_rpe_shared_txbuf_ecc_status_clr)
#define WRITE_CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr_OFFSET,r._cmic_rpe_shared_txbuf_ecc_status_clr)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITS.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr_OFFSET,r._cmic_rpe_shared_txbuf_max_buf_limits)
#define WRITE_CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr_OFFSET,r._cmic_rpe_shared_txbuf_max_buf_limits)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITS.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr_OFFSET,r._cmic_rpe_shared_txbuf_min_buf_limits)
#define WRITE_CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr_OFFSET,r._cmic_rpe_shared_txbuf_min_buf_limits)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIG.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_shared_txbuf_rd_threshold_config)
#define WRITE_CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr_OFFSET,r._cmic_rpe_shared_txbuf_rd_threshold_config)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRL.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr_OFFSET,r._cmic_rpe_shared_txbuf_rd_wrr_arb_ctrl)
#define WRITE_CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr_OFFSET,r._cmic_rpe_shared_txbuf_rd_wrr_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNT.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr_OFFSET,r._cmic_rpe_shared_txbuf_slice0_pkt_cnt)
#define WRITE_CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr_OFFSET,r._cmic_rpe_shared_txbuf_slice0_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNT.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr_OFFSET,r._cmic_rpe_shared_txbuf_slice1_pkt_cnt)
#define WRITE_CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr_OFFSET,r._cmic_rpe_shared_txbuf_slice1_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNT.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr_OFFSET,r._cmic_rpe_shared_txbuf_slice2_pkt_cnt)
#define WRITE_CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr_OFFSET,r._cmic_rpe_shared_txbuf_slice2_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNT.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr_OFFSET,r._cmic_rpe_shared_txbuf_slice3_pkt_cnt)
#define WRITE_CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr_OFFSET,r._cmic_rpe_shared_txbuf_slice3_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNT.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr_OFFSET+(4*(i)),r._cmic_rpe_shared_txbuf_slice_pkt_cnt)
#define WRITE_CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr_OFFSET+(4*(i)),r._cmic_rpe_shared_txbuf_slice_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SHARED_TXBUF_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SHARED_TXBUF_TM_CONTROL.
 */
#define READ_CMIC_RPE_SHARED_TXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SHARED_TXBUF_TM_CONTROLr_OFFSET,r._cmic_rpe_shared_txbuf_tm_control)
#define WRITE_CMIC_RPE_SHARED_TXBUF_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SHARED_TXBUF_TM_CONTROLr_OFFSET,r._cmic_rpe_shared_txbuf_tm_control)

/*******************************************************************************
 * End of 'CMIC_RPE_SHARED_TXBUF_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHANFIFO_COMMAND_MEMORY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHANFIFO_COMMAND_MEMORY.
 */
#define READ_CMIC_SCHANFIFO_COMMAND_MEMORYr(u,_ch,i,r) BCMDRD_DEV_READ32(u,CMIC_SCHANFIFO_COMMAND_MEMORYr_OFFSET+(4*(i))+(0x580*(_ch)),r._cmic_schanfifo_command_memory)
#define WRITE_CMIC_SCHANFIFO_COMMAND_MEMORYr(u,_ch,i,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHANFIFO_COMMAND_MEMORYr_OFFSET+(4*(i))+(0x580*(_ch)),r._cmic_schanfifo_command_memory)

/*******************************************************************************
 * End of 'CMIC_SCHANFIFO_COMMAND_MEMORYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHANFIFO_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHANFIFO_CTRL.
 */
#define READ_CMIC_SCHANFIFO_CTRLr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_SCHANFIFO_CTRLr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_ctrl)
#define WRITE_CMIC_SCHANFIFO_CTRLr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHANFIFO_CTRLr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_ctrl)

/*******************************************************************************
 * End of 'CMIC_SCHANFIFO_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_LOWERr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_resp_hostmem_start_addr_lower)
#define WRITE_CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_LOWERr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_LOWERr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_resp_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_UPPERr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_resp_hostmem_start_addr_upper)
#define WRITE_CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_UPPERr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_UPPERr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_resp_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_SCHANFIFO_RESP_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHANFIFO_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHANFIFO_STATUS.
 */
#define READ_CMIC_SCHANFIFO_STATUSr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_SCHANFIFO_STATUSr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_status)
#define WRITE_CMIC_SCHANFIFO_STATUSr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHANFIFO_STATUSr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_status)

/*******************************************************************************
 * End of 'CMIC_SCHANFIFO_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_LOWER.
 */
#define READ_CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_summary_hostmem_start_addr_lower)
#define WRITE_CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_LOWERr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_LOWERr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_summary_hostmem_start_addr_lower)

/*******************************************************************************
 * End of 'CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_UPPER.
 */
#define READ_CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_summary_hostmem_start_addr_upper)
#define WRITE_CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_UPPERr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_UPPERr_OFFSET+(0x18*(_ch)),r._cmic_schanfifo_summary_hostmem_start_addr_upper)

/*******************************************************************************
 * End of 'CMIC_SCHANFIFO_SUMMARY_HOSTMEM_START_ADDR_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHAN_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHAN_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_SCHAN_ACK_DATA_BEAT_COUNTr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET+(0x100*(_ch)),r._cmic_schan_ack_data_beat_count)
#define WRITE_CMIC_SCHAN_ACK_DATA_BEAT_COUNTr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET+(0x100*(_ch)),r._cmic_schan_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_SCHAN_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHAN_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHAN_CTRL.
 */
#define READ_CMIC_SCHAN_CTRLr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_SCHAN_CTRLr_OFFSET+(0x100*(_ch)),r._cmic_schan_ctrl)
#define WRITE_CMIC_SCHAN_CTRLr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHAN_CTRLr_OFFSET+(0x100*(_ch)),r._cmic_schan_ctrl)

/*******************************************************************************
 * End of 'CMIC_SCHAN_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHAN_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHAN_ERR.
 */
#define READ_CMIC_SCHAN_ERRr(u,_ch,r) BCMDRD_DEV_READ32(u,CMIC_SCHAN_ERRr_OFFSET+(0x100*(_ch)),r._cmic_schan_err)
#define WRITE_CMIC_SCHAN_ERRr(u,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHAN_ERRr_OFFSET+(0x100*(_ch)),r._cmic_schan_err)

/*******************************************************************************
 * End of 'CMIC_SCHAN_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHAN_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHAN_MESSAGE.
 */
#define READ_CMIC_SCHAN_MESSAGEr(u,_ch,i,r) BCMDRD_DEV_READ32(u,CMIC_SCHAN_MESSAGEr_OFFSET+(4*(i))+(0x100*(_ch)),r._cmic_schan_message)
#define WRITE_CMIC_SCHAN_MESSAGEr(u,_ch,i,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHAN_MESSAGEr_OFFSET+(4*(i))+(0x100*(_ch)),r._cmic_schan_message)

/*******************************************************************************
 * End of 'CMIC_SCHAN_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_CONFIG.
 */
#define READ_CMIC_TOP_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_CONFIGr_OFFSET,r._cmic_top_config)
#define WRITE_CMIC_TOP_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_CONFIGr_OFFSET,r._cmic_top_config)

/*******************************************************************************
 * End of 'CMIC_TOP_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_EPINTF_BUF_DEPTH
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_EPINTF_BUF_DEPTH.
 */
#define READ_CMIC_TOP_EPINTF_BUF_DEPTHr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_EPINTF_BUF_DEPTHr_OFFSET,r._cmic_top_epintf_buf_depth)
#define WRITE_CMIC_TOP_EPINTF_BUF_DEPTHr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_EPINTF_BUF_DEPTHr_OFFSET,r._cmic_top_epintf_buf_depth)

/*******************************************************************************
 * End of 'CMIC_TOP_EPINTF_BUF_DEPTHr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITS.
 */
#define READ_CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr_OFFSET,r._cmic_top_epintf_max_interface_credits)
#define WRITE_CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr_OFFSET,r._cmic_top_epintf_max_interface_credits)

/*******************************************************************************
 * End of 'CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_EPINTF_RELEASE_ALL_CREDITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_EPINTF_RELEASE_ALL_CREDITS.
 */
#define READ_CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr_OFFSET,r._cmic_top_epintf_release_all_credits)
#define WRITE_CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr_OFFSET,r._cmic_top_epintf_release_all_credits)

/*******************************************************************************
 * End of 'CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_EP_TO_CPU_HEADER_SIZE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_EP_TO_CPU_HEADER_SIZE.
 */
#define READ_CMIC_TOP_EP_TO_CPU_HEADER_SIZEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_EP_TO_CPU_HEADER_SIZEr_OFFSET,r._cmic_top_ep_to_cpu_header_size)
#define WRITE_CMIC_TOP_EP_TO_CPU_HEADER_SIZEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_EP_TO_CPU_HEADER_SIZEr_OFFSET,r._cmic_top_ep_to_cpu_header_size)

/*******************************************************************************
 * End of 'CMIC_TOP_EP_TO_CPU_HEADER_SIZEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_IPINTF_BUF_DEPTH
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_IPINTF_BUF_DEPTH.
 */
#define READ_CMIC_TOP_IPINTF_BUF_DEPTHr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_IPINTF_BUF_DEPTHr_OFFSET,r._cmic_top_ipintf_buf_depth)
#define WRITE_CMIC_TOP_IPINTF_BUF_DEPTHr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_IPINTF_BUF_DEPTHr_OFFSET,r._cmic_top_ipintf_buf_depth)

/*******************************************************************************
 * End of 'CMIC_TOP_IPINTF_BUF_DEPTHr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_IPINTF_INTERFACE_CREDITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_IPINTF_INTERFACE_CREDITS.
 */
#define READ_CMIC_TOP_IPINTF_INTERFACE_CREDITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_IPINTF_INTERFACE_CREDITSr_OFFSET,r._cmic_top_ipintf_interface_credits)
#define WRITE_CMIC_TOP_IPINTF_INTERFACE_CREDITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_IPINTF_INTERFACE_CREDITSr_OFFSET,r._cmic_top_ipintf_interface_credits)

/*******************************************************************************
 * End of 'CMIC_TOP_IPINTF_INTERFACE_CREDITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_IPINTF_WRR_ARB_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_IPINTF_WRR_ARB_CTRL.
 */
#define READ_CMIC_TOP_IPINTF_WRR_ARB_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_IPINTF_WRR_ARB_CTRLr_OFFSET,r._cmic_top_ipintf_wrr_arb_ctrl)
#define WRITE_CMIC_TOP_IPINTF_WRR_ARB_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_IPINTF_WRR_ARB_CTRLr_OFFSET,r._cmic_top_ipintf_wrr_arb_ctrl)

/*******************************************************************************
 * End of 'CMIC_TOP_IPINTF_WRR_ARB_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_TOP_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_PKT_COUNT_RXPKTr_OFFSET,r._cmic_top_pkt_count_rxpkt)
#define WRITE_CMIC_TOP_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_PKT_COUNT_RXPKTr_OFFSET,r._cmic_top_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_TOP_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_PKT_COUNT_RXPKT_DROP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_PKT_COUNT_RXPKT_DROP.
 */
#define READ_CMIC_TOP_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_top_pkt_count_rxpkt_drop)
#define WRITE_CMIC_TOP_PKT_COUNT_RXPKT_DROPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_PKT_COUNT_RXPKT_DROPr_OFFSET,r._cmic_top_pkt_count_rxpkt_drop)

/*******************************************************************************
 * End of 'CMIC_TOP_PKT_COUNT_RXPKT_DROPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_PKT_COUNT_RXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_PKT_COUNT_RXPKT_ERR.
 */
#define READ_CMIC_TOP_PKT_COUNT_RXPKT_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_PKT_COUNT_RXPKT_ERRr_OFFSET,r._cmic_top_pkt_count_rxpkt_err)
#define WRITE_CMIC_TOP_PKT_COUNT_RXPKT_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_PKT_COUNT_RXPKT_ERRr_OFFSET,r._cmic_top_pkt_count_rxpkt_err)

/*******************************************************************************
 * End of 'CMIC_TOP_PKT_COUNT_RXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_TOP_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_PKT_COUNT_TXPKTr_OFFSET,r._cmic_top_pkt_count_txpkt)
#define WRITE_CMIC_TOP_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_PKT_COUNT_TXPKTr_OFFSET,r._cmic_top_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_TOP_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_PKT_COUNT_TXPKT_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_PKT_COUNT_TXPKT_ERR.
 */
#define READ_CMIC_TOP_PKT_COUNT_TXPKT_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_PKT_COUNT_TXPKT_ERRr_OFFSET,r._cmic_top_pkt_count_txpkt_err)
#define WRITE_CMIC_TOP_PKT_COUNT_TXPKT_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_PKT_COUNT_TXPKT_ERRr_OFFSET,r._cmic_top_pkt_count_txpkt_err)

/*******************************************************************************
 * End of 'CMIC_TOP_PKT_COUNT_TXPKT_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_RESERVED
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_RESERVED.
 */
#define READ_CMIC_TOP_RESERVEDr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_RESERVEDr_OFFSET,r._cmic_top_reserved)
#define WRITE_CMIC_TOP_RESERVEDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_RESERVEDr_OFFSET,r._cmic_top_reserved)

/*******************************************************************************
 * End of 'CMIC_TOP_RESERVEDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA.
 */
#define READ_CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_fifodma)
#define WRITE_CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_fifodma)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1.
 */
#define READ_CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_fifodma_1)
#define WRITE_CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_fifodma_1)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHAN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHAN.
 */
#define READ_CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_rpe_schan)
#define WRITE_CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_rpe_schan)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA.
 */
#define READ_CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_sbusdma)
#define WRITE_CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_sbusdma)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1.
 */
#define READ_CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_sbusdma_1)
#define WRITE_CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_sbusdma_1)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN.
 */
#define READ_CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_schan)
#define WRITE_CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_schan)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1.
 */
#define READ_CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_schan_1)
#define WRITE_CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r_OFFSET,r._cmic_top_sbus_ring_arb_ctrl_schan_1)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP.
 */
#define READ_CMIC_TOP_SBUS_RING_MAPr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAPr_OFFSET+(4*(i)),r._cmic_top_sbus_ring_map)
#define WRITE_CMIC_TOP_SBUS_RING_MAPr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAPr_OFFSET+(4*(i)),r._cmic_top_sbus_ring_map)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_0_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_0_7.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_0_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_0_7r_OFFSET,r._cmic_top_sbus_ring_map_0_7)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_0_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_0_7r_OFFSET,r._cmic_top_sbus_ring_map_0_7)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_0_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_104_111
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_104_111.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_104_111r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_104_111r_OFFSET,r._cmic_top_sbus_ring_map_104_111)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_104_111r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_104_111r_OFFSET,r._cmic_top_sbus_ring_map_104_111)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_104_111r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_112_119
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_112_119.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_112_119r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_112_119r_OFFSET,r._cmic_top_sbus_ring_map_112_119)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_112_119r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_112_119r_OFFSET,r._cmic_top_sbus_ring_map_112_119)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_112_119r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_120_127
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_120_127.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_120_127r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_120_127r_OFFSET,r._cmic_top_sbus_ring_map_120_127)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_120_127r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_120_127r_OFFSET,r._cmic_top_sbus_ring_map_120_127)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_120_127r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_16_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_16_23.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_16_23r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_16_23r_OFFSET,r._cmic_top_sbus_ring_map_16_23)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_16_23r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_16_23r_OFFSET,r._cmic_top_sbus_ring_map_16_23)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_16_23r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_24_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_24_31.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_24_31r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_24_31r_OFFSET,r._cmic_top_sbus_ring_map_24_31)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_24_31r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_24_31r_OFFSET,r._cmic_top_sbus_ring_map_24_31)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_24_31r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_32_39
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_32_39.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_32_39r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_32_39r_OFFSET,r._cmic_top_sbus_ring_map_32_39)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_32_39r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_32_39r_OFFSET,r._cmic_top_sbus_ring_map_32_39)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_32_39r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_40_47
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_40_47.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_40_47r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_40_47r_OFFSET,r._cmic_top_sbus_ring_map_40_47)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_40_47r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_40_47r_OFFSET,r._cmic_top_sbus_ring_map_40_47)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_40_47r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_48_55
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_48_55.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_48_55r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_48_55r_OFFSET,r._cmic_top_sbus_ring_map_48_55)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_48_55r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_48_55r_OFFSET,r._cmic_top_sbus_ring_map_48_55)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_48_55r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_56_63
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_56_63.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_56_63r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_56_63r_OFFSET,r._cmic_top_sbus_ring_map_56_63)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_56_63r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_56_63r_OFFSET,r._cmic_top_sbus_ring_map_56_63)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_56_63r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_64_71
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_64_71.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_64_71r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_64_71r_OFFSET,r._cmic_top_sbus_ring_map_64_71)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_64_71r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_64_71r_OFFSET,r._cmic_top_sbus_ring_map_64_71)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_64_71r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_72_79
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_72_79.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_72_79r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_72_79r_OFFSET,r._cmic_top_sbus_ring_map_72_79)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_72_79r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_72_79r_OFFSET,r._cmic_top_sbus_ring_map_72_79)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_72_79r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_80_87
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_80_87.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_80_87r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_80_87r_OFFSET,r._cmic_top_sbus_ring_map_80_87)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_80_87r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_80_87r_OFFSET,r._cmic_top_sbus_ring_map_80_87)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_80_87r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_88_95
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_88_95.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_88_95r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_88_95r_OFFSET,r._cmic_top_sbus_ring_map_88_95)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_88_95r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_88_95r_OFFSET,r._cmic_top_sbus_ring_map_88_95)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_88_95r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_8_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_8_15.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_8_15r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_8_15r_OFFSET,r._cmic_top_sbus_ring_map_8_15)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_8_15r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_8_15r_OFFSET,r._cmic_top_sbus_ring_map_8_15)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_8_15r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_RING_MAP_96_103
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_RING_MAP_96_103.
 */
#define READ_CMIC_TOP_SBUS_RING_MAP_96_103r(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_RING_MAP_96_103r_OFFSET,r._cmic_top_sbus_ring_map_96_103)
#define WRITE_CMIC_TOP_SBUS_RING_MAP_96_103r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_RING_MAP_96_103r_OFFSET,r._cmic_top_sbus_ring_map_96_103)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_RING_MAP_96_103r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_SBUS_TIMEOUT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_SBUS_TIMEOUT.
 */
#define READ_CMIC_TOP_SBUS_TIMEOUTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_SBUS_TIMEOUTr_OFFSET,r._cmic_top_sbus_timeout)
#define WRITE_CMIC_TOP_SBUS_TIMEOUTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_SBUS_TIMEOUTr_OFFSET,r._cmic_top_sbus_timeout)

/*******************************************************************************
 * End of 'CMIC_TOP_SBUS_TIMEOUTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_STATISTICS_COUNTER_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_STATISTICS_COUNTER_CONTROL.
 */
#define READ_CMIC_TOP_STATISTICS_COUNTER_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_STATISTICS_COUNTER_CONTROLr_OFFSET,r._cmic_top_statistics_counter_control)
#define WRITE_CMIC_TOP_STATISTICS_COUNTER_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_STATISTICS_COUNTER_CONTROLr_OFFSET,r._cmic_top_statistics_counter_control)

/*******************************************************************************
 * End of 'CMIC_TOP_STATISTICS_COUNTER_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_STATISTICS_COUNTER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_STATISTICS_COUNTER_STATUS.
 */
#define READ_CMIC_TOP_STATISTICS_COUNTER_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_STATISTICS_COUNTER_STATUSr_OFFSET,r._cmic_top_statistics_counter_status)
#define WRITE_CMIC_TOP_STATISTICS_COUNTER_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_STATISTICS_COUNTER_STATUSr_OFFSET,r._cmic_top_statistics_counter_status)

/*******************************************************************************
 * End of 'CMIC_TOP_STATISTICS_COUNTER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HI.
 */
#define READ_CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr_OFFSET,r._cmic_top_statistics_ep_byte_count_hi)
#define WRITE_CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr_OFFSET,r._cmic_top_statistics_ep_byte_count_hi)

/*******************************************************************************
 * End of 'CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LO.
 */
#define READ_CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr_OFFSET,r._cmic_top_statistics_ep_byte_count_lo)
#define WRITE_CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr_OFFSET,r._cmic_top_statistics_ep_byte_count_lo)

/*******************************************************************************
 * End of 'CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_STATISTICS_EP_PKT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_STATISTICS_EP_PKT_COUNT.
 */
#define READ_CMIC_TOP_STATISTICS_EP_PKT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_STATISTICS_EP_PKT_COUNTr_OFFSET,r._cmic_top_statistics_ep_pkt_count)
#define WRITE_CMIC_TOP_STATISTICS_EP_PKT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_STATISTICS_EP_PKT_COUNTr_OFFSET,r._cmic_top_statistics_ep_pkt_count)

/*******************************************************************************
 * End of 'CMIC_TOP_STATISTICS_EP_PKT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HI.
 */
#define READ_CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr_OFFSET,r._cmic_top_statistics_ip_byte_count_hi)
#define WRITE_CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr_OFFSET,r._cmic_top_statistics_ip_byte_count_hi)

/*******************************************************************************
 * End of 'CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LO.
 */
#define READ_CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr_OFFSET,r._cmic_top_statistics_ip_byte_count_lo)
#define WRITE_CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr_OFFSET,r._cmic_top_statistics_ip_byte_count_lo)

/*******************************************************************************
 * End of 'CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_STATISTICS_IP_PKT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_STATISTICS_IP_PKT_COUNT.
 */
#define READ_CMIC_TOP_STATISTICS_IP_PKT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_STATISTICS_IP_PKT_COUNTr_OFFSET,r._cmic_top_statistics_ip_pkt_count)
#define WRITE_CMIC_TOP_STATISTICS_IP_PKT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_STATISTICS_IP_PKT_COUNTr_OFFSET,r._cmic_top_statistics_ip_pkt_count)

/*******************************************************************************
 * End of 'CMIC_TOP_STATISTICS_IP_PKT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_TO_MMU_COS_MASK_LSB_BITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_TO_MMU_COS_MASK_LSB_BITS.
 */
#define READ_CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr_OFFSET,r._cmic_top_to_mmu_cos_mask_lsb_bits)
#define WRITE_CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr_OFFSET,r._cmic_top_to_mmu_cos_mask_lsb_bits)

/*******************************************************************************
 * End of 'CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TOP_TO_MMU_COS_MASK_MSB_BITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TOP_TO_MMU_COS_MASK_MSB_BITS.
 */
#define READ_CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr_OFFSET,r._cmic_top_to_mmu_cos_mask_msb_bits)
#define WRITE_CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr_OFFSET,r._cmic_top_to_mmu_cos_mask_msb_bits)

/*******************************************************************************
 * End of 'CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr'
 */




/*******************************************************************************
 * REGISTER:  CRU_control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CRU_control.
 */
#define READ_CRU_CONTROLr(u,r) BCMDRD_IPROC_READ(u,CRU_CONTROLr_OFFSET,r._cru_control)
#define WRITE_CRU_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,CRU_CONTROLr_OFFSET,r._cru_control)

/*******************************************************************************
 * End of 'CRU_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  DMU_CRU_RESET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_CRU_RESET.
 */
#define READ_DMU_CRU_RESETr(u,r) BCMDRD_IPROC_READ(u,DMU_CRU_RESETr_OFFSET,r._dmu_cru_reset)
#define WRITE_DMU_CRU_RESETr(u,r) BCMDRD_IPROC_WRITE(u,DMU_CRU_RESETr_OFFSET,r._dmu_cru_reset)

/*******************************************************************************
 * End of 'DMU_CRU_RESETr'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG.
 */
#define READ_DMU_PCU_OTP_CONFIGr(u,i,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIGr_OFFSET+(4*(i)),r._dmu_pcu_otp_config)
#define WRITE_DMU_PCU_OTP_CONFIGr(u,i,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIGr_OFFSET+(4*(i)),r._dmu_pcu_otp_config)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_0.
 */
#define READ_DMU_PCU_OTP_CONFIG_0r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_0r_OFFSET,r._dmu_pcu_otp_config_0)
#define WRITE_DMU_PCU_OTP_CONFIG_0r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_0r_OFFSET,r._dmu_pcu_otp_config_0)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_0r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_10.
 */
#define READ_DMU_PCU_OTP_CONFIG_10r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_10r_OFFSET,r._dmu_pcu_otp_config_10)
#define WRITE_DMU_PCU_OTP_CONFIG_10r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_10r_OFFSET,r._dmu_pcu_otp_config_10)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_10r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_11.
 */
#define READ_DMU_PCU_OTP_CONFIG_11r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_11r_OFFSET,r._dmu_pcu_otp_config_11)
#define WRITE_DMU_PCU_OTP_CONFIG_11r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_11r_OFFSET,r._dmu_pcu_otp_config_11)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_11r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_12.
 */
#define READ_DMU_PCU_OTP_CONFIG_12r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_12r_OFFSET,r._dmu_pcu_otp_config_12)
#define WRITE_DMU_PCU_OTP_CONFIG_12r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_12r_OFFSET,r._dmu_pcu_otp_config_12)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_12r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_13.
 */
#define READ_DMU_PCU_OTP_CONFIG_13r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_13r_OFFSET,r._dmu_pcu_otp_config_13)
#define WRITE_DMU_PCU_OTP_CONFIG_13r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_13r_OFFSET,r._dmu_pcu_otp_config_13)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_13r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_14.
 */
#define READ_DMU_PCU_OTP_CONFIG_14r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_14r_OFFSET,r._dmu_pcu_otp_config_14)
#define WRITE_DMU_PCU_OTP_CONFIG_14r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_14r_OFFSET,r._dmu_pcu_otp_config_14)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_14r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_15.
 */
#define READ_DMU_PCU_OTP_CONFIG_15r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_15r_OFFSET,r._dmu_pcu_otp_config_15)
#define WRITE_DMU_PCU_OTP_CONFIG_15r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_15r_OFFSET,r._dmu_pcu_otp_config_15)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_15r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_16
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_16.
 */
#define READ_DMU_PCU_OTP_CONFIG_16r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_16r_OFFSET,r._dmu_pcu_otp_config_16)
#define WRITE_DMU_PCU_OTP_CONFIG_16r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_16r_OFFSET,r._dmu_pcu_otp_config_16)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_16r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_17
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_17.
 */
#define READ_DMU_PCU_OTP_CONFIG_17r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_17r_OFFSET,r._dmu_pcu_otp_config_17)
#define WRITE_DMU_PCU_OTP_CONFIG_17r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_17r_OFFSET,r._dmu_pcu_otp_config_17)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_17r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_18
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_18.
 */
#define READ_DMU_PCU_OTP_CONFIG_18r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_18r_OFFSET,r._dmu_pcu_otp_config_18)
#define WRITE_DMU_PCU_OTP_CONFIG_18r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_18r_OFFSET,r._dmu_pcu_otp_config_18)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_18r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_19.
 */
#define READ_DMU_PCU_OTP_CONFIG_19r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_19r_OFFSET,r._dmu_pcu_otp_config_19)
#define WRITE_DMU_PCU_OTP_CONFIG_19r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_19r_OFFSET,r._dmu_pcu_otp_config_19)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_19r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_1.
 */
#define READ_DMU_PCU_OTP_CONFIG_1r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_1r_OFFSET,r._dmu_pcu_otp_config_1)
#define WRITE_DMU_PCU_OTP_CONFIG_1r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_1r_OFFSET,r._dmu_pcu_otp_config_1)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_1r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_20.
 */
#define READ_DMU_PCU_OTP_CONFIG_20r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_20r_OFFSET,r._dmu_pcu_otp_config_20)
#define WRITE_DMU_PCU_OTP_CONFIG_20r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_20r_OFFSET,r._dmu_pcu_otp_config_20)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_20r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_21
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_21.
 */
#define READ_DMU_PCU_OTP_CONFIG_21r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_21r_OFFSET,r._dmu_pcu_otp_config_21)
#define WRITE_DMU_PCU_OTP_CONFIG_21r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_21r_OFFSET,r._dmu_pcu_otp_config_21)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_21r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_22
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_22.
 */
#define READ_DMU_PCU_OTP_CONFIG_22r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_22r_OFFSET,r._dmu_pcu_otp_config_22)
#define WRITE_DMU_PCU_OTP_CONFIG_22r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_22r_OFFSET,r._dmu_pcu_otp_config_22)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_22r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_23.
 */
#define READ_DMU_PCU_OTP_CONFIG_23r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_23r_OFFSET,r._dmu_pcu_otp_config_23)
#define WRITE_DMU_PCU_OTP_CONFIG_23r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_23r_OFFSET,r._dmu_pcu_otp_config_23)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_23r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_24
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_24.
 */
#define READ_DMU_PCU_OTP_CONFIG_24r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_24r_OFFSET,r._dmu_pcu_otp_config_24)
#define WRITE_DMU_PCU_OTP_CONFIG_24r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_24r_OFFSET,r._dmu_pcu_otp_config_24)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_24r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_25
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_25.
 */
#define READ_DMU_PCU_OTP_CONFIG_25r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_25r_OFFSET,r._dmu_pcu_otp_config_25)
#define WRITE_DMU_PCU_OTP_CONFIG_25r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_25r_OFFSET,r._dmu_pcu_otp_config_25)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_25r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_26
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_26.
 */
#define READ_DMU_PCU_OTP_CONFIG_26r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_26r_OFFSET,r._dmu_pcu_otp_config_26)
#define WRITE_DMU_PCU_OTP_CONFIG_26r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_26r_OFFSET,r._dmu_pcu_otp_config_26)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_26r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_27.
 */
#define READ_DMU_PCU_OTP_CONFIG_27r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_27r_OFFSET,r._dmu_pcu_otp_config_27)
#define WRITE_DMU_PCU_OTP_CONFIG_27r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_27r_OFFSET,r._dmu_pcu_otp_config_27)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_27r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_28
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_28.
 */
#define READ_DMU_PCU_OTP_CONFIG_28r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_28r_OFFSET,r._dmu_pcu_otp_config_28)
#define WRITE_DMU_PCU_OTP_CONFIG_28r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_28r_OFFSET,r._dmu_pcu_otp_config_28)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_28r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_29
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_29.
 */
#define READ_DMU_PCU_OTP_CONFIG_29r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_29r_OFFSET,r._dmu_pcu_otp_config_29)
#define WRITE_DMU_PCU_OTP_CONFIG_29r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_29r_OFFSET,r._dmu_pcu_otp_config_29)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_29r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_2.
 */
#define READ_DMU_PCU_OTP_CONFIG_2r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_2r_OFFSET,r._dmu_pcu_otp_config_2)
#define WRITE_DMU_PCU_OTP_CONFIG_2r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_2r_OFFSET,r._dmu_pcu_otp_config_2)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_2r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_30
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_30.
 */
#define READ_DMU_PCU_OTP_CONFIG_30r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_30r_OFFSET,r._dmu_pcu_otp_config_30)
#define WRITE_DMU_PCU_OTP_CONFIG_30r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_30r_OFFSET,r._dmu_pcu_otp_config_30)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_30r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_31.
 */
#define READ_DMU_PCU_OTP_CONFIG_31r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_31r_OFFSET,r._dmu_pcu_otp_config_31)
#define WRITE_DMU_PCU_OTP_CONFIG_31r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_31r_OFFSET,r._dmu_pcu_otp_config_31)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_31r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_3.
 */
#define READ_DMU_PCU_OTP_CONFIG_3r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_3r_OFFSET,r._dmu_pcu_otp_config_3)
#define WRITE_DMU_PCU_OTP_CONFIG_3r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_3r_OFFSET,r._dmu_pcu_otp_config_3)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_3r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_4.
 */
#define READ_DMU_PCU_OTP_CONFIG_4r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_4r_OFFSET,r._dmu_pcu_otp_config_4)
#define WRITE_DMU_PCU_OTP_CONFIG_4r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_4r_OFFSET,r._dmu_pcu_otp_config_4)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_4r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_5.
 */
#define READ_DMU_PCU_OTP_CONFIG_5r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_5r_OFFSET,r._dmu_pcu_otp_config_5)
#define WRITE_DMU_PCU_OTP_CONFIG_5r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_5r_OFFSET,r._dmu_pcu_otp_config_5)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_5r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_6.
 */
#define READ_DMU_PCU_OTP_CONFIG_6r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_6r_OFFSET,r._dmu_pcu_otp_config_6)
#define WRITE_DMU_PCU_OTP_CONFIG_6r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_6r_OFFSET,r._dmu_pcu_otp_config_6)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_6r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_7.
 */
#define READ_DMU_PCU_OTP_CONFIG_7r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_7r_OFFSET,r._dmu_pcu_otp_config_7)
#define WRITE_DMU_PCU_OTP_CONFIG_7r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_7r_OFFSET,r._dmu_pcu_otp_config_7)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_7r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_8
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_8.
 */
#define READ_DMU_PCU_OTP_CONFIG_8r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_8r_OFFSET,r._dmu_pcu_otp_config_8)
#define WRITE_DMU_PCU_OTP_CONFIG_8r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_8r_OFFSET,r._dmu_pcu_otp_config_8)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_8r'
 */




/*******************************************************************************
 * REGISTER:  DMU_PCU_OTP_CONFIG_9
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_PCU_OTP_CONFIG_9.
 */
#define READ_DMU_PCU_OTP_CONFIG_9r(u,r) BCMDRD_IPROC_READ(u,DMU_PCU_OTP_CONFIG_9r_OFFSET,r._dmu_pcu_otp_config_9)
#define WRITE_DMU_PCU_OTP_CONFIG_9r(u,r) BCMDRD_IPROC_WRITE(u,DMU_PCU_OTP_CONFIG_9r_OFFSET,r._dmu_pcu_otp_config_9)

/*******************************************************************************
 * End of 'DMU_PCU_OTP_CONFIG_9r'
 */




/*******************************************************************************
 * REGISTER:  GPIO_AUX_SEL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_AUX_SEL.
 */
#define READ_GPIO_AUX_SELr(u,r) BCMDRD_IPROC_READ(u,GPIO_AUX_SELr_OFFSET,r._gpio_aux_sel)
#define WRITE_GPIO_AUX_SELr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_AUX_SELr_OFFSET,r._gpio_aux_sel)

/*******************************************************************************
 * End of 'GPIO_AUX_SELr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_DATA_IN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_DATA_IN.
 */
#define READ_GPIO_DATA_INr(u,r) BCMDRD_IPROC_READ(u,GPIO_DATA_INr_OFFSET,r._gpio_data_in)
#define WRITE_GPIO_DATA_INr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_DATA_INr_OFFSET,r._gpio_data_in)

/*******************************************************************************
 * End of 'GPIO_DATA_INr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_DATA_OUT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_DATA_OUT.
 */
#define READ_GPIO_DATA_OUTr(u,r) BCMDRD_IPROC_READ(u,GPIO_DATA_OUTr_OFFSET,r._gpio_data_out)
#define WRITE_GPIO_DATA_OUTr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_DATA_OUTr_OFFSET,r._gpio_data_out)

/*******************************************************************************
 * End of 'GPIO_DATA_OUTr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_INIT_VAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_INIT_VAL.
 */
#define READ_GPIO_INIT_VALr(u,r) BCMDRD_IPROC_READ(u,GPIO_INIT_VALr_OFFSET,r._gpio_init_val)
#define WRITE_GPIO_INIT_VALr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_INIT_VALr_OFFSET,r._gpio_init_val)

/*******************************************************************************
 * End of 'GPIO_INIT_VALr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_INT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_INT_CLR.
 */
#define READ_GPIO_INT_CLRr(u,r) BCMDRD_IPROC_READ(u,GPIO_INT_CLRr_OFFSET,r._gpio_int_clr)
#define WRITE_GPIO_INT_CLRr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_INT_CLRr_OFFSET,r._gpio_int_clr)

/*******************************************************************************
 * End of 'GPIO_INT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_INT_DE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_INT_DE.
 */
#define READ_GPIO_INT_DEr(u,r) BCMDRD_IPROC_READ(u,GPIO_INT_DEr_OFFSET,r._gpio_int_de)
#define WRITE_GPIO_INT_DEr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_INT_DEr_OFFSET,r._gpio_int_de)

/*******************************************************************************
 * End of 'GPIO_INT_DEr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_INT_EDGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_INT_EDGE.
 */
#define READ_GPIO_INT_EDGEr(u,r) BCMDRD_IPROC_READ(u,GPIO_INT_EDGEr_OFFSET,r._gpio_int_edge)
#define WRITE_GPIO_INT_EDGEr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_INT_EDGEr_OFFSET,r._gpio_int_edge)

/*******************************************************************************
 * End of 'GPIO_INT_EDGEr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_INT_MSK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_INT_MSK.
 */
#define READ_GPIO_INT_MSKr(u,r) BCMDRD_IPROC_READ(u,GPIO_INT_MSKr_OFFSET,r._gpio_int_msk)
#define WRITE_GPIO_INT_MSKr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_INT_MSKr_OFFSET,r._gpio_int_msk)

/*******************************************************************************
 * End of 'GPIO_INT_MSKr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_INT_MSTAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_INT_MSTAT.
 */
#define READ_GPIO_INT_MSTATr(u,r) BCMDRD_IPROC_READ(u,GPIO_INT_MSTATr_OFFSET,r._gpio_int_mstat)
#define WRITE_GPIO_INT_MSTATr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_INT_MSTATr_OFFSET,r._gpio_int_mstat)

/*******************************************************************************
 * End of 'GPIO_INT_MSTATr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_INT_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_INT_STAT.
 */
#define READ_GPIO_INT_STATr(u,r) BCMDRD_IPROC_READ(u,GPIO_INT_STATr_OFFSET,r._gpio_int_stat)
#define WRITE_GPIO_INT_STATr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_INT_STATr_OFFSET,r._gpio_int_stat)

/*******************************************************************************
 * End of 'GPIO_INT_STATr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_INT_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_INT_TYPE.
 */
#define READ_GPIO_INT_TYPEr(u,r) BCMDRD_IPROC_READ(u,GPIO_INT_TYPEr_OFFSET,r._gpio_int_type)
#define WRITE_GPIO_INT_TYPEr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_INT_TYPEr_OFFSET,r._gpio_int_type)

/*******************************************************************************
 * End of 'GPIO_INT_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_OUT_EN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_OUT_EN.
 */
#define READ_GPIO_OUT_ENr(u,r) BCMDRD_IPROC_READ(u,GPIO_OUT_ENr_OFFSET,r._gpio_out_en)
#define WRITE_GPIO_OUT_ENr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_OUT_ENr_OFFSET,r._gpio_out_en)

/*******************************************************************************
 * End of 'GPIO_OUT_ENr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_PAD_RES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_PAD_RES.
 */
#define READ_GPIO_PAD_RESr(u,r) BCMDRD_IPROC_READ(u,GPIO_PAD_RESr_OFFSET,r._gpio_pad_res)
#define WRITE_GPIO_PAD_RESr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_PAD_RESr_OFFSET,r._gpio_pad_res)

/*******************************************************************************
 * End of 'GPIO_PAD_RESr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_PRB_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_PRB_ENABLE.
 */
#define READ_GPIO_PRB_ENABLEr(u,r) BCMDRD_IPROC_READ(u,GPIO_PRB_ENABLEr_OFFSET,r._gpio_prb_enable)
#define WRITE_GPIO_PRB_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_PRB_ENABLEr_OFFSET,r._gpio_prb_enable)

/*******************************************************************************
 * End of 'GPIO_PRB_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_PRB_OE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_PRB_OE.
 */
#define READ_GPIO_PRB_OEr(u,r) BCMDRD_IPROC_READ(u,GPIO_PRB_OEr_OFFSET,r._gpio_prb_oe)
#define WRITE_GPIO_PRB_OEr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_PRB_OEr_OFFSET,r._gpio_prb_oe)

/*******************************************************************************
 * End of 'GPIO_PRB_OEr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_RES_EN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_RES_EN.
 */
#define READ_GPIO_RES_ENr(u,r) BCMDRD_IPROC_READ(u,GPIO_RES_ENr_OFFSET,r._gpio_res_en)
#define WRITE_GPIO_RES_ENr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_RES_ENr_OFFSET,r._gpio_res_en)

/*******************************************************************************
 * End of 'GPIO_RES_ENr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_TEST_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_TEST_ENABLE.
 */
#define READ_GPIO_TEST_ENABLEr(u,r) BCMDRD_IPROC_READ(u,GPIO_TEST_ENABLEr_OFFSET,r._gpio_test_enable)
#define WRITE_GPIO_TEST_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_TEST_ENABLEr_OFFSET,r._gpio_test_enable)

/*******************************************************************************
 * End of 'GPIO_TEST_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_TEST_INPUT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_TEST_INPUT.
 */
#define READ_GPIO_TEST_INPUTr(u,r) BCMDRD_IPROC_READ(u,GPIO_TEST_INPUTr_OFFSET,r._gpio_test_input)
#define WRITE_GPIO_TEST_INPUTr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_TEST_INPUTr_OFFSET,r._gpio_test_input)

/*******************************************************************************
 * End of 'GPIO_TEST_INPUTr'
 */




/*******************************************************************************
 * REGISTER:  GPIO_TEST_OUTPUT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access GPIO_TEST_OUTPUT.
 */
#define READ_GPIO_TEST_OUTPUTr(u,r) BCMDRD_IPROC_READ(u,GPIO_TEST_OUTPUTr_OFFSET,r._gpio_test_output)
#define WRITE_GPIO_TEST_OUTPUTr(u,r) BCMDRD_IPROC_WRITE(u,GPIO_TEST_OUTPUTr_OFFSET,r._gpio_test_output)

/*******************************************************************************
 * End of 'GPIO_TEST_OUTPUTr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_ENABLE_REG0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_ENABLE_REG0.
 */
#define READ_ICFG_CHIP_LP_INTR_ENABLE_REG0r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_ENABLE_REG0r_OFFSET,r._icfg_chip_lp_intr_enable_reg0)
#define WRITE_ICFG_CHIP_LP_INTR_ENABLE_REG0r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_ENABLE_REG0r_OFFSET,r._icfg_chip_lp_intr_enable_reg0)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_ENABLE_REG0r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_ENABLE_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_ENABLE_REG1.
 */
#define READ_ICFG_CHIP_LP_INTR_ENABLE_REG1r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_ENABLE_REG1r_OFFSET,r._icfg_chip_lp_intr_enable_reg1)
#define WRITE_ICFG_CHIP_LP_INTR_ENABLE_REG1r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_ENABLE_REG1r_OFFSET,r._icfg_chip_lp_intr_enable_reg1)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_ENABLE_REG1r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_ENABLE_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_ENABLE_REG2.
 */
#define READ_ICFG_CHIP_LP_INTR_ENABLE_REG2r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_ENABLE_REG2r_OFFSET,r._icfg_chip_lp_intr_enable_reg2)
#define WRITE_ICFG_CHIP_LP_INTR_ENABLE_REG2r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_ENABLE_REG2r_OFFSET,r._icfg_chip_lp_intr_enable_reg2)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_ENABLE_REG2r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_ENABLE_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_ENABLE_REG3.
 */
#define READ_ICFG_CHIP_LP_INTR_ENABLE_REG3r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_ENABLE_REG3r_OFFSET,r._icfg_chip_lp_intr_enable_reg3)
#define WRITE_ICFG_CHIP_LP_INTR_ENABLE_REG3r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_ENABLE_REG3r_OFFSET,r._icfg_chip_lp_intr_enable_reg3)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_ENABLE_REG3r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_ENABLE_REG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_ENABLE_REG.
 */
#define READ_ICFG_CHIP_LP_INTR_ENABLE_REGr(u,i,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_ENABLE_REGr_OFFSET+(4*(i)),r._icfg_chip_lp_intr_enable_reg)
#define WRITE_ICFG_CHIP_LP_INTR_ENABLE_REGr(u,i,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_ENABLE_REGr_OFFSET+(4*(i)),r._icfg_chip_lp_intr_enable_reg)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_ENABLE_REGr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_RAW_STATUS_REG0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_RAW_STATUS_REG0.
 */
#define READ_ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r_OFFSET,r._icfg_chip_lp_intr_raw_status_reg0)
#define WRITE_ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r_OFFSET,r._icfg_chip_lp_intr_raw_status_reg0)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_RAW_STATUS_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_RAW_STATUS_REG1.
 */
#define READ_ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r_OFFSET,r._icfg_chip_lp_intr_raw_status_reg1)
#define WRITE_ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r_OFFSET,r._icfg_chip_lp_intr_raw_status_reg1)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_RAW_STATUS_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_RAW_STATUS_REG2.
 */
#define READ_ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r_OFFSET,r._icfg_chip_lp_intr_raw_status_reg2)
#define WRITE_ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r_OFFSET,r._icfg_chip_lp_intr_raw_status_reg2)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_RAW_STATUS_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_RAW_STATUS_REG3.
 */
#define READ_ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r_OFFSET,r._icfg_chip_lp_intr_raw_status_reg3)
#define WRITE_ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r_OFFSET,r._icfg_chip_lp_intr_raw_status_reg3)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_RAW_STATUS_REG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_RAW_STATUS_REG.
 */
#define READ_ICFG_CHIP_LP_INTR_RAW_STATUS_REGr(u,i,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REGr_OFFSET+(4*(i)),r._icfg_chip_lp_intr_raw_status_reg)
#define WRITE_ICFG_CHIP_LP_INTR_RAW_STATUS_REGr(u,i,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_RAW_STATUS_REGr_OFFSET+(4*(i)),r._icfg_chip_lp_intr_raw_status_reg)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_RAW_STATUS_REGr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_STATUS_REG0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_STATUS_REG0.
 */
#define READ_ICFG_CHIP_LP_INTR_STATUS_REG0r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_STATUS_REG0r_OFFSET,r._icfg_chip_lp_intr_status_reg0)
#define WRITE_ICFG_CHIP_LP_INTR_STATUS_REG0r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_STATUS_REG0r_OFFSET,r._icfg_chip_lp_intr_status_reg0)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_STATUS_REG0r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_STATUS_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_STATUS_REG1.
 */
#define READ_ICFG_CHIP_LP_INTR_STATUS_REG1r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_STATUS_REG1r_OFFSET,r._icfg_chip_lp_intr_status_reg1)
#define WRITE_ICFG_CHIP_LP_INTR_STATUS_REG1r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_STATUS_REG1r_OFFSET,r._icfg_chip_lp_intr_status_reg1)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_STATUS_REG1r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_STATUS_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_STATUS_REG2.
 */
#define READ_ICFG_CHIP_LP_INTR_STATUS_REG2r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_STATUS_REG2r_OFFSET,r._icfg_chip_lp_intr_status_reg2)
#define WRITE_ICFG_CHIP_LP_INTR_STATUS_REG2r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_STATUS_REG2r_OFFSET,r._icfg_chip_lp_intr_status_reg2)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_STATUS_REG2r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_STATUS_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_STATUS_REG3.
 */
#define READ_ICFG_CHIP_LP_INTR_STATUS_REG3r(u,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_STATUS_REG3r_OFFSET,r._icfg_chip_lp_intr_status_reg3)
#define WRITE_ICFG_CHIP_LP_INTR_STATUS_REG3r(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_STATUS_REG3r_OFFSET,r._icfg_chip_lp_intr_status_reg3)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_STATUS_REG3r'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CHIP_LP_INTR_STATUS_REG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CHIP_LP_INTR_STATUS_REG.
 */
#define READ_ICFG_CHIP_LP_INTR_STATUS_REGr(u,i,r) BCMDRD_IPROC_READ(u,ICFG_CHIP_LP_INTR_STATUS_REGr_OFFSET+(4*(i)),r._icfg_chip_lp_intr_status_reg)
#define WRITE_ICFG_CHIP_LP_INTR_STATUS_REGr(u,i,r) BCMDRD_IPROC_WRITE(u,ICFG_CHIP_LP_INTR_STATUS_REGr_OFFSET+(4*(i)),r._icfg_chip_lp_intr_status_reg)

/*******************************************************************************
 * End of 'ICFG_CHIP_LP_INTR_STATUS_REGr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CMIC_RCPU_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CMIC_RCPU_SW_PROG_INTR.
 */
#define READ_ICFG_CMIC_RCPU_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CMIC_RCPU_SW_PROG_INTRr_OFFSET,r._icfg_cmic_rcpu_sw_prog_intr)
#define WRITE_ICFG_CMIC_RCPU_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CMIC_RCPU_SW_PROG_INTRr_OFFSET,r._icfg_cmic_rcpu_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_CMIC_RCPU_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CMIC_RCPU_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CMIC_RCPU_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cmic_rcpu_sw_prog_intr_clr)
#define WRITE_ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cmic_rcpu_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CMIC_RCPU_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CMIC_RCPU_SW_PROG_INTR_SET.
 */
#define READ_ICFG_CMIC_RCPU_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_CMIC_RCPU_SW_PROG_INTR_SETr_OFFSET,r._icfg_cmic_rcpu_sw_prog_intr_set)
#define WRITE_ICFG_CMIC_RCPU_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CMIC_RCPU_SW_PROG_INTR_SETr_OFFSET,r._icfg_cmic_rcpu_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_CMIC_RCPU_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_SW_PROG_INTR.
 */
#define READ_ICFG_CORTEXM0_SW_PROG_INTRr(u,i,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_SW_PROG_INTRr_OFFSET+(4*(i)*3),r._icfg_cortexm0_sw_prog_intr)
#define WRITE_ICFG_CORTEXM0_SW_PROG_INTRr(u,i,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_SW_PROG_INTRr_OFFSET+(4*(i)*3),r._icfg_cortexm0_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_CORTEXM0_SW_PROG_INTR_CLRr(u,i,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_SW_PROG_INTR_CLRr_OFFSET+(4*(i)*3),r._icfg_cortexm0_sw_prog_intr_clr)
#define WRITE_ICFG_CORTEXM0_SW_PROG_INTR_CLRr(u,i,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_SW_PROG_INTR_CLRr_OFFSET+(4*(i)*3),r._icfg_cortexm0_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_SW_PROG_INTR_SET.
 */
#define READ_ICFG_CORTEXM0_SW_PROG_INTR_SETr(u,i,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_SW_PROG_INTR_SETr_OFFSET+(4*(i)*3),r._icfg_cortexm0_sw_prog_intr_set)
#define WRITE_ICFG_CORTEXM0_SW_PROG_INTR_SETr(u,i,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_SW_PROG_INTR_SETr_OFFSET+(4*(i)*3),r._icfg_cortexm0_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u0_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u0_SW_PROG_INTR.
 */
#define READ_ICFG_CORTEXM0_U0_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U0_SW_PROG_INTRr_OFFSET,r._icfg_cortexm0_u0_sw_prog_intr)
#define WRITE_ICFG_CORTEXM0_U0_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U0_SW_PROG_INTRr_OFFSET,r._icfg_cortexm0_u0_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U0_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u0_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u0_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cortexm0_u0_sw_prog_intr_clr)
#define WRITE_ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cortexm0_u0_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u0_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u0_SW_PROG_INTR_SET.
 */
#define READ_ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr_OFFSET,r._icfg_cortexm0_u0_sw_prog_intr_set)
#define WRITE_ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr_OFFSET,r._icfg_cortexm0_u0_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u1_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u1_SW_PROG_INTR.
 */
#define READ_ICFG_CORTEXM0_U1_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U1_SW_PROG_INTRr_OFFSET,r._icfg_cortexm0_u1_sw_prog_intr)
#define WRITE_ICFG_CORTEXM0_U1_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U1_SW_PROG_INTRr_OFFSET,r._icfg_cortexm0_u1_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U1_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u1_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u1_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cortexm0_u1_sw_prog_intr_clr)
#define WRITE_ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cortexm0_u1_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u1_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u1_SW_PROG_INTR_SET.
 */
#define READ_ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr_OFFSET,r._icfg_cortexm0_u1_sw_prog_intr_set)
#define WRITE_ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr_OFFSET,r._icfg_cortexm0_u1_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u2_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u2_SW_PROG_INTR.
 */
#define READ_ICFG_CORTEXM0_U2_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U2_SW_PROG_INTRr_OFFSET,r._icfg_cortexm0_u2_sw_prog_intr)
#define WRITE_ICFG_CORTEXM0_U2_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U2_SW_PROG_INTRr_OFFSET,r._icfg_cortexm0_u2_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U2_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u2_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u2_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cortexm0_u2_sw_prog_intr_clr)
#define WRITE_ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cortexm0_u2_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u2_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u2_SW_PROG_INTR_SET.
 */
#define READ_ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr_OFFSET,r._icfg_cortexm0_u2_sw_prog_intr_set)
#define WRITE_ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr_OFFSET,r._icfg_cortexm0_u2_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u3_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u3_SW_PROG_INTR.
 */
#define READ_ICFG_CORTEXM0_U3_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U3_SW_PROG_INTRr_OFFSET,r._icfg_cortexm0_u3_sw_prog_intr)
#define WRITE_ICFG_CORTEXM0_U3_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U3_SW_PROG_INTRr_OFFSET,r._icfg_cortexm0_u3_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U3_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u3_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u3_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cortexm0_u3_sw_prog_intr_clr)
#define WRITE_ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr_OFFSET,r._icfg_cortexm0_u3_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_CortexM0_u3_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_CortexM0_u3_SW_PROG_INTR_SET.
 */
#define READ_ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr_OFFSET,r._icfg_cortexm0_u3_sw_prog_intr_set)
#define WRITE_ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr_OFFSET,r._icfg_cortexm0_u3_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_GEN_PURPOSE_REG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_GEN_PURPOSE_REG.
 */
#define READ_ICFG_GEN_PURPOSE_REGr(u,i,r) BCMDRD_IPROC_READ(u,ICFG_GEN_PURPOSE_REGr_OFFSET+(4*(i)),r._icfg_gen_purpose_reg)
#define WRITE_ICFG_GEN_PURPOSE_REGr(u,i,r) BCMDRD_IPROC_WRITE(u,ICFG_GEN_PURPOSE_REGr_OFFSET+(4*(i)),r._icfg_gen_purpose_reg)

/*******************************************************************************
 * End of 'ICFG_GEN_PURPOSE_REGr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_MHOST0_STRAPS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_MHOST0_STRAPS.
 */
#define READ_ICFG_MHOST0_STRAPSr(u,r) BCMDRD_IPROC_READ(u,ICFG_MHOST0_STRAPSr_OFFSET,r._icfg_mhost0_straps)
#define WRITE_ICFG_MHOST0_STRAPSr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_MHOST0_STRAPSr_OFFSET,r._icfg_mhost0_straps)

/*******************************************************************************
 * End of 'ICFG_MHOST0_STRAPSr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_MHOST1_STRAPS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_MHOST1_STRAPS.
 */
#define READ_ICFG_MHOST1_STRAPSr(u,r) BCMDRD_IPROC_READ(u,ICFG_MHOST1_STRAPSr_OFFSET,r._icfg_mhost1_straps)
#define WRITE_ICFG_MHOST1_STRAPSr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_MHOST1_STRAPSr_OFFSET,r._icfg_mhost1_straps)

/*******************************************************************************
 * End of 'ICFG_MHOST1_STRAPSr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_PCIE_0_STRAPS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_PCIE_0_STRAPS.
 */
#define READ_ICFG_PCIE_0_STRAPSr(u,r) BCMDRD_IPROC_READ(u,ICFG_PCIE_0_STRAPSr_OFFSET,r._icfg_pcie_0_straps)
#define WRITE_ICFG_PCIE_0_STRAPSr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_PCIE_0_STRAPSr_OFFSET,r._icfg_pcie_0_straps)

/*******************************************************************************
 * End of 'ICFG_PCIE_0_STRAPSr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_PCIE_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_PCIE_SW_PROG_INTR.
 */
#define READ_ICFG_PCIE_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_PCIE_SW_PROG_INTRr_OFFSET,r._icfg_pcie_sw_prog_intr)
#define WRITE_ICFG_PCIE_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_PCIE_SW_PROG_INTRr_OFFSET,r._icfg_pcie_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_PCIE_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_PCIE_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_PCIE_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_PCIE_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_PCIE_SW_PROG_INTR_CLRr_OFFSET,r._icfg_pcie_sw_prog_intr_clr)
#define WRITE_ICFG_PCIE_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_PCIE_SW_PROG_INTR_CLRr_OFFSET,r._icfg_pcie_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_PCIE_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_PCIE_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_PCIE_SW_PROG_INTR_SET.
 */
#define READ_ICFG_PCIE_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_PCIE_SW_PROG_INTR_SETr_OFFSET,r._icfg_pcie_sw_prog_intr_set)
#define WRITE_ICFG_PCIE_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_PCIE_SW_PROG_INTR_SETr_OFFSET,r._icfg_pcie_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_PCIE_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_ROM_STRAPS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_ROM_STRAPS.
 */
#define READ_ICFG_ROM_STRAPSr(u,r) BCMDRD_IPROC_READ(u,ICFG_ROM_STRAPSr_OFFSET,r._icfg_rom_straps)
#define WRITE_ICFG_ROM_STRAPSr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_ROM_STRAPSr_OFFSET,r._icfg_rom_straps)

/*******************************************************************************
 * End of 'ICFG_ROM_STRAPSr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS0_MHOST0_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS0_MHOST0_SW_PROG_INTR.
 */
#define READ_ICFG_RTS0_MHOST0_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS0_MHOST0_SW_PROG_INTRr_OFFSET,r._icfg_rts0_mhost0_sw_prog_intr)
#define WRITE_ICFG_RTS0_MHOST0_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS0_MHOST0_SW_PROG_INTRr_OFFSET,r._icfg_rts0_mhost0_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_RTS0_MHOST0_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS0_MHOST0_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS0_MHOST0_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr_OFFSET,r._icfg_rts0_mhost0_sw_prog_intr_clr)
#define WRITE_ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr_OFFSET,r._icfg_rts0_mhost0_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS0_MHOST0_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS0_MHOST0_SW_PROG_INTR_SET.
 */
#define READ_ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr_OFFSET,r._icfg_rts0_mhost0_sw_prog_intr_set)
#define WRITE_ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr_OFFSET,r._icfg_rts0_mhost0_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS0_MHOST1_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS0_MHOST1_SW_PROG_INTR.
 */
#define READ_ICFG_RTS0_MHOST1_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS0_MHOST1_SW_PROG_INTRr_OFFSET,r._icfg_rts0_mhost1_sw_prog_intr)
#define WRITE_ICFG_RTS0_MHOST1_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS0_MHOST1_SW_PROG_INTRr_OFFSET,r._icfg_rts0_mhost1_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_RTS0_MHOST1_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS0_MHOST1_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS0_MHOST1_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr_OFFSET,r._icfg_rts0_mhost1_sw_prog_intr_clr)
#define WRITE_ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr_OFFSET,r._icfg_rts0_mhost1_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS0_MHOST1_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS0_MHOST1_SW_PROG_INTR_SET.
 */
#define READ_ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr_OFFSET,r._icfg_rts0_mhost1_sw_prog_intr_set)
#define WRITE_ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr_OFFSET,r._icfg_rts0_mhost1_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS1_MHOST0_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS1_MHOST0_SW_PROG_INTR.
 */
#define READ_ICFG_RTS1_MHOST0_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS1_MHOST0_SW_PROG_INTRr_OFFSET,r._icfg_rts1_mhost0_sw_prog_intr)
#define WRITE_ICFG_RTS1_MHOST0_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS1_MHOST0_SW_PROG_INTRr_OFFSET,r._icfg_rts1_mhost0_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_RTS1_MHOST0_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS1_MHOST0_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS1_MHOST0_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr_OFFSET,r._icfg_rts1_mhost0_sw_prog_intr_clr)
#define WRITE_ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr_OFFSET,r._icfg_rts1_mhost0_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS1_MHOST0_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS1_MHOST0_SW_PROG_INTR_SET.
 */
#define READ_ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr_OFFSET,r._icfg_rts1_mhost0_sw_prog_intr_set)
#define WRITE_ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr_OFFSET,r._icfg_rts1_mhost0_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS1_MHOST1_SW_PROG_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS1_MHOST1_SW_PROG_INTR.
 */
#define READ_ICFG_RTS1_MHOST1_SW_PROG_INTRr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS1_MHOST1_SW_PROG_INTRr_OFFSET,r._icfg_rts1_mhost1_sw_prog_intr)
#define WRITE_ICFG_RTS1_MHOST1_SW_PROG_INTRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS1_MHOST1_SW_PROG_INTRr_OFFSET,r._icfg_rts1_mhost1_sw_prog_intr)

/*******************************************************************************
 * End of 'ICFG_RTS1_MHOST1_SW_PROG_INTRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS1_MHOST1_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS1_MHOST1_SW_PROG_INTR_CLR.
 */
#define READ_ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr_OFFSET,r._icfg_rts1_mhost1_sw_prog_intr_clr)
#define WRITE_ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr_OFFSET,r._icfg_rts1_mhost1_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_RTS1_MHOST1_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_RTS1_MHOST1_SW_PROG_INTR_SET.
 */
#define READ_ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr_OFFSET,r._icfg_rts1_mhost1_sw_prog_intr_set)
#define WRITE_ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr_OFFSET,r._icfg_rts1_mhost1_sw_prog_intr_set)

/*******************************************************************************
 * End of 'ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  ICFG_UART_MUX
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access ICFG_UART_MUX.
 */
#define READ_ICFG_UART_MUXr(u,r) BCMDRD_IPROC_READ(u,ICFG_UART_MUXr_OFFSET,r._icfg_uart_mux)
#define WRITE_ICFG_UART_MUXr(u,r) BCMDRD_IPROC_WRITE(u,ICFG_UART_MUXr_OFFSET,r._icfg_uart_mux)

/*******************************************************************************
 * End of 'ICFG_UART_MUXr'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_ENABLE_REG0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_ENABLE_REG0.
 */
#define READ_INTC_INTR_ENABLE_REG0r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_ENABLE_REG0r_OFFSET,r._intc_intr_enable_reg0)
#define WRITE_INTC_INTR_ENABLE_REG0r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_ENABLE_REG0r_OFFSET,r._intc_intr_enable_reg0)

/*******************************************************************************
 * End of 'INTC_INTR_ENABLE_REG0r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_ENABLE_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_ENABLE_REG1.
 */
#define READ_INTC_INTR_ENABLE_REG1r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_ENABLE_REG1r_OFFSET,r._intc_intr_enable_reg1)
#define WRITE_INTC_INTR_ENABLE_REG1r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_ENABLE_REG1r_OFFSET,r._intc_intr_enable_reg1)

/*******************************************************************************
 * End of 'INTC_INTR_ENABLE_REG1r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_ENABLE_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_ENABLE_REG2.
 */
#define READ_INTC_INTR_ENABLE_REG2r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_ENABLE_REG2r_OFFSET,r._intc_intr_enable_reg2)
#define WRITE_INTC_INTR_ENABLE_REG2r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_ENABLE_REG2r_OFFSET,r._intc_intr_enable_reg2)

/*******************************************************************************
 * End of 'INTC_INTR_ENABLE_REG2r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_ENABLE_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_ENABLE_REG3.
 */
#define READ_INTC_INTR_ENABLE_REG3r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_ENABLE_REG3r_OFFSET,r._intc_intr_enable_reg3)
#define WRITE_INTC_INTR_ENABLE_REG3r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_ENABLE_REG3r_OFFSET,r._intc_intr_enable_reg3)

/*******************************************************************************
 * End of 'INTC_INTR_ENABLE_REG3r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_ENABLE_REG4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_ENABLE_REG4.
 */
#define READ_INTC_INTR_ENABLE_REG4r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_ENABLE_REG4r_OFFSET,r._intc_intr_enable_reg4)
#define WRITE_INTC_INTR_ENABLE_REG4r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_ENABLE_REG4r_OFFSET,r._intc_intr_enable_reg4)

/*******************************************************************************
 * End of 'INTC_INTR_ENABLE_REG4r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_ENABLE_REG5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_ENABLE_REG5.
 */
#define READ_INTC_INTR_ENABLE_REG5r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_ENABLE_REG5r_OFFSET,r._intc_intr_enable_reg5)
#define WRITE_INTC_INTR_ENABLE_REG5r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_ENABLE_REG5r_OFFSET,r._intc_intr_enable_reg5)

/*******************************************************************************
 * End of 'INTC_INTR_ENABLE_REG5r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_ENABLE_REG6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_ENABLE_REG6.
 */
#define READ_INTC_INTR_ENABLE_REG6r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_ENABLE_REG6r_OFFSET,r._intc_intr_enable_reg6)
#define WRITE_INTC_INTR_ENABLE_REG6r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_ENABLE_REG6r_OFFSET,r._intc_intr_enable_reg6)

/*******************************************************************************
 * End of 'INTC_INTR_ENABLE_REG6r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_ENABLE_REG7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_ENABLE_REG7.
 */
#define READ_INTC_INTR_ENABLE_REG7r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_ENABLE_REG7r_OFFSET,r._intc_intr_enable_reg7)
#define WRITE_INTC_INTR_ENABLE_REG7r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_ENABLE_REG7r_OFFSET,r._intc_intr_enable_reg7)

/*******************************************************************************
 * End of 'INTC_INTR_ENABLE_REG7r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_ENABLE_REG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_ENABLE_REG.
 */
#define READ_INTC_INTR_ENABLE_REGr(u,i,r) BCMDRD_IPROC_READ(u,INTC_INTR_ENABLE_REGr_OFFSET+(4*(i)),r._intc_intr_enable_reg)
#define WRITE_INTC_INTR_ENABLE_REGr(u,i,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_ENABLE_REGr_OFFSET+(4*(i)),r._intc_intr_enable_reg)

/*******************************************************************************
 * End of 'INTC_INTR_ENABLE_REGr'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_RAW_STATUS_REG0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_RAW_STATUS_REG0.
 */
#define READ_INTC_INTR_RAW_STATUS_REG0r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_RAW_STATUS_REG0r_OFFSET,r._intc_intr_raw_status_reg0)
#define WRITE_INTC_INTR_RAW_STATUS_REG0r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_RAW_STATUS_REG0r_OFFSET,r._intc_intr_raw_status_reg0)

/*******************************************************************************
 * End of 'INTC_INTR_RAW_STATUS_REG0r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_RAW_STATUS_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_RAW_STATUS_REG1.
 */
#define READ_INTC_INTR_RAW_STATUS_REG1r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_RAW_STATUS_REG1r_OFFSET,r._intc_intr_raw_status_reg1)
#define WRITE_INTC_INTR_RAW_STATUS_REG1r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_RAW_STATUS_REG1r_OFFSET,r._intc_intr_raw_status_reg1)

/*******************************************************************************
 * End of 'INTC_INTR_RAW_STATUS_REG1r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_RAW_STATUS_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_RAW_STATUS_REG2.
 */
#define READ_INTC_INTR_RAW_STATUS_REG2r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_RAW_STATUS_REG2r_OFFSET,r._intc_intr_raw_status_reg2)
#define WRITE_INTC_INTR_RAW_STATUS_REG2r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_RAW_STATUS_REG2r_OFFSET,r._intc_intr_raw_status_reg2)

/*******************************************************************************
 * End of 'INTC_INTR_RAW_STATUS_REG2r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_RAW_STATUS_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_RAW_STATUS_REG3.
 */
#define READ_INTC_INTR_RAW_STATUS_REG3r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_RAW_STATUS_REG3r_OFFSET,r._intc_intr_raw_status_reg3)
#define WRITE_INTC_INTR_RAW_STATUS_REG3r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_RAW_STATUS_REG3r_OFFSET,r._intc_intr_raw_status_reg3)

/*******************************************************************************
 * End of 'INTC_INTR_RAW_STATUS_REG3r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_RAW_STATUS_REG4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_RAW_STATUS_REG4.
 */
#define READ_INTC_INTR_RAW_STATUS_REG4r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_RAW_STATUS_REG4r_OFFSET,r._intc_intr_raw_status_reg4)
#define WRITE_INTC_INTR_RAW_STATUS_REG4r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_RAW_STATUS_REG4r_OFFSET,r._intc_intr_raw_status_reg4)

/*******************************************************************************
 * End of 'INTC_INTR_RAW_STATUS_REG4r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_RAW_STATUS_REG5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_RAW_STATUS_REG5.
 */
#define READ_INTC_INTR_RAW_STATUS_REG5r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_RAW_STATUS_REG5r_OFFSET,r._intc_intr_raw_status_reg5)
#define WRITE_INTC_INTR_RAW_STATUS_REG5r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_RAW_STATUS_REG5r_OFFSET,r._intc_intr_raw_status_reg5)

/*******************************************************************************
 * End of 'INTC_INTR_RAW_STATUS_REG5r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_RAW_STATUS_REG6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_RAW_STATUS_REG6.
 */
#define READ_INTC_INTR_RAW_STATUS_REG6r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_RAW_STATUS_REG6r_OFFSET,r._intc_intr_raw_status_reg6)
#define WRITE_INTC_INTR_RAW_STATUS_REG6r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_RAW_STATUS_REG6r_OFFSET,r._intc_intr_raw_status_reg6)

/*******************************************************************************
 * End of 'INTC_INTR_RAW_STATUS_REG6r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_RAW_STATUS_REG7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_RAW_STATUS_REG7.
 */
#define READ_INTC_INTR_RAW_STATUS_REG7r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_RAW_STATUS_REG7r_OFFSET,r._intc_intr_raw_status_reg7)
#define WRITE_INTC_INTR_RAW_STATUS_REG7r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_RAW_STATUS_REG7r_OFFSET,r._intc_intr_raw_status_reg7)

/*******************************************************************************
 * End of 'INTC_INTR_RAW_STATUS_REG7r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_RAW_STATUS_REG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_RAW_STATUS_REG.
 */
#define READ_INTC_INTR_RAW_STATUS_REGr(u,i,r) BCMDRD_IPROC_READ(u,INTC_INTR_RAW_STATUS_REGr_OFFSET+(4*(i)),r._intc_intr_raw_status_reg)
#define WRITE_INTC_INTR_RAW_STATUS_REGr(u,i,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_RAW_STATUS_REGr_OFFSET+(4*(i)),r._intc_intr_raw_status_reg)

/*******************************************************************************
 * End of 'INTC_INTR_RAW_STATUS_REGr'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_STATUS_REG0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_STATUS_REG0.
 */
#define READ_INTC_INTR_STATUS_REG0r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_STATUS_REG0r_OFFSET,r._intc_intr_status_reg0)
#define WRITE_INTC_INTR_STATUS_REG0r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_STATUS_REG0r_OFFSET,r._intc_intr_status_reg0)

/*******************************************************************************
 * End of 'INTC_INTR_STATUS_REG0r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_STATUS_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_STATUS_REG1.
 */
#define READ_INTC_INTR_STATUS_REG1r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_STATUS_REG1r_OFFSET,r._intc_intr_status_reg1)
#define WRITE_INTC_INTR_STATUS_REG1r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_STATUS_REG1r_OFFSET,r._intc_intr_status_reg1)

/*******************************************************************************
 * End of 'INTC_INTR_STATUS_REG1r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_STATUS_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_STATUS_REG2.
 */
#define READ_INTC_INTR_STATUS_REG2r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_STATUS_REG2r_OFFSET,r._intc_intr_status_reg2)
#define WRITE_INTC_INTR_STATUS_REG2r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_STATUS_REG2r_OFFSET,r._intc_intr_status_reg2)

/*******************************************************************************
 * End of 'INTC_INTR_STATUS_REG2r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_STATUS_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_STATUS_REG3.
 */
#define READ_INTC_INTR_STATUS_REG3r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_STATUS_REG3r_OFFSET,r._intc_intr_status_reg3)
#define WRITE_INTC_INTR_STATUS_REG3r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_STATUS_REG3r_OFFSET,r._intc_intr_status_reg3)

/*******************************************************************************
 * End of 'INTC_INTR_STATUS_REG3r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_STATUS_REG4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_STATUS_REG4.
 */
#define READ_INTC_INTR_STATUS_REG4r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_STATUS_REG4r_OFFSET,r._intc_intr_status_reg4)
#define WRITE_INTC_INTR_STATUS_REG4r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_STATUS_REG4r_OFFSET,r._intc_intr_status_reg4)

/*******************************************************************************
 * End of 'INTC_INTR_STATUS_REG4r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_STATUS_REG5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_STATUS_REG5.
 */
#define READ_INTC_INTR_STATUS_REG5r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_STATUS_REG5r_OFFSET,r._intc_intr_status_reg5)
#define WRITE_INTC_INTR_STATUS_REG5r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_STATUS_REG5r_OFFSET,r._intc_intr_status_reg5)

/*******************************************************************************
 * End of 'INTC_INTR_STATUS_REG5r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_STATUS_REG6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_STATUS_REG6.
 */
#define READ_INTC_INTR_STATUS_REG6r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_STATUS_REG6r_OFFSET,r._intc_intr_status_reg6)
#define WRITE_INTC_INTR_STATUS_REG6r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_STATUS_REG6r_OFFSET,r._intc_intr_status_reg6)

/*******************************************************************************
 * End of 'INTC_INTR_STATUS_REG6r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_STATUS_REG7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_STATUS_REG7.
 */
#define READ_INTC_INTR_STATUS_REG7r(u,r) BCMDRD_IPROC_READ(u,INTC_INTR_STATUS_REG7r_OFFSET,r._intc_intr_status_reg7)
#define WRITE_INTC_INTR_STATUS_REG7r(u,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_STATUS_REG7r_OFFSET,r._intc_intr_status_reg7)

/*******************************************************************************
 * End of 'INTC_INTR_STATUS_REG7r'
 */




/*******************************************************************************
 * REGISTER:  INTC_INTR_STATUS_REG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access INTC_INTR_STATUS_REG.
 */
#define READ_INTC_INTR_STATUS_REGr(u,i,r) BCMDRD_IPROC_READ(u,INTC_INTR_STATUS_REGr_OFFSET+(4*(i)),r._intc_intr_status_reg)
#define WRITE_INTC_INTR_STATUS_REGr(u,i,r) BCMDRD_IPROC_WRITE(u,INTC_INTR_STATUS_REGr_OFFSET+(4*(i)),r._intc_intr_status_reg)

/*******************************************************************************
 * End of 'INTC_INTR_STATUS_REGr'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_CONTROL1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_CONTROL1.
 */
#define READ_M0SSQ_SRAM_LL_128K_CONTROL1r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_CONTROL1r_OFFSET,r._m0ssq_sram_ll_128k_control1)
#define WRITE_M0SSQ_SRAM_LL_128K_CONTROL1r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_CONTROL1r_OFFSET,r._m0ssq_sram_ll_128k_control1)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_CONTROL1r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1.
 */
#define READ_M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1r_OFFSET,r._m0ssq_sram_ll_128k_dynamic_standby_control1)
#define WRITE_M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1r_OFFSET,r._m0ssq_sram_ll_128k_dynamic_standby_control1)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2.
 */
#define READ_M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2r_OFFSET,r._m0ssq_sram_ll_128k_dynamic_standby_control2)
#define WRITE_M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2r_OFFSET,r._m0ssq_sram_ll_128k_dynamic_standby_control2)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLE.
 */
#define READ_M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLEr_OFFSET,r._m0ssq_sram_ll_128k_interrupt_enable)
#define WRITE_M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLEr_OFFSET,r._m0ssq_sram_ll_128k_interrupt_enable)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_INTERRUPT_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_INTERRUPT_STATUS.
 */
#define READ_M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSr(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSr_OFFSET,r._m0ssq_sram_ll_128k_interrupt_status)
#define WRITE_M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSr_OFFSET,r._m0ssq_sram_ll_128k_interrupt_status)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_MEMORY_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_MEMORY_CONTROL.
 */
#define READ_M0SSQ_SRAM_LL_128K_MEMORY_CONTROLr(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_MEMORY_CONTROLr_OFFSET,r._m0ssq_sram_ll_128k_memory_control)
#define WRITE_M0SSQ_SRAM_LL_128K_MEMORY_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_MEMORY_CONTROLr_OFFSET,r._m0ssq_sram_ll_128k_memory_control)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_MEMORY_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_MEMORY_PDA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_MEMORY_PDA.
 */
#define READ_M0SSQ_SRAM_LL_128K_MEMORY_PDAr(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_MEMORY_PDAr_OFFSET,r._m0ssq_sram_ll_128k_memory_pda)
#define WRITE_M0SSQ_SRAM_LL_128K_MEMORY_PDAr(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_MEMORY_PDAr_OFFSET,r._m0ssq_sram_ll_128k_memory_pda)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_MEMORY_PDAr'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLE.
 */
#define READ_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLEr_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_intr_enable)
#define WRITE_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLEr_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_intr_enable)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUS.
 */
#define READ_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSr_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_intr_status)
#define WRITE_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSr_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_intr_status)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0.
 */
#define READ_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0r_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_w0b0)
#define WRITE_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0r_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_w0b0)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1.
 */
#define READ_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1r_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_w0b1)
#define WRITE_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1r_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_w0b1)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0.
 */
#define READ_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0r_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_w1b0)
#define WRITE_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0r_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_w1b0)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1.
 */
#define READ_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1r_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_w1b1)
#define WRITE_M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1r_OFFSET,r._m0ssq_sram_ll_128k_mem_1bit_ecc_err_w1b1)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROL.
 */
#define READ_M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLr(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLr_OFFSET,r._m0ssq_sram_ll_128k_mem_pwr_control)
#define WRITE_M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLr_OFFSET,r._m0ssq_sram_ll_128k_mem_pwr_control)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS10.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS10r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS10r_OFFSET,r._m0ssq_sram_ll_128k_status10)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS10r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS10r_OFFSET,r._m0ssq_sram_ll_128k_status10)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS10r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS1.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS1r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS1r_OFFSET,r._m0ssq_sram_ll_128k_status1)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS1r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS1r_OFFSET,r._m0ssq_sram_ll_128k_status1)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS1r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS2.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS2r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS2r_OFFSET,r._m0ssq_sram_ll_128k_status2)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS2r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS2r_OFFSET,r._m0ssq_sram_ll_128k_status2)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS2r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS3.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS3r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS3r_OFFSET,r._m0ssq_sram_ll_128k_status3)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS3r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS3r_OFFSET,r._m0ssq_sram_ll_128k_status3)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS3r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS4.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS4r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS4r_OFFSET,r._m0ssq_sram_ll_128k_status4)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS4r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS4r_OFFSET,r._m0ssq_sram_ll_128k_status4)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS4r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS5.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS5r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS5r_OFFSET,r._m0ssq_sram_ll_128k_status5)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS5r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS5r_OFFSET,r._m0ssq_sram_ll_128k_status5)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS5r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS6.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS6r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS6r_OFFSET,r._m0ssq_sram_ll_128k_status6)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS6r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS6r_OFFSET,r._m0ssq_sram_ll_128k_status6)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS6r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS7.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS7r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS7r_OFFSET,r._m0ssq_sram_ll_128k_status7)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS7r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS7r_OFFSET,r._m0ssq_sram_ll_128k_status7)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS7r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS8
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS8.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS8r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS8r_OFFSET,r._m0ssq_sram_ll_128k_status8)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS8r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS8r_OFFSET,r._m0ssq_sram_ll_128k_status8)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS8r'
 */




/*******************************************************************************
 * REGISTER:  M0SSQ_SRAM_LL_128K_STATUS9
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access M0SSQ_SRAM_LL_128K_STATUS9.
 */
#define READ_M0SSQ_SRAM_LL_128K_STATUS9r(u,r) BCMDRD_IPROC_READ(u,M0SSQ_SRAM_LL_128K_STATUS9r_OFFSET,r._m0ssq_sram_ll_128k_status9)
#define WRITE_M0SSQ_SRAM_LL_128K_STATUS9r(u,r) BCMDRD_IPROC_WRITE(u,M0SSQ_SRAM_LL_128K_STATUS9r_OFFSET,r._m0ssq_sram_ll_128k_status9)

/*******************************************************************************
 * End of 'M0SSQ_SRAM_LL_128K_STATUS9r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH0_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH0_ADDRESS.
 */
#define READ_MIIM_CH0_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH0_ADDRESSr_OFFSET,r._miim_ch0_address)
#define WRITE_MIIM_CH0_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH0_ADDRESSr_OFFSET,r._miim_ch0_address)

/*******************************************************************************
 * End of 'MIIM_CH0_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH0_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH0_CONTROL.
 */
#define READ_MIIM_CH0_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH0_CONTROLr_OFFSET,r._miim_ch0_control)
#define WRITE_MIIM_CH0_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH0_CONTROLr_OFFSET,r._miim_ch0_control)

/*******************************************************************************
 * End of 'MIIM_CH0_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH0_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH0_PARAMS.
 */
#define READ_MIIM_CH0_PARAMSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH0_PARAMSr_OFFSET,r._miim_ch0_params)
#define WRITE_MIIM_CH0_PARAMSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH0_PARAMSr_OFFSET,r._miim_ch0_params)

/*******************************************************************************
 * End of 'MIIM_CH0_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH0_STATUS.
 */
#define READ_MIIM_CH0_STATUSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH0_STATUSr_OFFSET,r._miim_ch0_status)
#define WRITE_MIIM_CH0_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH0_STATUSr_OFFSET,r._miim_ch0_status)

/*******************************************************************************
 * End of 'MIIM_CH0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH1_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH1_ADDRESS.
 */
#define READ_MIIM_CH1_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH1_ADDRESSr_OFFSET,r._miim_ch1_address)
#define WRITE_MIIM_CH1_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH1_ADDRESSr_OFFSET,r._miim_ch1_address)

/*******************************************************************************
 * End of 'MIIM_CH1_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH1_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH1_CONTROL.
 */
#define READ_MIIM_CH1_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH1_CONTROLr_OFFSET,r._miim_ch1_control)
#define WRITE_MIIM_CH1_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH1_CONTROLr_OFFSET,r._miim_ch1_control)

/*******************************************************************************
 * End of 'MIIM_CH1_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH1_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH1_PARAMS.
 */
#define READ_MIIM_CH1_PARAMSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH1_PARAMSr_OFFSET,r._miim_ch1_params)
#define WRITE_MIIM_CH1_PARAMSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH1_PARAMSr_OFFSET,r._miim_ch1_params)

/*******************************************************************************
 * End of 'MIIM_CH1_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH1_STATUS.
 */
#define READ_MIIM_CH1_STATUSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH1_STATUSr_OFFSET,r._miim_ch1_status)
#define WRITE_MIIM_CH1_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH1_STATUSr_OFFSET,r._miim_ch1_status)

/*******************************************************************************
 * End of 'MIIM_CH1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH2_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH2_ADDRESS.
 */
#define READ_MIIM_CH2_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH2_ADDRESSr_OFFSET,r._miim_ch2_address)
#define WRITE_MIIM_CH2_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH2_ADDRESSr_OFFSET,r._miim_ch2_address)

/*******************************************************************************
 * End of 'MIIM_CH2_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH2_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH2_CONTROL.
 */
#define READ_MIIM_CH2_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH2_CONTROLr_OFFSET,r._miim_ch2_control)
#define WRITE_MIIM_CH2_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH2_CONTROLr_OFFSET,r._miim_ch2_control)

/*******************************************************************************
 * End of 'MIIM_CH2_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH2_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH2_PARAMS.
 */
#define READ_MIIM_CH2_PARAMSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH2_PARAMSr_OFFSET,r._miim_ch2_params)
#define WRITE_MIIM_CH2_PARAMSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH2_PARAMSr_OFFSET,r._miim_ch2_params)

/*******************************************************************************
 * End of 'MIIM_CH2_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH2_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH2_STATUS.
 */
#define READ_MIIM_CH2_STATUSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH2_STATUSr_OFFSET,r._miim_ch2_status)
#define WRITE_MIIM_CH2_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH2_STATUSr_OFFSET,r._miim_ch2_status)

/*******************************************************************************
 * End of 'MIIM_CH2_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH3_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH3_ADDRESS.
 */
#define READ_MIIM_CH3_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH3_ADDRESSr_OFFSET,r._miim_ch3_address)
#define WRITE_MIIM_CH3_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH3_ADDRESSr_OFFSET,r._miim_ch3_address)

/*******************************************************************************
 * End of 'MIIM_CH3_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH3_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH3_CONTROL.
 */
#define READ_MIIM_CH3_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH3_CONTROLr_OFFSET,r._miim_ch3_control)
#define WRITE_MIIM_CH3_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH3_CONTROLr_OFFSET,r._miim_ch3_control)

/*******************************************************************************
 * End of 'MIIM_CH3_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH3_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH3_PARAMS.
 */
#define READ_MIIM_CH3_PARAMSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH3_PARAMSr_OFFSET,r._miim_ch3_params)
#define WRITE_MIIM_CH3_PARAMSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH3_PARAMSr_OFFSET,r._miim_ch3_params)

/*******************************************************************************
 * End of 'MIIM_CH3_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH3_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH3_STATUS.
 */
#define READ_MIIM_CH3_STATUSr(u,r) BCMDRD_IPROC_READ(u,MIIM_CH3_STATUSr_OFFSET,r._miim_ch3_status)
#define WRITE_MIIM_CH3_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_CH3_STATUSr_OFFSET,r._miim_ch3_status)

/*******************************************************************************
 * End of 'MIIM_CH3_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH_ADDRESS.
 */
#define READ_MIIM_CH_ADDRESSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_CH_ADDRESSr_OFFSET+(4*(i)*4),r._miim_ch_address)
#define WRITE_MIIM_CH_ADDRESSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_CH_ADDRESSr_OFFSET+(4*(i)*4),r._miim_ch_address)

/*******************************************************************************
 * End of 'MIIM_CH_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH_CONTROL.
 */
#define READ_MIIM_CH_CONTROLr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_CH_CONTROLr_OFFSET+(4*(i)*4),r._miim_ch_control)
#define WRITE_MIIM_CH_CONTROLr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_CH_CONTROLr_OFFSET+(4*(i)*4),r._miim_ch_control)

/*******************************************************************************
 * End of 'MIIM_CH_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH_PARAMS.
 */
#define READ_MIIM_CH_PARAMSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_CH_PARAMSr_OFFSET+(4*(i)*4),r._miim_ch_params)
#define WRITE_MIIM_CH_PARAMSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_CH_PARAMSr_OFFSET+(4*(i)*4),r._miim_ch_params)

/*******************************************************************************
 * End of 'MIIM_CH_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_CH_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_CH_STATUS.
 */
#define READ_MIIM_CH_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_CH_STATUSr_OFFSET+(4*(i)*4),r._miim_ch_status)
#define WRITE_MIIM_CH_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_CH_STATUSr_OFFSET+(4*(i)*4),r._miim_ch_status)

/*******************************************************************************
 * End of 'MIIM_CH_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_COMMON_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_COMMON_CONTROL.
 */
#define READ_MIIM_COMMON_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_COMMON_CONTROLr_OFFSET,r._miim_common_control)
#define WRITE_MIIM_COMMON_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_COMMON_CONTROLr_OFFSET,r._miim_common_control)

/*******************************************************************************
 * End of 'MIIM_COMMON_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH0_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH0_CONFIG.
 */
#define READ_MIIM_DMA_CH0_CONFIGr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH0_CONFIGr_OFFSET,r._miim_dma_ch0_config)
#define WRITE_MIIM_DMA_CH0_CONFIGr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH0_CONFIGr_OFFSET,r._miim_dma_ch0_config)

/*******************************************************************************
 * End of 'MIIM_DMA_CH0_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr_OFFSET,r._miim_dma_ch0_curr_dst_host_address)
#define WRITE_MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr_OFFSET,r._miim_dma_ch0_curr_dst_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr_OFFSET,r._miim_dma_ch0_curr_src_host_address)
#define WRITE_MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr_OFFSET,r._miim_dma_ch0_curr_src_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESS.
 */
#define READ_MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr_OFFSET,r._miim_dma_ch0_data_only_mode_address)
#define WRITE_MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr_OFFSET,r._miim_dma_ch0_data_only_mode_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMS.
 */
#define READ_MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr_OFFSET,r._miim_dma_ch0_data_only_mode_params)
#define WRITE_MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr_OFFSET,r._miim_dma_ch0_data_only_mode_params)

/*******************************************************************************
 * End of 'MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH0_DST_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH0_DST_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH0_DST_HOST_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH0_DST_HOST_ADDRESSr_OFFSET,r._miim_dma_ch0_dst_host_address)
#define WRITE_MIIM_DMA_CH0_DST_HOST_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH0_DST_HOST_ADDRESSr_OFFSET,r._miim_dma_ch0_dst_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH0_DST_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH0_SRC_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH0_SRC_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH0_SRC_HOST_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH0_SRC_HOST_ADDRESSr_OFFSET,r._miim_dma_ch0_src_host_address)
#define WRITE_MIIM_DMA_CH0_SRC_HOST_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH0_SRC_HOST_ADDRESSr_OFFSET,r._miim_dma_ch0_src_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH0_SRC_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH0_STATUS.
 */
#define READ_MIIM_DMA_CH0_STATUSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH0_STATUSr_OFFSET,r._miim_dma_ch0_status)
#define WRITE_MIIM_DMA_CH0_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH0_STATUSr_OFFSET,r._miim_dma_ch0_status)

/*******************************************************************************
 * End of 'MIIM_DMA_CH0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH1_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH1_CONFIG.
 */
#define READ_MIIM_DMA_CH1_CONFIGr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH1_CONFIGr_OFFSET,r._miim_dma_ch1_config)
#define WRITE_MIIM_DMA_CH1_CONFIGr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH1_CONFIGr_OFFSET,r._miim_dma_ch1_config)

/*******************************************************************************
 * End of 'MIIM_DMA_CH1_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH1_CURR_DST_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH1_CURR_DST_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr_OFFSET,r._miim_dma_ch1_curr_dst_host_address)
#define WRITE_MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr_OFFSET,r._miim_dma_ch1_curr_dst_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr_OFFSET,r._miim_dma_ch1_curr_src_host_address)
#define WRITE_MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr_OFFSET,r._miim_dma_ch1_curr_src_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESS.
 */
#define READ_MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr_OFFSET,r._miim_dma_ch1_data_only_mode_address)
#define WRITE_MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr_OFFSET,r._miim_dma_ch1_data_only_mode_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMS.
 */
#define READ_MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr_OFFSET,r._miim_dma_ch1_data_only_mode_params)
#define WRITE_MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr_OFFSET,r._miim_dma_ch1_data_only_mode_params)

/*******************************************************************************
 * End of 'MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH1_DST_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH1_DST_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH1_DST_HOST_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH1_DST_HOST_ADDRESSr_OFFSET,r._miim_dma_ch1_dst_host_address)
#define WRITE_MIIM_DMA_CH1_DST_HOST_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH1_DST_HOST_ADDRESSr_OFFSET,r._miim_dma_ch1_dst_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH1_DST_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH1_SRC_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH1_SRC_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH1_SRC_HOST_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH1_SRC_HOST_ADDRESSr_OFFSET,r._miim_dma_ch1_src_host_address)
#define WRITE_MIIM_DMA_CH1_SRC_HOST_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH1_SRC_HOST_ADDRESSr_OFFSET,r._miim_dma_ch1_src_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH1_SRC_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH1_STATUS.
 */
#define READ_MIIM_DMA_CH1_STATUSr(u,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH1_STATUSr_OFFSET,r._miim_dma_ch1_status)
#define WRITE_MIIM_DMA_CH1_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH1_STATUSr_OFFSET,r._miim_dma_ch1_status)

/*******************************************************************************
 * End of 'MIIM_DMA_CH1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH_CONFIG.
 */
#define READ_MIIM_DMA_CH_CONFIGr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH_CONFIGr_OFFSET+(4*(i)*20),r._miim_dma_ch_config)
#define WRITE_MIIM_DMA_CH_CONFIGr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH_CONFIGr_OFFSET+(4*(i)*20),r._miim_dma_ch_config)

/*******************************************************************************
 * End of 'MIIM_DMA_CH_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH_CURR_DST_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH_CURR_DST_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_curr_dst_host_address)
#define WRITE_MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_curr_dst_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH_CURR_SRC_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH_CURR_SRC_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_curr_src_host_address)
#define WRITE_MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_curr_src_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESS.
 */
#define READ_MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_data_only_mode_address)
#define WRITE_MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_data_only_mode_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH_DATA_ONLY_MODE_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH_DATA_ONLY_MODE_PARAMS.
 */
#define READ_MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr_OFFSET+(4*(i)*20),r._miim_dma_ch_data_only_mode_params)
#define WRITE_MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr_OFFSET+(4*(i)*20),r._miim_dma_ch_data_only_mode_params)

/*******************************************************************************
 * End of 'MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH_DST_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH_DST_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH_DST_HOST_ADDRESSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH_DST_HOST_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_dst_host_address)
#define WRITE_MIIM_DMA_CH_DST_HOST_ADDRESSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH_DST_HOST_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_dst_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH_DST_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH_SRC_HOST_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH_SRC_HOST_ADDRESS.
 */
#define READ_MIIM_DMA_CH_SRC_HOST_ADDRESSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH_SRC_HOST_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_src_host_address)
#define WRITE_MIIM_DMA_CH_SRC_HOST_ADDRESSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH_SRC_HOST_ADDRESSr_OFFSET+(4*(i)*20),r._miim_dma_ch_src_host_address)

/*******************************************************************************
 * End of 'MIIM_DMA_CH_SRC_HOST_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_DMA_CH_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_DMA_CH_STATUS.
 */
#define READ_MIIM_DMA_CH_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_DMA_CH_STATUSr_OFFSET+(4*(i)*20),r._miim_dma_ch_status)
#define WRITE_MIIM_DMA_CH_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_DMA_CH_STATUSr_OFFSET+(4*(i)*20),r._miim_dma_ch_status)

/*******************************************************************************
 * End of 'MIIM_DMA_CH_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF0_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF0_IO_CHAR_REG1.
 */
#define READ_MIIM_IF0_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF0_IO_CHAR_REG1r_OFFSET,r._miim_if0_io_char_reg1)
#define WRITE_MIIM_IF0_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF0_IO_CHAR_REG1r_OFFSET,r._miim_if0_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF0_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF0_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF0_IO_CHAR_REG2.
 */
#define READ_MIIM_IF0_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF0_IO_CHAR_REG2r_OFFSET,r._miim_if0_io_char_reg2)
#define WRITE_MIIM_IF0_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF0_IO_CHAR_REG2r_OFFSET,r._miim_if0_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF0_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF0_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF0_IO_CHAR_REG3.
 */
#define READ_MIIM_IF0_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF0_IO_CHAR_REG3r_OFFSET,r._miim_if0_io_char_reg3)
#define WRITE_MIIM_IF0_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF0_IO_CHAR_REG3r_OFFSET,r._miim_if0_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF0_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF10_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF10_IO_CHAR_REG1.
 */
#define READ_MIIM_IF10_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF10_IO_CHAR_REG1r_OFFSET,r._miim_if10_io_char_reg1)
#define WRITE_MIIM_IF10_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF10_IO_CHAR_REG1r_OFFSET,r._miim_if10_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF10_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF10_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF10_IO_CHAR_REG2.
 */
#define READ_MIIM_IF10_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF10_IO_CHAR_REG2r_OFFSET,r._miim_if10_io_char_reg2)
#define WRITE_MIIM_IF10_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF10_IO_CHAR_REG2r_OFFSET,r._miim_if10_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF10_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF10_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF10_IO_CHAR_REG3.
 */
#define READ_MIIM_IF10_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF10_IO_CHAR_REG3r_OFFSET,r._miim_if10_io_char_reg3)
#define WRITE_MIIM_IF10_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF10_IO_CHAR_REG3r_OFFSET,r._miim_if10_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF10_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF11_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF11_IO_CHAR_REG1.
 */
#define READ_MIIM_IF11_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF11_IO_CHAR_REG1r_OFFSET,r._miim_if11_io_char_reg1)
#define WRITE_MIIM_IF11_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF11_IO_CHAR_REG1r_OFFSET,r._miim_if11_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF11_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF11_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF11_IO_CHAR_REG2.
 */
#define READ_MIIM_IF11_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF11_IO_CHAR_REG2r_OFFSET,r._miim_if11_io_char_reg2)
#define WRITE_MIIM_IF11_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF11_IO_CHAR_REG2r_OFFSET,r._miim_if11_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF11_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF11_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF11_IO_CHAR_REG3.
 */
#define READ_MIIM_IF11_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF11_IO_CHAR_REG3r_OFFSET,r._miim_if11_io_char_reg3)
#define WRITE_MIIM_IF11_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF11_IO_CHAR_REG3r_OFFSET,r._miim_if11_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF11_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF1_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF1_IO_CHAR_REG1.
 */
#define READ_MIIM_IF1_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF1_IO_CHAR_REG1r_OFFSET,r._miim_if1_io_char_reg1)
#define WRITE_MIIM_IF1_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF1_IO_CHAR_REG1r_OFFSET,r._miim_if1_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF1_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF1_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF1_IO_CHAR_REG2.
 */
#define READ_MIIM_IF1_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF1_IO_CHAR_REG2r_OFFSET,r._miim_if1_io_char_reg2)
#define WRITE_MIIM_IF1_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF1_IO_CHAR_REG2r_OFFSET,r._miim_if1_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF1_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF1_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF1_IO_CHAR_REG3.
 */
#define READ_MIIM_IF1_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF1_IO_CHAR_REG3r_OFFSET,r._miim_if1_io_char_reg3)
#define WRITE_MIIM_IF1_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF1_IO_CHAR_REG3r_OFFSET,r._miim_if1_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF1_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF2_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF2_IO_CHAR_REG1.
 */
#define READ_MIIM_IF2_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF2_IO_CHAR_REG1r_OFFSET,r._miim_if2_io_char_reg1)
#define WRITE_MIIM_IF2_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF2_IO_CHAR_REG1r_OFFSET,r._miim_if2_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF2_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF2_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF2_IO_CHAR_REG2.
 */
#define READ_MIIM_IF2_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF2_IO_CHAR_REG2r_OFFSET,r._miim_if2_io_char_reg2)
#define WRITE_MIIM_IF2_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF2_IO_CHAR_REG2r_OFFSET,r._miim_if2_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF2_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF2_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF2_IO_CHAR_REG3.
 */
#define READ_MIIM_IF2_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF2_IO_CHAR_REG3r_OFFSET,r._miim_if2_io_char_reg3)
#define WRITE_MIIM_IF2_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF2_IO_CHAR_REG3r_OFFSET,r._miim_if2_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF2_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF3_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF3_IO_CHAR_REG1.
 */
#define READ_MIIM_IF3_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF3_IO_CHAR_REG1r_OFFSET,r._miim_if3_io_char_reg1)
#define WRITE_MIIM_IF3_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF3_IO_CHAR_REG1r_OFFSET,r._miim_if3_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF3_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF3_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF3_IO_CHAR_REG2.
 */
#define READ_MIIM_IF3_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF3_IO_CHAR_REG2r_OFFSET,r._miim_if3_io_char_reg2)
#define WRITE_MIIM_IF3_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF3_IO_CHAR_REG2r_OFFSET,r._miim_if3_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF3_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF3_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF3_IO_CHAR_REG3.
 */
#define READ_MIIM_IF3_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF3_IO_CHAR_REG3r_OFFSET,r._miim_if3_io_char_reg3)
#define WRITE_MIIM_IF3_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF3_IO_CHAR_REG3r_OFFSET,r._miim_if3_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF3_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF4_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF4_IO_CHAR_REG1.
 */
#define READ_MIIM_IF4_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF4_IO_CHAR_REG1r_OFFSET,r._miim_if4_io_char_reg1)
#define WRITE_MIIM_IF4_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF4_IO_CHAR_REG1r_OFFSET,r._miim_if4_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF4_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF4_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF4_IO_CHAR_REG2.
 */
#define READ_MIIM_IF4_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF4_IO_CHAR_REG2r_OFFSET,r._miim_if4_io_char_reg2)
#define WRITE_MIIM_IF4_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF4_IO_CHAR_REG2r_OFFSET,r._miim_if4_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF4_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF4_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF4_IO_CHAR_REG3.
 */
#define READ_MIIM_IF4_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF4_IO_CHAR_REG3r_OFFSET,r._miim_if4_io_char_reg3)
#define WRITE_MIIM_IF4_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF4_IO_CHAR_REG3r_OFFSET,r._miim_if4_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF4_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF5_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF5_IO_CHAR_REG1.
 */
#define READ_MIIM_IF5_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF5_IO_CHAR_REG1r_OFFSET,r._miim_if5_io_char_reg1)
#define WRITE_MIIM_IF5_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF5_IO_CHAR_REG1r_OFFSET,r._miim_if5_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF5_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF5_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF5_IO_CHAR_REG2.
 */
#define READ_MIIM_IF5_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF5_IO_CHAR_REG2r_OFFSET,r._miim_if5_io_char_reg2)
#define WRITE_MIIM_IF5_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF5_IO_CHAR_REG2r_OFFSET,r._miim_if5_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF5_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF5_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF5_IO_CHAR_REG3.
 */
#define READ_MIIM_IF5_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF5_IO_CHAR_REG3r_OFFSET,r._miim_if5_io_char_reg3)
#define WRITE_MIIM_IF5_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF5_IO_CHAR_REG3r_OFFSET,r._miim_if5_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF5_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF6_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF6_IO_CHAR_REG1.
 */
#define READ_MIIM_IF6_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF6_IO_CHAR_REG1r_OFFSET,r._miim_if6_io_char_reg1)
#define WRITE_MIIM_IF6_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF6_IO_CHAR_REG1r_OFFSET,r._miim_if6_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF6_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF6_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF6_IO_CHAR_REG2.
 */
#define READ_MIIM_IF6_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF6_IO_CHAR_REG2r_OFFSET,r._miim_if6_io_char_reg2)
#define WRITE_MIIM_IF6_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF6_IO_CHAR_REG2r_OFFSET,r._miim_if6_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF6_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF6_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF6_IO_CHAR_REG3.
 */
#define READ_MIIM_IF6_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF6_IO_CHAR_REG3r_OFFSET,r._miim_if6_io_char_reg3)
#define WRITE_MIIM_IF6_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF6_IO_CHAR_REG3r_OFFSET,r._miim_if6_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF6_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF7_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF7_IO_CHAR_REG1.
 */
#define READ_MIIM_IF7_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF7_IO_CHAR_REG1r_OFFSET,r._miim_if7_io_char_reg1)
#define WRITE_MIIM_IF7_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF7_IO_CHAR_REG1r_OFFSET,r._miim_if7_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF7_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF7_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF7_IO_CHAR_REG2.
 */
#define READ_MIIM_IF7_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF7_IO_CHAR_REG2r_OFFSET,r._miim_if7_io_char_reg2)
#define WRITE_MIIM_IF7_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF7_IO_CHAR_REG2r_OFFSET,r._miim_if7_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF7_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF7_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF7_IO_CHAR_REG3.
 */
#define READ_MIIM_IF7_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF7_IO_CHAR_REG3r_OFFSET,r._miim_if7_io_char_reg3)
#define WRITE_MIIM_IF7_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF7_IO_CHAR_REG3r_OFFSET,r._miim_if7_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF7_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF8_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF8_IO_CHAR_REG1.
 */
#define READ_MIIM_IF8_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF8_IO_CHAR_REG1r_OFFSET,r._miim_if8_io_char_reg1)
#define WRITE_MIIM_IF8_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF8_IO_CHAR_REG1r_OFFSET,r._miim_if8_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF8_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF8_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF8_IO_CHAR_REG2.
 */
#define READ_MIIM_IF8_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF8_IO_CHAR_REG2r_OFFSET,r._miim_if8_io_char_reg2)
#define WRITE_MIIM_IF8_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF8_IO_CHAR_REG2r_OFFSET,r._miim_if8_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF8_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF8_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF8_IO_CHAR_REG3.
 */
#define READ_MIIM_IF8_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF8_IO_CHAR_REG3r_OFFSET,r._miim_if8_io_char_reg3)
#define WRITE_MIIM_IF8_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF8_IO_CHAR_REG3r_OFFSET,r._miim_if8_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF8_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF9_IO_CHAR_REG1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF9_IO_CHAR_REG1.
 */
#define READ_MIIM_IF9_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF9_IO_CHAR_REG1r_OFFSET,r._miim_if9_io_char_reg1)
#define WRITE_MIIM_IF9_IO_CHAR_REG1r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF9_IO_CHAR_REG1r_OFFSET,r._miim_if9_io_char_reg1)

/*******************************************************************************
 * End of 'MIIM_IF9_IO_CHAR_REG1r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF9_IO_CHAR_REG2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF9_IO_CHAR_REG2.
 */
#define READ_MIIM_IF9_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF9_IO_CHAR_REG2r_OFFSET,r._miim_if9_io_char_reg2)
#define WRITE_MIIM_IF9_IO_CHAR_REG2r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF9_IO_CHAR_REG2r_OFFSET,r._miim_if9_io_char_reg2)

/*******************************************************************************
 * End of 'MIIM_IF9_IO_CHAR_REG2r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_IF9_IO_CHAR_REG3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_IF9_IO_CHAR_REG3.
 */
#define READ_MIIM_IF9_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_READ(u,MIIM_IF9_IO_CHAR_REG3r_OFFSET,r._miim_if9_io_char_reg3)
#define WRITE_MIIM_IF9_IO_CHAR_REG3r(u,r) BCMDRD_IPROC_WRITE(u,MIIM_IF9_IO_CHAR_REG3r_OFFSET,r._miim_if9_io_char_reg3)

/*******************************************************************************
 * End of 'MIIM_IF9_IO_CHAR_REG3r'
 */




/*******************************************************************************
 * REGISTER:  MIIM_INTERRUPT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_INTERRUPT_ENABLE.
 */
#define READ_MIIM_INTERRUPT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,MIIM_INTERRUPT_ENABLEr_OFFSET,r._miim_interrupt_enable)
#define WRITE_MIIM_INTERRUPT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_INTERRUPT_ENABLEr_OFFSET,r._miim_interrupt_enable)

/*******************************************************************************
 * End of 'MIIM_INTERRUPT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_INTERRUPT_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_INTERRUPT_STATUS.
 */
#define READ_MIIM_INTERRUPT_STATUSr(u,r) BCMDRD_IPROC_READ(u,MIIM_INTERRUPT_STATUSr_OFFSET,r._miim_interrupt_status)
#define WRITE_MIIM_INTERRUPT_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_INTERRUPT_STATUSr_OFFSET,r._miim_interrupt_status)

/*******************************************************************************
 * End of 'MIIM_INTERRUPT_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLE.
 */
#define READ_MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr_OFFSET,r._miim_int_phy_link_change_intr_enable)
#define WRITE_MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr_OFFSET,r._miim_int_phy_link_change_intr_enable)

/*******************************************************************************
 * End of 'MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_INT_PHY_LINK_CHANGE_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_INT_PHY_LINK_CHANGE_INTR_STATUS.
 */
#define READ_MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr_OFFSET,r._miim_int_phy_link_change_intr_status)
#define WRITE_MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr_OFFSET,r._miim_int_phy_link_change_intr_status)

/*******************************************************************************
 * End of 'MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_INT_PHY_LINK_MASK_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_INT_PHY_LINK_MASK_STATUS.
 */
#define READ_MIIM_INT_PHY_LINK_MASK_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_INT_PHY_LINK_MASK_STATUSr_OFFSET+(4*(i)),r._miim_int_phy_link_mask_status)
#define WRITE_MIIM_INT_PHY_LINK_MASK_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_INT_PHY_LINK_MASK_STATUSr_OFFSET+(4*(i)),r._miim_int_phy_link_mask_status)

/*******************************************************************************
 * End of 'MIIM_INT_PHY_LINK_MASK_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_INT_PHY_LINK_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_INT_PHY_LINK_RAW_STATUS.
 */
#define READ_MIIM_INT_PHY_LINK_RAW_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_INT_PHY_LINK_RAW_STATUSr_OFFSET+(4*(i)),r._miim_int_phy_link_raw_status)
#define WRITE_MIIM_INT_PHY_LINK_RAW_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_INT_PHY_LINK_RAW_STATUSr_OFFSET+(4*(i)),r._miim_int_phy_link_raw_status)

/*******************************************************************************
 * End of 'MIIM_INT_PHY_LINK_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_INT_PHY_LINK_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_INT_PHY_LINK_STATUS.
 */
#define READ_MIIM_INT_PHY_LINK_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_INT_PHY_LINK_STATUSr_OFFSET+(4*(i)),r._miim_int_phy_link_status)
#define WRITE_MIIM_INT_PHY_LINK_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_INT_PHY_LINK_STATUSr_OFFSET+(4*(i)),r._miim_int_phy_link_status)

/*******************************************************************************
 * End of 'MIIM_INT_PHY_LINK_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_LINK_SCAN_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_LINK_SCAN_STATUS.
 */
#define READ_MIIM_LINK_SCAN_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_LINK_SCAN_STATUSr_OFFSET+(4*(i)),r._miim_link_scan_status)
#define WRITE_MIIM_LINK_SCAN_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_LINK_SCAN_STATUSr_OFFSET+(4*(i)),r._miim_link_scan_status)

/*******************************************************************************
 * End of 'MIIM_LINK_SCAN_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING0_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING0_CONTROL.
 */
#define READ_MIIM_RING0_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING0_CONTROLr_OFFSET,r._miim_ring0_control)
#define WRITE_MIIM_RING0_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING0_CONTROLr_OFFSET,r._miim_ring0_control)

/*******************************************************************************
 * End of 'MIIM_RING0_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING10_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING10_CONTROL.
 */
#define READ_MIIM_RING10_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING10_CONTROLr_OFFSET,r._miim_ring10_control)
#define WRITE_MIIM_RING10_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING10_CONTROLr_OFFSET,r._miim_ring10_control)

/*******************************************************************************
 * End of 'MIIM_RING10_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING11_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING11_CONTROL.
 */
#define READ_MIIM_RING11_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING11_CONTROLr_OFFSET,r._miim_ring11_control)
#define WRITE_MIIM_RING11_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING11_CONTROLr_OFFSET,r._miim_ring11_control)

/*******************************************************************************
 * End of 'MIIM_RING11_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING1_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING1_CONTROL.
 */
#define READ_MIIM_RING1_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING1_CONTROLr_OFFSET,r._miim_ring1_control)
#define WRITE_MIIM_RING1_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING1_CONTROLr_OFFSET,r._miim_ring1_control)

/*******************************************************************************
 * End of 'MIIM_RING1_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING2_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING2_CONTROL.
 */
#define READ_MIIM_RING2_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING2_CONTROLr_OFFSET,r._miim_ring2_control)
#define WRITE_MIIM_RING2_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING2_CONTROLr_OFFSET,r._miim_ring2_control)

/*******************************************************************************
 * End of 'MIIM_RING2_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING3_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING3_CONTROL.
 */
#define READ_MIIM_RING3_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING3_CONTROLr_OFFSET,r._miim_ring3_control)
#define WRITE_MIIM_RING3_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING3_CONTROLr_OFFSET,r._miim_ring3_control)

/*******************************************************************************
 * End of 'MIIM_RING3_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING4_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING4_CONTROL.
 */
#define READ_MIIM_RING4_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING4_CONTROLr_OFFSET,r._miim_ring4_control)
#define WRITE_MIIM_RING4_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING4_CONTROLr_OFFSET,r._miim_ring4_control)

/*******************************************************************************
 * End of 'MIIM_RING4_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING5_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING5_CONTROL.
 */
#define READ_MIIM_RING5_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING5_CONTROLr_OFFSET,r._miim_ring5_control)
#define WRITE_MIIM_RING5_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING5_CONTROLr_OFFSET,r._miim_ring5_control)

/*******************************************************************************
 * End of 'MIIM_RING5_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING6_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING6_CONTROL.
 */
#define READ_MIIM_RING6_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING6_CONTROLr_OFFSET,r._miim_ring6_control)
#define WRITE_MIIM_RING6_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING6_CONTROLr_OFFSET,r._miim_ring6_control)

/*******************************************************************************
 * End of 'MIIM_RING6_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING7_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING7_CONTROL.
 */
#define READ_MIIM_RING7_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING7_CONTROLr_OFFSET,r._miim_ring7_control)
#define WRITE_MIIM_RING7_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING7_CONTROLr_OFFSET,r._miim_ring7_control)

/*******************************************************************************
 * End of 'MIIM_RING7_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING8_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING8_CONTROL.
 */
#define READ_MIIM_RING8_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING8_CONTROLr_OFFSET,r._miim_ring8_control)
#define WRITE_MIIM_RING8_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING8_CONTROLr_OFFSET,r._miim_ring8_control)

/*******************************************************************************
 * End of 'MIIM_RING8_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING9_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING9_CONTROL.
 */
#define READ_MIIM_RING9_CONTROLr(u,r) BCMDRD_IPROC_READ(u,MIIM_RING9_CONTROLr_OFFSET,r._miim_ring9_control)
#define WRITE_MIIM_RING9_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,MIIM_RING9_CONTROLr_OFFSET,r._miim_ring9_control)

/*******************************************************************************
 * End of 'MIIM_RING9_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  MIIM_RING_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MIIM_RING_CONTROL.
 */
#define READ_MIIM_RING_CONTROLr(u,i,r) BCMDRD_IPROC_READ(u,MIIM_RING_CONTROLr_OFFSET+(4*(i)),r._miim_ring_control)
#define WRITE_MIIM_RING_CONTROLr(u,i,r) BCMDRD_IPROC_WRITE(u,MIIM_RING_CONTROLr_OFFSET+(4*(i)),r._miim_ring_control)

/*******************************************************************************
 * End of 'MIIM_RING_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  NS_MISC_CLK_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_MISC_CLK_EVENT_CTRL.
 */
#define READ_NS_MISC_CLK_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_MISC_CLK_EVENT_CTRLr_OFFSET,r._ns_misc_clk_event_ctrl)
#define WRITE_NS_MISC_CLK_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_MISC_CLK_EVENT_CTRLr_OFFSET,r._ns_misc_clk_event_ctrl)

/*******************************************************************************
 * End of 'NS_MISC_CLK_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_COUNTER_CONFIG_SELECT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_COUNTER_CONFIG_SELECT.
 */
#define READ_NS_TIMESYNC_COUNTER_CONFIG_SELECTr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_COUNTER_CONFIG_SELECTr_OFFSET,r._ns_timesync_counter_config_select)
#define WRITE_NS_TIMESYNC_COUNTER_CONFIG_SELECTr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_COUNTER_CONFIG_SELECTr_OFFSET,r._ns_timesync_counter_config_select)

/*******************************************************************************
 * End of 'NS_TIMESYNC_COUNTER_CONFIG_SELECTr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_0_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_0_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_0_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_0_CTRLr_OFFSET,r._ns_timesync_gpio_0_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_0_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_0_CTRLr_OFFSET,r._ns_timesync_gpio_0_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_0_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_0_down_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_0_down_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_0_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_0_OUTPUT_ENABLE.
 */
#define READ_NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_0_output_enable)
#define WRITE_NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_0_output_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER.
 */
#define READ_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_0_phase_adjust_lower)
#define WRITE_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_0_phase_adjust_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER.
 */
#define READ_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_0_phase_adjust_upper)
#define WRITE_NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_0_phase_adjust_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_0_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_0_UP_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_0_up_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_0_up_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_1_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_1_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_1_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_1_CTRLr_OFFSET,r._ns_timesync_gpio_1_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_1_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_1_CTRLr_OFFSET,r._ns_timesync_gpio_1_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_1_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_1_down_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_1_down_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_1_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_1_OUTPUT_ENABLE.
 */
#define READ_NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_1_output_enable)
#define WRITE_NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_1_output_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER.
 */
#define READ_NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_1_phase_adjust_lower)
#define WRITE_NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_1_phase_adjust_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER.
 */
#define READ_NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_1_phase_adjust_upper)
#define WRITE_NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_1_phase_adjust_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_1_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_1_UP_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_1_up_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_1_up_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_2_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_2_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_2_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_2_CTRLr_OFFSET,r._ns_timesync_gpio_2_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_2_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_2_CTRLr_OFFSET,r._ns_timesync_gpio_2_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_2_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_2_down_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_2_down_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_2_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_2_OUTPUT_ENABLE.
 */
#define READ_NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_2_output_enable)
#define WRITE_NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_2_output_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER.
 */
#define READ_NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_2_phase_adjust_lower)
#define WRITE_NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_2_phase_adjust_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER.
 */
#define READ_NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_2_phase_adjust_upper)
#define WRITE_NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_2_phase_adjust_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_2_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_2_UP_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_2_up_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_2_up_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_3_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_3_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_3_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_3_CTRLr_OFFSET,r._ns_timesync_gpio_3_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_3_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_3_CTRLr_OFFSET,r._ns_timesync_gpio_3_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_3_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_3_down_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_3_down_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_3_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_3_OUTPUT_ENABLE.
 */
#define READ_NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_3_output_enable)
#define WRITE_NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_3_output_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER.
 */
#define READ_NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_3_phase_adjust_lower)
#define WRITE_NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_3_phase_adjust_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER.
 */
#define READ_NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_3_phase_adjust_upper)
#define WRITE_NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_3_phase_adjust_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_3_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_3_UP_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_3_up_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_3_up_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_4_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_4_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_4_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_4_CTRLr_OFFSET,r._ns_timesync_gpio_4_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_4_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_4_CTRLr_OFFSET,r._ns_timesync_gpio_4_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_4_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_4_down_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_4_down_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_4_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_4_OUTPUT_ENABLE.
 */
#define READ_NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_4_output_enable)
#define WRITE_NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_4_output_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER.
 */
#define READ_NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_4_phase_adjust_lower)
#define WRITE_NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_4_phase_adjust_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER.
 */
#define READ_NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_4_phase_adjust_upper)
#define WRITE_NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_4_phase_adjust_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_4_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_4_UP_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_4_up_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_4_up_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_5_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_5_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_5_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_5_CTRLr_OFFSET,r._ns_timesync_gpio_5_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_5_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_5_CTRLr_OFFSET,r._ns_timesync_gpio_5_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_5_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_5_down_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_5_down_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_5_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_5_OUTPUT_ENABLE.
 */
#define READ_NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_5_output_enable)
#define WRITE_NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_OFFSET,r._ns_timesync_gpio_5_output_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER.
 */
#define READ_NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_5_phase_adjust_lower)
#define WRITE_NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_OFFSET,r._ns_timesync_gpio_5_phase_adjust_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER.
 */
#define READ_NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_5_phase_adjust_upper)
#define WRITE_NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_OFFSET,r._ns_timesync_gpio_5_phase_adjust_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_5_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_5_UP_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_5_up_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_OFFSET,r._ns_timesync_gpio_5_up_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_CTRLr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_CTRLr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_CTRLr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_CTRLr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_DOWN_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_down_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_down_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_OUTPUT_ENABLE.
 */
#define READ_NS_TIMESYNC_GPIO_OUTPUT_ENABLEr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_OUTPUT_ENABLEr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_output_enable)
#define WRITE_NS_TIMESYNC_GPIO_OUTPUT_ENABLEr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_OUTPUT_ENABLEr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_output_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWER.
 */
#define READ_NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_phase_adjust_lower)
#define WRITE_NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_phase_adjust_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPER.
 */
#define READ_NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_phase_adjust_upper)
#define WRITE_NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_phase_adjust_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_GPIO_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_GPIO_UP_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_GPIO_UP_EVENT_CTRLr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_GPIO_UP_EVENT_CTRLr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_up_event_ctrl)
#define WRITE_NS_TIMESYNC_GPIO_UP_EVENT_CTRLr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_GPIO_UP_EVENT_CTRLr_OFFSET+(4*(i)*6),r._ns_timesync_gpio_up_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_GPIO_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO1_STATUS.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr_OFFSET,r._ns_timesync_input_time_fifo1_status)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr_OFFSET,r._ns_timesync_input_time_fifo1_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r_OFFSET,r._ns_timesync_input_time_fifo1_ts_0)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r_OFFSET,r._ns_timesync_input_time_fifo1_ts_0)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r_OFFSET,r._ns_timesync_input_time_fifo1_ts_1)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r_OFFSET,r._ns_timesync_input_time_fifo1_ts_1)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r_OFFSET,r._ns_timesync_input_time_fifo1_ts_2)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r_OFFSET,r._ns_timesync_input_time_fifo1_ts_2)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r_OFFSET,r._ns_timesync_input_time_fifo1_ts_3)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r_OFFSET,r._ns_timesync_input_time_fifo1_ts_3)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO2_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO2_STATUS.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr_OFFSET,r._ns_timesync_input_time_fifo2_status)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr_OFFSET,r._ns_timesync_input_time_fifo2_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r_OFFSET,r._ns_timesync_input_time_fifo2_ts_0)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r_OFFSET,r._ns_timesync_input_time_fifo2_ts_0)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r_OFFSET,r._ns_timesync_input_time_fifo2_ts_1)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r_OFFSET,r._ns_timesync_input_time_fifo2_ts_1)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r_OFFSET,r._ns_timesync_input_time_fifo2_ts_2)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r_OFFSET,r._ns_timesync_input_time_fifo2_ts_2)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r_OFFSET,r._ns_timesync_input_time_fifo2_ts_3)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r_OFFSET,r._ns_timesync_input_time_fifo2_ts_3)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_INPUT_TIME_FIFO_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_INPUT_TIME_FIFO_STATUS.
 */
#define READ_NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr_OFFSET+(4*(i)*5),r._ns_timesync_input_time_fifo_status)
#define WRITE_NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr_OFFSET+(4*(i)*5),r._ns_timesync_input_time_fifo_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_SYNCE_CLK_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_SYNCE_CLK_EVENT_CTRL.
 */
#define READ_NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr_OFFSET+(4*(i)),r._ns_timesync_synce_clk_event_ctrl)
#define WRITE_NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr_OFFSET+(4*(i)),r._ns_timesync_synce_clk_event_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_ACCUMULATOR_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_ACCUMULATOR_0.
 */
#define READ_NS_TIMESYNC_TS0_ACCUMULATOR_0r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_ACCUMULATOR_0r_OFFSET,r._ns_timesync_ts0_accumulator_0)
#define WRITE_NS_TIMESYNC_TS0_ACCUMULATOR_0r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_ACCUMULATOR_0r_OFFSET,r._ns_timesync_ts0_accumulator_0)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_ACCUMULATOR_0r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_ACCUMULATOR_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_ACCUMULATOR_1.
 */
#define READ_NS_TIMESYNC_TS0_ACCUMULATOR_1r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_ACCUMULATOR_1r_OFFSET,r._ns_timesync_ts0_accumulator_1)
#define WRITE_NS_TIMESYNC_TS0_ACCUMULATOR_1r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_ACCUMULATOR_1r_OFFSET,r._ns_timesync_ts0_accumulator_1)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_ACCUMULATOR_1r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_ACCUMULATOR_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_ACCUMULATOR_2.
 */
#define READ_NS_TIMESYNC_TS0_ACCUMULATOR_2r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_ACCUMULATOR_2r_OFFSET,r._ns_timesync_ts0_accumulator_2)
#define WRITE_NS_TIMESYNC_TS0_ACCUMULATOR_2r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_ACCUMULATOR_2r_OFFSET,r._ns_timesync_ts0_accumulator_2)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_ACCUMULATOR_2r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_BS_INIT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_BS_INIT_CTRL.
 */
#define READ_NS_TIMESYNC_TS0_BS_INIT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_BS_INIT_CTRLr_OFFSET,r._ns_timesync_ts0_bs_init_ctrl)
#define WRITE_NS_TIMESYNC_TS0_BS_INIT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_BS_INIT_CTRLr_OFFSET,r._ns_timesync_ts0_bs_init_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_BS_INIT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_COUNTER_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_COUNTER_ENABLE.
 */
#define READ_NS_TIMESYNC_TS0_COUNTER_ENABLEr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_COUNTER_ENABLEr_OFFSET,r._ns_timesync_ts0_counter_enable)
#define WRITE_NS_TIMESYNC_TS0_COUNTER_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_COUNTER_ENABLEr_OFFSET,r._ns_timesync_ts0_counter_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_COUNTER_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWER.
 */
#define READ_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr_OFFSET,r._ns_timesync_ts0_current_freq_ctrl_lower)
#define WRITE_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr_OFFSET,r._ns_timesync_ts0_current_freq_ctrl_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPER.
 */
#define READ_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr_OFFSET,r._ns_timesync_ts0_current_freq_ctrl_upper)
#define WRITE_NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr_OFFSET,r._ns_timesync_ts0_current_freq_ctrl_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWER.
 */
#define READ_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_frac_lower)
#define WRITE_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_frac_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPER.
 */
#define READ_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_frac_upper)
#define WRITE_NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_frac_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWER.
 */
#define READ_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_offset_lower)
#define WRITE_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_offset_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPER.
 */
#define READ_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_offset_upper)
#define WRITE_NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_offset_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWER.
 */
#define READ_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_update_lower)
#define WRITE_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_update_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPER.
 */
#define READ_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_update_upper)
#define WRITE_NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr_OFFSET,r._ns_timesync_ts0_freq_ctrl_update_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0.
 */
#define READ_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r_OFFSET,r._ns_timesync_ts0_init_accumulator_0)
#define WRITE_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r_OFFSET,r._ns_timesync_ts0_init_accumulator_0)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1.
 */
#define READ_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r_OFFSET,r._ns_timesync_ts0_init_accumulator_1)
#define WRITE_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r_OFFSET,r._ns_timesync_ts0_init_accumulator_1)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2.
 */
#define READ_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r_OFFSET,r._ns_timesync_ts0_init_accumulator_2)
#define WRITE_NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r_OFFSET,r._ns_timesync_ts0_init_accumulator_2)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUS.
 */
#define READ_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_OFFSET,r._ns_timesync_ts0_timestamp_lower_status)
#define WRITE_NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr_OFFSET,r._ns_timesync_ts0_timestamp_lower_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUS.
 */
#define READ_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_OFFSET,r._ns_timesync_ts0_timestamp_upper_status)
#define WRITE_NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr_OFFSET,r._ns_timesync_ts0_timestamp_upper_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUS.
 */
#define READ_NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr_OFFSET,r._ns_timesync_ts0_ts_offset_lower_status)
#define WRITE_NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr_OFFSET,r._ns_timesync_ts0_ts_offset_lower_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUS.
 */
#define READ_NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr_OFFSET,r._ns_timesync_ts0_ts_offset_upper_status)
#define WRITE_NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr_OFFSET,r._ns_timesync_ts0_ts_offset_upper_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_ACCUMULATOR_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_ACCUMULATOR_0.
 */
#define READ_NS_TIMESYNC_TS1_ACCUMULATOR_0r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_ACCUMULATOR_0r_OFFSET,r._ns_timesync_ts1_accumulator_0)
#define WRITE_NS_TIMESYNC_TS1_ACCUMULATOR_0r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_ACCUMULATOR_0r_OFFSET,r._ns_timesync_ts1_accumulator_0)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_ACCUMULATOR_0r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_ACCUMULATOR_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_ACCUMULATOR_1.
 */
#define READ_NS_TIMESYNC_TS1_ACCUMULATOR_1r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_ACCUMULATOR_1r_OFFSET,r._ns_timesync_ts1_accumulator_1)
#define WRITE_NS_TIMESYNC_TS1_ACCUMULATOR_1r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_ACCUMULATOR_1r_OFFSET,r._ns_timesync_ts1_accumulator_1)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_ACCUMULATOR_1r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_ACCUMULATOR_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_ACCUMULATOR_2.
 */
#define READ_NS_TIMESYNC_TS1_ACCUMULATOR_2r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_ACCUMULATOR_2r_OFFSET,r._ns_timesync_ts1_accumulator_2)
#define WRITE_NS_TIMESYNC_TS1_ACCUMULATOR_2r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_ACCUMULATOR_2r_OFFSET,r._ns_timesync_ts1_accumulator_2)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_ACCUMULATOR_2r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_BS_INIT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_BS_INIT_CTRL.
 */
#define READ_NS_TIMESYNC_TS1_BS_INIT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_BS_INIT_CTRLr_OFFSET,r._ns_timesync_ts1_bs_init_ctrl)
#define WRITE_NS_TIMESYNC_TS1_BS_INIT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_BS_INIT_CTRLr_OFFSET,r._ns_timesync_ts1_bs_init_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_BS_INIT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_COUNTER_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_COUNTER_ENABLE.
 */
#define READ_NS_TIMESYNC_TS1_COUNTER_ENABLEr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_COUNTER_ENABLEr_OFFSET,r._ns_timesync_ts1_counter_enable)
#define WRITE_NS_TIMESYNC_TS1_COUNTER_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_COUNTER_ENABLEr_OFFSET,r._ns_timesync_ts1_counter_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_COUNTER_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWER.
 */
#define READ_NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr_OFFSET,r._ns_timesync_ts1_current_freq_ctrl_lower)
#define WRITE_NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr_OFFSET,r._ns_timesync_ts1_current_freq_ctrl_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPER.
 */
#define READ_NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr_OFFSET,r._ns_timesync_ts1_current_freq_ctrl_upper)
#define WRITE_NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr_OFFSET,r._ns_timesync_ts1_current_freq_ctrl_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWER.
 */
#define READ_NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_frac_lower)
#define WRITE_NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_frac_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPER.
 */
#define READ_NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_frac_upper)
#define WRITE_NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_frac_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWER.
 */
#define READ_NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_offset_lower)
#define WRITE_NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_offset_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPER.
 */
#define READ_NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_offset_upper)
#define WRITE_NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_offset_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWER.
 */
#define READ_NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_update_lower)
#define WRITE_NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_update_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPER.
 */
#define READ_NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_update_upper)
#define WRITE_NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr_OFFSET,r._ns_timesync_ts1_freq_ctrl_update_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0.
 */
#define READ_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r_OFFSET,r._ns_timesync_ts1_init_accumulator_0)
#define WRITE_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r_OFFSET,r._ns_timesync_ts1_init_accumulator_0)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1.
 */
#define READ_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r_OFFSET,r._ns_timesync_ts1_init_accumulator_1)
#define WRITE_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r_OFFSET,r._ns_timesync_ts1_init_accumulator_1)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2.
 */
#define READ_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r_OFFSET,r._ns_timesync_ts1_init_accumulator_2)
#define WRITE_NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r_OFFSET,r._ns_timesync_ts1_init_accumulator_2)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUS.
 */
#define READ_NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr_OFFSET,r._ns_timesync_ts1_timestamp_lower_status)
#define WRITE_NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr_OFFSET,r._ns_timesync_ts1_timestamp_lower_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUS.
 */
#define READ_NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr_OFFSET,r._ns_timesync_ts1_timestamp_upper_status)
#define WRITE_NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr_OFFSET,r._ns_timesync_ts1_timestamp_upper_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUS.
 */
#define READ_NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr_OFFSET,r._ns_timesync_ts1_ts_offset_lower_status)
#define WRITE_NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr_OFFSET,r._ns_timesync_ts1_ts_offset_lower_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUS.
 */
#define READ_NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr_OFFSET,r._ns_timesync_ts1_ts_offset_upper_status)
#define WRITE_NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr_OFFSET,r._ns_timesync_ts1_ts_offset_upper_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_ACCUMULATOR_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_ACCUMULATOR_0.
 */
#define READ_NS_TIMESYNC_TS_ACCUMULATOR_0r(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_ACCUMULATOR_0r_OFFSET+(4*(i)*9),r._ns_timesync_ts_accumulator_0)
#define WRITE_NS_TIMESYNC_TS_ACCUMULATOR_0r(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_ACCUMULATOR_0r_OFFSET+(4*(i)*9),r._ns_timesync_ts_accumulator_0)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_ACCUMULATOR_0r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_ACCUMULATOR_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_ACCUMULATOR_1.
 */
#define READ_NS_TIMESYNC_TS_ACCUMULATOR_1r(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_ACCUMULATOR_1r_OFFSET+(4*(i)*9),r._ns_timesync_ts_accumulator_1)
#define WRITE_NS_TIMESYNC_TS_ACCUMULATOR_1r(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_ACCUMULATOR_1r_OFFSET+(4*(i)*9),r._ns_timesync_ts_accumulator_1)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_ACCUMULATOR_1r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_ACCUMULATOR_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_ACCUMULATOR_2.
 */
#define READ_NS_TIMESYNC_TS_ACCUMULATOR_2r(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_ACCUMULATOR_2r_OFFSET+(4*(i)*9),r._ns_timesync_ts_accumulator_2)
#define WRITE_NS_TIMESYNC_TS_ACCUMULATOR_2r(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_ACCUMULATOR_2r_OFFSET+(4*(i)*9),r._ns_timesync_ts_accumulator_2)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_ACCUMULATOR_2r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_BS_INIT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_BS_INIT_CTRL.
 */
#define READ_NS_TIMESYNC_TS_BS_INIT_CTRLr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_BS_INIT_CTRLr_OFFSET+(4*(i)*11),r._ns_timesync_ts_bs_init_ctrl)
#define WRITE_NS_TIMESYNC_TS_BS_INIT_CTRLr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_BS_INIT_CTRLr_OFFSET+(4*(i)*11),r._ns_timesync_ts_bs_init_ctrl)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_BS_INIT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_COUNTER_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_COUNTER_ENABLE.
 */
#define READ_NS_TIMESYNC_TS_COUNTER_ENABLEr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_COUNTER_ENABLEr_OFFSET+(4*(i)*11),r._ns_timesync_ts_counter_enable)
#define WRITE_NS_TIMESYNC_TS_COUNTER_ENABLEr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_COUNTER_ENABLEr_OFFSET+(4*(i)*11),r._ns_timesync_ts_counter_enable)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_COUNTER_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWER.
 */
#define READ_NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr_OFFSET+(4*(i)*9),r._ns_timesync_ts_current_freq_ctrl_lower)
#define WRITE_NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr_OFFSET+(4*(i)*9),r._ns_timesync_ts_current_freq_ctrl_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPER.
 */
#define READ_NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr_OFFSET+(4*(i)*9),r._ns_timesync_ts_current_freq_ctrl_upper)
#define WRITE_NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr_OFFSET+(4*(i)*9),r._ns_timesync_ts_current_freq_ctrl_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_EVENT_FWD_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_EVENT_FWD_CFG.
 */
#define READ_NS_TIMESYNC_TS_EVENT_FWD_CFGr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_EVENT_FWD_CFGr_OFFSET+(4*(i)),r._ns_timesync_ts_event_fwd_cfg)
#define WRITE_NS_TIMESYNC_TS_EVENT_FWD_CFGr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_EVENT_FWD_CFGr_OFFSET+(4*(i)),r._ns_timesync_ts_event_fwd_cfg)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_EVENT_FWD_CFGr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWER.
 */
#define READ_NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_frac_lower)
#define WRITE_NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_frac_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPER.
 */
#define READ_NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_frac_upper)
#define WRITE_NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_frac_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWER.
 */
#define READ_NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_offset_lower)
#define WRITE_NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_offset_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPER.
 */
#define READ_NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_offset_upper)
#define WRITE_NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_offset_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWER.
 */
#define READ_NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_update_lower)
#define WRITE_NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_update_lower)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPER.
 */
#define READ_NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_update_upper)
#define WRITE_NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr_OFFSET+(4*(i)*11),r._ns_timesync_ts_freq_ctrl_update_upper)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_INIT_ACCUMULATOR_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_INIT_ACCUMULATOR_0.
 */
#define READ_NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r_OFFSET+(4*(i)*11),r._ns_timesync_ts_init_accumulator_0)
#define WRITE_NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r_OFFSET+(4*(i)*11),r._ns_timesync_ts_init_accumulator_0)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_INIT_ACCUMULATOR_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_INIT_ACCUMULATOR_1.
 */
#define READ_NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r_OFFSET+(4*(i)*11),r._ns_timesync_ts_init_accumulator_1)
#define WRITE_NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r_OFFSET+(4*(i)*11),r._ns_timesync_ts_init_accumulator_1)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_INIT_ACCUMULATOR_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_INIT_ACCUMULATOR_2.
 */
#define READ_NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r_OFFSET+(4*(i)*11),r._ns_timesync_ts_init_accumulator_2)
#define WRITE_NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r_OFFSET+(4*(i)*11),r._ns_timesync_ts_init_accumulator_2)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUS.
 */
#define READ_NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr_OFFSET+(4*(i)*9),r._ns_timesync_ts_timestamp_lower_status)
#define WRITE_NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr_OFFSET+(4*(i)*9),r._ns_timesync_ts_timestamp_lower_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUS.
 */
#define READ_NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr_OFFSET+(4*(i)*9),r._ns_timesync_ts_timestamp_upper_status)
#define WRITE_NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr_OFFSET+(4*(i)*9),r._ns_timesync_ts_timestamp_upper_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUS.
 */
#define READ_NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr_OFFSET+(4*(i)*9),r._ns_timesync_ts_ts_offset_lower_status)
#define WRITE_NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr_OFFSET+(4*(i)*9),r._ns_timesync_ts_ts_offset_lower_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUS.
 */
#define READ_NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr_OFFSET+(4*(i)*9),r._ns_timesync_ts_ts_offset_upper_status)
#define WRITE_NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr_OFFSET+(4*(i)*9),r._ns_timesync_ts_ts_offset_upper_status)

/*******************************************************************************
 * End of 'NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CAPTURE_DLY_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CAPTURE_DLY_EVENT_CTRL.
 */
#define READ_NS_TS_CAPTURE_DLY_EVENT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TS_CAPTURE_DLY_EVENT_CTRLr_OFFSET,r._ns_ts_capture_dly_event_ctrl)
#define WRITE_NS_TS_CAPTURE_DLY_EVENT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CAPTURE_DLY_EVENT_CTRLr_OFFSET,r._ns_ts_capture_dly_event_ctrl)

/*******************************************************************************
 * End of 'NS_TS_CAPTURE_DLY_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CAPTURE_DLY_LUT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CAPTURE_DLY_LUT_CTRL.
 */
#define READ_NS_TS_CAPTURE_DLY_LUT_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TS_CAPTURE_DLY_LUT_CTRLr_OFFSET,r._ns_ts_capture_dly_lut_ctrl)
#define WRITE_NS_TS_CAPTURE_DLY_LUT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CAPTURE_DLY_LUT_CTRLr_OFFSET,r._ns_ts_capture_dly_lut_ctrl)

/*******************************************************************************
 * End of 'NS_TS_CAPTURE_DLY_LUT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CAPTURE_DLY_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CAPTURE_DLY_STAT0.
 */
#define READ_NS_TS_CAPTURE_DLY_STAT0r(u,r) BCMDRD_IPROC_READ(u,NS_TS_CAPTURE_DLY_STAT0r_OFFSET,r._ns_ts_capture_dly_stat0)
#define WRITE_NS_TS_CAPTURE_DLY_STAT0r(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CAPTURE_DLY_STAT0r_OFFSET,r._ns_ts_capture_dly_stat0)

/*******************************************************************************
 * End of 'NS_TS_CAPTURE_DLY_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CAPTURE_DLY_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CAPTURE_DLY_STAT1.
 */
#define READ_NS_TS_CAPTURE_DLY_STAT1r(u,r) BCMDRD_IPROC_READ(u,NS_TS_CAPTURE_DLY_STAT1r_OFFSET,r._ns_ts_capture_dly_stat1)
#define WRITE_NS_TS_CAPTURE_DLY_STAT1r(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CAPTURE_DLY_STAT1r_OFFSET,r._ns_ts_capture_dly_stat1)

/*******************************************************************************
 * End of 'NS_TS_CAPTURE_DLY_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CAPTURE_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CAPTURE_STATUS.
 */
#define READ_NS_TS_CAPTURE_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TS_CAPTURE_STATUSr_OFFSET,r._ns_ts_capture_status)
#define WRITE_NS_TS_CAPTURE_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CAPTURE_STATUSr_OFFSET,r._ns_ts_capture_status)

/*******************************************************************************
 * End of 'NS_TS_CAPTURE_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_COUNTER_UPDATE_PTP_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_COUNTER_UPDATE_PTP_LOWER.
 */
#define READ_NS_TS_COUNTER_UPDATE_PTP_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TS_COUNTER_UPDATE_PTP_LOWERr_OFFSET,r._ns_ts_counter_update_ptp_lower)
#define WRITE_NS_TS_COUNTER_UPDATE_PTP_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_COUNTER_UPDATE_PTP_LOWERr_OFFSET,r._ns_ts_counter_update_ptp_lower)

/*******************************************************************************
 * End of 'NS_TS_COUNTER_UPDATE_PTP_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_COUNTER_UPDATE_PTP_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_COUNTER_UPDATE_PTP_UPPER.
 */
#define READ_NS_TS_COUNTER_UPDATE_PTP_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TS_COUNTER_UPDATE_PTP_UPPERr_OFFSET,r._ns_ts_counter_update_ptp_upper)
#define WRITE_NS_TS_COUNTER_UPDATE_PTP_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_COUNTER_UPDATE_PTP_UPPERr_OFFSET,r._ns_ts_counter_update_ptp_upper)

/*******************************************************************************
 * End of 'NS_TS_COUNTER_UPDATE_PTP_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CPU_FIFO1_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CPU_FIFO1_ECC_CONTROL.
 */
#define READ_NS_TS_CPU_FIFO1_ECC_CONTROLr(u,r) BCMDRD_IPROC_READ(u,NS_TS_CPU_FIFO1_ECC_CONTROLr_OFFSET,r._ns_ts_cpu_fifo1_ecc_control)
#define WRITE_NS_TS_CPU_FIFO1_ECC_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CPU_FIFO1_ECC_CONTROLr_OFFSET,r._ns_ts_cpu_fifo1_ecc_control)

/*******************************************************************************
 * End of 'NS_TS_CPU_FIFO1_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CPU_FIFO1_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CPU_FIFO1_ECC_STATUS.
 */
#define READ_NS_TS_CPU_FIFO1_ECC_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TS_CPU_FIFO1_ECC_STATUSr_OFFSET,r._ns_ts_cpu_fifo1_ecc_status)
#define WRITE_NS_TS_CPU_FIFO1_ECC_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CPU_FIFO1_ECC_STATUSr_OFFSET,r._ns_ts_cpu_fifo1_ecc_status)

/*******************************************************************************
 * End of 'NS_TS_CPU_FIFO1_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CPU_FIFO1_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CPU_FIFO1_TM_CONTROL.
 */
#define READ_NS_TS_CPU_FIFO1_TM_CONTROLr(u,r) BCMDRD_IPROC_READ(u,NS_TS_CPU_FIFO1_TM_CONTROLr_OFFSET,r._ns_ts_cpu_fifo1_tm_control)
#define WRITE_NS_TS_CPU_FIFO1_TM_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CPU_FIFO1_TM_CONTROLr_OFFSET,r._ns_ts_cpu_fifo1_tm_control)

/*******************************************************************************
 * End of 'NS_TS_CPU_FIFO1_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CPU_FIFO2_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CPU_FIFO2_ECC_CONTROL.
 */
#define READ_NS_TS_CPU_FIFO2_ECC_CONTROLr(u,r) BCMDRD_IPROC_READ(u,NS_TS_CPU_FIFO2_ECC_CONTROLr_OFFSET,r._ns_ts_cpu_fifo2_ecc_control)
#define WRITE_NS_TS_CPU_FIFO2_ECC_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CPU_FIFO2_ECC_CONTROLr_OFFSET,r._ns_ts_cpu_fifo2_ecc_control)

/*******************************************************************************
 * End of 'NS_TS_CPU_FIFO2_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CPU_FIFO2_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CPU_FIFO2_ECC_STATUS.
 */
#define READ_NS_TS_CPU_FIFO2_ECC_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TS_CPU_FIFO2_ECC_STATUSr_OFFSET,r._ns_ts_cpu_fifo2_ecc_status)
#define WRITE_NS_TS_CPU_FIFO2_ECC_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CPU_FIFO2_ECC_STATUSr_OFFSET,r._ns_ts_cpu_fifo2_ecc_status)

/*******************************************************************************
 * End of 'NS_TS_CPU_FIFO2_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CPU_FIFO2_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CPU_FIFO2_TM_CONTROL.
 */
#define READ_NS_TS_CPU_FIFO2_TM_CONTROLr(u,r) BCMDRD_IPROC_READ(u,NS_TS_CPU_FIFO2_TM_CONTROLr_OFFSET,r._ns_ts_cpu_fifo2_tm_control)
#define WRITE_NS_TS_CPU_FIFO2_TM_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_CPU_FIFO2_TM_CONTROLr_OFFSET,r._ns_ts_cpu_fifo2_tm_control)

/*******************************************************************************
 * End of 'NS_TS_CPU_FIFO2_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CPU_FIFO_ECC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CPU_FIFO_ECC_CONTROL.
 */
#define READ_NS_TS_CPU_FIFO_ECC_CONTROLr(u,i,r) BCMDRD_IPROC_READ(u,NS_TS_CPU_FIFO_ECC_CONTROLr_OFFSET+(4*(i)*3),r._ns_ts_cpu_fifo_ecc_control)
#define WRITE_NS_TS_CPU_FIFO_ECC_CONTROLr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TS_CPU_FIFO_ECC_CONTROLr_OFFSET+(4*(i)*3),r._ns_ts_cpu_fifo_ecc_control)

/*******************************************************************************
 * End of 'NS_TS_CPU_FIFO_ECC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CPU_FIFO_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CPU_FIFO_ECC_STATUS.
 */
#define READ_NS_TS_CPU_FIFO_ECC_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,NS_TS_CPU_FIFO_ECC_STATUSr_OFFSET+(4*(i)*3),r._ns_ts_cpu_fifo_ecc_status)
#define WRITE_NS_TS_CPU_FIFO_ECC_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TS_CPU_FIFO_ECC_STATUSr_OFFSET+(4*(i)*3),r._ns_ts_cpu_fifo_ecc_status)

/*******************************************************************************
 * End of 'NS_TS_CPU_FIFO_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_CPU_FIFO_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_CPU_FIFO_TM_CONTROL.
 */
#define READ_NS_TS_CPU_FIFO_TM_CONTROLr(u,i,r) BCMDRD_IPROC_READ(u,NS_TS_CPU_FIFO_TM_CONTROLr_OFFSET+(4*(i)*3),r._ns_ts_cpu_fifo_tm_control)
#define WRITE_NS_TS_CPU_FIFO_TM_CONTROLr(u,i,r) BCMDRD_IPROC_WRITE(u,NS_TS_CPU_FIFO_TM_CONTROLr_OFFSET+(4*(i)*3),r._ns_ts_cpu_fifo_tm_control)

/*******************************************************************************
 * End of 'NS_TS_CPU_FIFO_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_INT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_INT_ENABLE.
 */
#define READ_NS_TS_INT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,NS_TS_INT_ENABLEr_OFFSET,r._ns_ts_int_enable)
#define WRITE_NS_TS_INT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_INT_ENABLEr_OFFSET,r._ns_ts_int_enable)

/*******************************************************************************
 * End of 'NS_TS_INT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_INT_GEN_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_INT_GEN_CTRL.
 */
#define READ_NS_TS_INT_GEN_CTRLr(u,r) BCMDRD_IPROC_READ(u,NS_TS_INT_GEN_CTRLr_OFFSET,r._ns_ts_int_gen_ctrl)
#define WRITE_NS_TS_INT_GEN_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_INT_GEN_CTRLr_OFFSET,r._ns_ts_int_gen_ctrl)

/*******************************************************************************
 * End of 'NS_TS_INT_GEN_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_INT_GEN_INTERVAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_INT_GEN_INTERVAL.
 */
#define READ_NS_TS_INT_GEN_INTERVALr(u,r) BCMDRD_IPROC_READ(u,NS_TS_INT_GEN_INTERVALr_OFFSET,r._ns_ts_int_gen_interval)
#define WRITE_NS_TS_INT_GEN_INTERVALr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_INT_GEN_INTERVALr_OFFSET,r._ns_ts_int_gen_interval)

/*******************************************************************************
 * End of 'NS_TS_INT_GEN_INTERVALr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_INT_GEN_OFFSET_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_INT_GEN_OFFSET_LOWER.
 */
#define READ_NS_TS_INT_GEN_OFFSET_LOWERr(u,r) BCMDRD_IPROC_READ(u,NS_TS_INT_GEN_OFFSET_LOWERr_OFFSET,r._ns_ts_int_gen_offset_lower)
#define WRITE_NS_TS_INT_GEN_OFFSET_LOWERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_INT_GEN_OFFSET_LOWERr_OFFSET,r._ns_ts_int_gen_offset_lower)

/*******************************************************************************
 * End of 'NS_TS_INT_GEN_OFFSET_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_INT_GEN_OFFSET_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_INT_GEN_OFFSET_UPPER.
 */
#define READ_NS_TS_INT_GEN_OFFSET_UPPERr(u,r) BCMDRD_IPROC_READ(u,NS_TS_INT_GEN_OFFSET_UPPERr_OFFSET,r._ns_ts_int_gen_offset_upper)
#define WRITE_NS_TS_INT_GEN_OFFSET_UPPERr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_INT_GEN_OFFSET_UPPERr_OFFSET,r._ns_ts_int_gen_offset_upper)

/*******************************************************************************
 * End of 'NS_TS_INT_GEN_OFFSET_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  NS_TS_INT_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access NS_TS_INT_STATUS.
 */
#define READ_NS_TS_INT_STATUSr(u,r) BCMDRD_IPROC_READ(u,NS_TS_INT_STATUSr_OFFSET,r._ns_ts_int_status)
#define WRITE_NS_TS_INT_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,NS_TS_INT_STATUSr_OFFSET,r._ns_ts_int_status)

/*******************************************************************************
 * End of 'NS_TS_INT_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_CONFIG_IND_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_CONFIG_IND_ADDR.
 */
#define READ_PAXB_0_CONFIG_IND_ADDRr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_CONFIG_IND_ADDRr_OFFSET,r._paxb_0_config_ind_addr)
#define WRITE_PAXB_0_CONFIG_IND_ADDRr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_CONFIG_IND_ADDRr_OFFSET,r._paxb_0_config_ind_addr)

/*******************************************************************************
 * End of 'PAXB_0_CONFIG_IND_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_CONFIG_IND_DATA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_CONFIG_IND_DATA.
 */
#define READ_PAXB_0_CONFIG_IND_DATAr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_CONFIG_IND_DATAr_OFFSET,r._paxb_0_config_ind_data)
#define WRITE_PAXB_0_CONFIG_IND_DATAr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_CONFIG_IND_DATAr_OFFSET,r._paxb_0_config_ind_data)

/*******************************************************************************
 * End of 'PAXB_0_CONFIG_IND_DATAr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_GEN3_UC_LOADER_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_GEN3_UC_LOADER_STATUS.
 */
#define READ_PAXB_0_GEN3_UC_LOADER_STATUSr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_GEN3_UC_LOADER_STATUSr_OFFSET,r._paxb_0_gen3_uc_loader_status)
#define WRITE_PAXB_0_GEN3_UC_LOADER_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_GEN3_UC_LOADER_STATUSr_OFFSET,r._paxb_0_gen3_uc_loader_status)

/*******************************************************************************
 * End of 'PAXB_0_GEN3_UC_LOADER_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_ENDIANNESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_ENDIANNESS.
 */
#define READ_PAXB_0_PAXB_ENDIANNESSr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_ENDIANNESSr_OFFSET,r._paxb_0_paxb_endianness)
#define WRITE_PAXB_0_PAXB_ENDIANNESSr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_ENDIANNESSr_OFFSET,r._paxb_0_paxb_endianness)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_ENDIANNESSr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_HOTSWAP_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_HOTSWAP_CTRL.
 */
#define READ_PAXB_0_PAXB_HOTSWAP_CTRLr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_HOTSWAP_CTRLr_OFFSET,r._paxb_0_paxb_hotswap_ctrl)
#define WRITE_PAXB_0_PAXB_HOTSWAP_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_HOTSWAP_CTRLr_OFFSET,r._paxb_0_paxb_hotswap_ctrl)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_HOTSWAP_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_HOTSWAP_DEBUG_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_HOTSWAP_DEBUG_CTRL.
 */
#define READ_PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr_OFFSET,r._paxb_0_paxb_hotswap_debug_ctrl)
#define WRITE_PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr_OFFSET,r._paxb_0_paxb_hotswap_debug_ctrl)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_HOTSWAP_DEBUG_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_HOTSWAP_DEBUG_STAT.
 */
#define READ_PAXB_0_PAXB_HOTSWAP_DEBUG_STATr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_HOTSWAP_DEBUG_STATr_OFFSET,r._paxb_0_paxb_hotswap_debug_stat)
#define WRITE_PAXB_0_PAXB_HOTSWAP_DEBUG_STATr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_HOTSWAP_DEBUG_STATr_OFFSET,r._paxb_0_paxb_hotswap_debug_stat)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_HOTSWAP_DEBUG_STATr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_HOTSWAP_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_HOTSWAP_STAT.
 */
#define READ_PAXB_0_PAXB_HOTSWAP_STATr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_HOTSWAP_STATr_OFFSET,r._paxb_0_paxb_hotswap_stat)
#define WRITE_PAXB_0_PAXB_HOTSWAP_STATr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_HOTSWAP_STATr_OFFSET,r._paxb_0_paxb_hotswap_stat)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_HOTSWAP_STATr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLRr(u,i,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLRr_OFFSET+(4*(i)),r._paxb_0_paxb_ic_intrclr)
#define WRITE_PAXB_0_PAXB_IC_INTRCLRr(u,i,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLRr_OFFSET+(4*(i)),r._paxb_0_paxb_ic_intrclr)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLRr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_0.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_0r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_0r_OFFSET,r._paxb_0_paxb_ic_intrclr_0)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_0r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_0r_OFFSET,r._paxb_0_paxb_ic_intrclr_0)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_0r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_1.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_1r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_1r_OFFSET,r._paxb_0_paxb_ic_intrclr_1)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_1r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_1r_OFFSET,r._paxb_0_paxb_ic_intrclr_1)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_1r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAYr(u,i,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAYr_OFFSET+(4*(i)),r._paxb_0_paxb_ic_intrclr_delay)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAYr(u,i,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAYr_OFFSET+(4*(i)),r._paxb_0_paxb_ic_intrclr_delay)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAYr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_0.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_0r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_0r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_0)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_0r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_0r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_0)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_0r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_10.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_10r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_10r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_10)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_10r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_10r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_10)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_10r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_11.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_11r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_11r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_11)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_11r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_11r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_11)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_11r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_12.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_12r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_12r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_12)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_12r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_12r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_12)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_12r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_13.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_13r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_13r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_13)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_13r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_13r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_13)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_13r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_14.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_14r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_14r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_14)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_14r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_14r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_14)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_14r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_15.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_15r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_15r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_15)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_15r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_15r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_15)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_15r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_1.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_1r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_1r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_1)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_1r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_1r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_1)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_1r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_2.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_2r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_2r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_2)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_2r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_2r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_2)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_2r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_3.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_3r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_3r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_3)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_3r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_3r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_3)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_3r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_4.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_4r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_4r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_4)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_4r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_4r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_4)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_4r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_5.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_5r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_5r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_5)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_5r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_5r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_5)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_5r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_6.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_6r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_6r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_6)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_6r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_6r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_6)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_6r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_7.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_7r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_7r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_7)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_7r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_7r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_7)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_7r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_8
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_8.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_8r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_8r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_8)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_8r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_8r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_8)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_8r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_DELAY_9
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_DELAY_9.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_DELAY_9r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_9r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_9)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_DELAY_9r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_DELAY_9r_OFFSET,r._paxb_0_paxb_ic_intrclr_delay_9)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_DELAY_9r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_MODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_MODE.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_MODEr(u,i,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_MODEr_OFFSET+(4*(i)),r._paxb_0_paxb_ic_intrclr_mode)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_MODEr(u,i,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_MODEr_OFFSET+(4*(i)),r._paxb_0_paxb_ic_intrclr_mode)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_MODEr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_MODE_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_MODE_0.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_MODE_0r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_MODE_0r_OFFSET,r._paxb_0_paxb_ic_intrclr_mode_0)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_MODE_0r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_MODE_0r_OFFSET,r._paxb_0_paxb_ic_intrclr_mode_0)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_MODE_0r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTRCLR_MODE_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTRCLR_MODE_1.
 */
#define READ_PAXB_0_PAXB_IC_INTRCLR_MODE_1r(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTRCLR_MODE_1r_OFFSET,r._paxb_0_paxb_ic_intrclr_mode_1)
#define WRITE_PAXB_0_PAXB_IC_INTRCLR_MODE_1r(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTRCLR_MODE_1r_OFFSET,r._paxb_0_paxb_ic_intrclr_mode_1)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTRCLR_MODE_1r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_IC_INTR_PACING_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_IC_INTR_PACING_CTRL.
 */
#define READ_PAXB_0_PAXB_IC_INTR_PACING_CTRLr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_IC_INTR_PACING_CTRLr_OFFSET,r._paxb_0_paxb_ic_intr_pacing_ctrl)
#define WRITE_PAXB_0_PAXB_IC_INTR_PACING_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_IC_INTR_PACING_CTRLr_OFFSET,r._paxb_0_paxb_ic_intr_pacing_ctrl)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_IC_INTR_PACING_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_INTRCLR_DELAY_UNIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_INTRCLR_DELAY_UNIT.
 */
#define READ_PAXB_0_PAXB_INTRCLR_DELAY_UNITr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_INTRCLR_DELAY_UNITr_OFFSET,r._paxb_0_paxb_intrclr_delay_unit)
#define WRITE_PAXB_0_PAXB_INTRCLR_DELAY_UNITr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_INTRCLR_DELAY_UNITr_OFFSET,r._paxb_0_paxb_intrclr_delay_unit)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_INTRCLR_DELAY_UNITr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_INTR_EN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_INTR_EN.
 */
#define READ_PAXB_0_PAXB_INTR_ENr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_INTR_ENr_OFFSET,r._paxb_0_paxb_intr_en)
#define WRITE_PAXB_0_PAXB_INTR_ENr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_INTR_ENr_OFFSET,r._paxb_0_paxb_intr_en)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_INTR_ENr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_INTR_STATUS.
 */
#define READ_PAXB_0_PAXB_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_INTR_STATUSr_OFFSET,r._paxb_0_paxb_intr_status)
#define WRITE_PAXB_0_PAXB_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_INTR_STATUSr_OFFSET,r._paxb_0_paxb_intr_status)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWN.
 */
#define READ_PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr_OFFSET,r._paxb_0_reset_enable_in_pcie_link_down)
#define WRITE_PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr_OFFSET,r._paxb_0_reset_enable_in_pcie_link_down)

/*******************************************************************************
 * End of 'PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_RESET_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_RESET_STATUS.
 */
#define READ_PAXB_0_RESET_STATUSr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_RESET_STATUSr_OFFSET,r._paxb_0_reset_status)
#define WRITE_PAXB_0_RESET_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_RESET_STATUSr_OFFSET,r._paxb_0_reset_status)

/*******************************************************************************
 * End of 'PAXB_0_RESET_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_SW_PROG_INTR_CLR.
 */
#define READ_PAXB_0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_SW_PROG_INTR_CLRr_OFFSET,r._paxb_0_sw_prog_intr_clr)
#define WRITE_PAXB_0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_SW_PROG_INTR_CLRr_OFFSET,r._paxb_0_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'PAXB_0_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_SW_PROG_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_SW_PROG_INTR_ENABLE.
 */
#define READ_PAXB_0_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_SW_PROG_INTR_ENABLEr_OFFSET,r._paxb_0_sw_prog_intr_enable)
#define WRITE_PAXB_0_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_SW_PROG_INTR_ENABLEr_OFFSET,r._paxb_0_sw_prog_intr_enable)

/*******************************************************************************
 * End of 'PAXB_0_SW_PROG_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_SW_PROG_INTR_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_SW_PROG_INTR_RAW_STATUS.
 */
#define READ_PAXB_0_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._paxb_0_sw_prog_intr_raw_status)
#define WRITE_PAXB_0_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._paxb_0_sw_prog_intr_raw_status)

/*******************************************************************************
 * End of 'PAXB_0_SW_PROG_INTR_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_SW_PROG_INTR_SET.
 */
#define READ_PAXB_0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_SW_PROG_INTR_SETr_OFFSET,r._paxb_0_sw_prog_intr_set)
#define WRITE_PAXB_0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_SW_PROG_INTR_SETr_OFFSET,r._paxb_0_sw_prog_intr_set)

/*******************************************************************************
 * End of 'PAXB_0_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_SW_PROG_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_SW_PROG_INTR_STATUS.
 */
#define READ_PAXB_0_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_SW_PROG_INTR_STATUSr_OFFSET,r._paxb_0_sw_prog_intr_status)
#define WRITE_PAXB_0_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_SW_PROG_INTR_STATUSr_OFFSET,r._paxb_0_sw_prog_intr_status)

/*******************************************************************************
 * End of 'PAXB_0_SW_PROG_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_B0_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_B0_CTRL.
 */
#define READ_QSPI_BSPI_B0_CTRLr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_B0_CTRLr_OFFSET,r._qspi_bspi_b0_ctrl)
#define WRITE_QSPI_BSPI_B0_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_B0_CTRLr_OFFSET,r._qspi_bspi_b0_ctrl)

/*******************************************************************************
 * End of 'QSPI_BSPI_B0_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_B0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_B0_STATUS.
 */
#define READ_QSPI_BSPI_B0_STATUSr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_B0_STATUSr_OFFSET,r._qspi_bspi_b0_status)
#define WRITE_QSPI_BSPI_B0_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_B0_STATUSr_OFFSET,r._qspi_bspi_b0_status)

/*******************************************************************************
 * End of 'QSPI_BSPI_B0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_B1_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_B1_CTRL.
 */
#define READ_QSPI_BSPI_B1_CTRLr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_B1_CTRLr_OFFSET,r._qspi_bspi_b1_ctrl)
#define WRITE_QSPI_BSPI_B1_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_B1_CTRLr_OFFSET,r._qspi_bspi_b1_ctrl)

/*******************************************************************************
 * End of 'QSPI_BSPI_B1_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_B1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_B1_STATUS.
 */
#define READ_QSPI_BSPI_B1_STATUSr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_B1_STATUSr_OFFSET,r._qspi_bspi_b1_status)
#define WRITE_QSPI_BSPI_B1_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_B1_STATUSr_OFFSET,r._qspi_bspi_b1_status)

/*******************************************************************************
 * End of 'QSPI_BSPI_B1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_BITS_PER_CYCLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_BITS_PER_CYCLE.
 */
#define READ_QSPI_BSPI_BITS_PER_CYCLEr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_BITS_PER_CYCLEr_OFFSET,r._qspi_bspi_bits_per_cycle)
#define WRITE_QSPI_BSPI_BITS_PER_CYCLEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_BITS_PER_CYCLEr_OFFSET,r._qspi_bspi_bits_per_cycle)

/*******************************************************************************
 * End of 'QSPI_BSPI_BITS_PER_CYCLEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_BITS_PER_PHASE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_BITS_PER_PHASE.
 */
#define READ_QSPI_BSPI_BITS_PER_PHASEr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_BITS_PER_PHASEr_OFFSET,r._qspi_bspi_bits_per_phase)
#define WRITE_QSPI_BSPI_BITS_PER_PHASEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_BITS_PER_PHASEr_OFFSET,r._qspi_bspi_bits_per_phase)

/*******************************************************************************
 * End of 'QSPI_BSPI_BITS_PER_PHASEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_BSPI_FLASH_UPPER_ADDR_BYTE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_BSPI_FLASH_UPPER_ADDR_BYTE.
 */
#define READ_QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr_OFFSET,r._qspi_bspi_bspi_flash_upper_addr_byte)
#define WRITE_QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr_OFFSET,r._qspi_bspi_bspi_flash_upper_addr_byte)

/*******************************************************************************
 * End of 'QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_BSPI_PIO_DATA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_BSPI_PIO_DATA.
 */
#define READ_QSPI_BSPI_BSPI_PIO_DATAr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_BSPI_PIO_DATAr_OFFSET,r._qspi_bspi_bspi_pio_data)
#define WRITE_QSPI_BSPI_BSPI_PIO_DATAr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_BSPI_PIO_DATAr_OFFSET,r._qspi_bspi_bspi_pio_data)

/*******************************************************************************
 * End of 'QSPI_BSPI_BSPI_PIO_DATAr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_BSPI_PIO_IODIR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_BSPI_PIO_IODIR.
 */
#define READ_QSPI_BSPI_BSPI_PIO_IODIRr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_BSPI_PIO_IODIRr_OFFSET,r._qspi_bspi_bspi_pio_iodir)
#define WRITE_QSPI_BSPI_BSPI_PIO_IODIRr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_BSPI_PIO_IODIRr_OFFSET,r._qspi_bspi_bspi_pio_iodir)

/*******************************************************************************
 * End of 'QSPI_BSPI_BSPI_PIO_IODIRr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_BSPI_PIO_MODE_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_BSPI_PIO_MODE_ENABLE.
 */
#define READ_QSPI_BSPI_BSPI_PIO_MODE_ENABLEr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_BSPI_PIO_MODE_ENABLEr_OFFSET,r._qspi_bspi_bspi_pio_mode_enable)
#define WRITE_QSPI_BSPI_BSPI_PIO_MODE_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_BSPI_PIO_MODE_ENABLEr_OFFSET,r._qspi_bspi_bspi_pio_mode_enable)

/*******************************************************************************
 * End of 'QSPI_BSPI_BSPI_PIO_MODE_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_BSPI_XOR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_BSPI_XOR_ENABLE.
 */
#define READ_QSPI_BSPI_BSPI_XOR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_BSPI_XOR_ENABLEr_OFFSET,r._qspi_bspi_bspi_xor_enable)
#define WRITE_QSPI_BSPI_BSPI_XOR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_BSPI_XOR_ENABLEr_OFFSET,r._qspi_bspi_bspi_xor_enable)

/*******************************************************************************
 * End of 'QSPI_BSPI_BSPI_XOR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_BSPI_XOR_VALUE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_BSPI_XOR_VALUE.
 */
#define READ_QSPI_BSPI_BSPI_XOR_VALUEr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_BSPI_XOR_VALUEr_OFFSET,r._qspi_bspi_bspi_xor_value)
#define WRITE_QSPI_BSPI_BSPI_XOR_VALUEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_BSPI_XOR_VALUEr_OFFSET,r._qspi_bspi_bspi_xor_value)

/*******************************************************************************
 * End of 'QSPI_BSPI_BSPI_XOR_VALUEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_BUSY_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_BUSY_STATUS.
 */
#define READ_QSPI_BSPI_BUSY_STATUSr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_BUSY_STATUSr_OFFSET,r._qspi_bspi_busy_status)
#define WRITE_QSPI_BSPI_BUSY_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_BUSY_STATUSr_OFFSET,r._qspi_bspi_busy_status)

/*******************************************************************************
 * End of 'QSPI_BSPI_BUSY_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_B_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_B_CTRL.
 */
#define READ_QSPI_BSPI_B_CTRLr(u,i,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_B_CTRLr_OFFSET+(4*(i)*2),r._qspi_bspi_b_ctrl)
#define WRITE_QSPI_BSPI_B_CTRLr(u,i,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_B_CTRLr_OFFSET+(4*(i)*2),r._qspi_bspi_b_ctrl)

/*******************************************************************************
 * End of 'QSPI_BSPI_B_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_B_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_B_STATUS.
 */
#define READ_QSPI_BSPI_B_STATUSr(u,i,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_B_STATUSr_OFFSET+(4*(i)*2),r._qspi_bspi_b_status)
#define WRITE_QSPI_BSPI_B_STATUSr(u,i,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_B_STATUSr_OFFSET+(4*(i)*2),r._qspi_bspi_b_status)

/*******************************************************************************
 * End of 'QSPI_BSPI_B_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_CMD_AND_MODE_BYTE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_CMD_AND_MODE_BYTE.
 */
#define READ_QSPI_BSPI_CMD_AND_MODE_BYTEr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_CMD_AND_MODE_BYTEr_OFFSET,r._qspi_bspi_cmd_and_mode_byte)
#define WRITE_QSPI_BSPI_CMD_AND_MODE_BYTEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_CMD_AND_MODE_BYTEr_OFFSET,r._qspi_bspi_cmd_and_mode_byte)

/*******************************************************************************
 * End of 'QSPI_BSPI_CMD_AND_MODE_BYTEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_FLEX_MODE_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_FLEX_MODE_ENABLE.
 */
#define READ_QSPI_BSPI_FLEX_MODE_ENABLEr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_FLEX_MODE_ENABLEr_OFFSET,r._qspi_bspi_flex_mode_enable)
#define WRITE_QSPI_BSPI_FLEX_MODE_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_FLEX_MODE_ENABLEr_OFFSET,r._qspi_bspi_flex_mode_enable)

/*******************************************************************************
 * End of 'QSPI_BSPI_FLEX_MODE_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_INTR_STATUS.
 */
#define READ_QSPI_BSPI_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_INTR_STATUSr_OFFSET,r._qspi_bspi_intr_status)
#define WRITE_QSPI_BSPI_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_INTR_STATUSr_OFFSET,r._qspi_bspi_intr_status)

/*******************************************************************************
 * End of 'QSPI_BSPI_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_MAST_N_BOOT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_MAST_N_BOOT_CTRL.
 */
#define READ_QSPI_BSPI_MAST_N_BOOT_CTRLr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_MAST_N_BOOT_CTRLr_OFFSET,r._qspi_bspi_mast_n_boot_ctrl)
#define WRITE_QSPI_BSPI_MAST_N_BOOT_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_MAST_N_BOOT_CTRLr_OFFSET,r._qspi_bspi_mast_n_boot_ctrl)

/*******************************************************************************
 * End of 'QSPI_BSPI_MAST_N_BOOT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_REVISION_ID
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_REVISION_ID.
 */
#define READ_QSPI_BSPI_REVISION_IDr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_REVISION_IDr_OFFSET,r._qspi_bspi_revision_id)
#define WRITE_QSPI_BSPI_REVISION_IDr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_REVISION_IDr_OFFSET,r._qspi_bspi_revision_id)

/*******************************************************************************
 * End of 'QSPI_BSPI_REVISION_IDr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_SCRATCH
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_SCRATCH.
 */
#define READ_QSPI_BSPI_SCRATCHr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_SCRATCHr_OFFSET,r._qspi_bspi_scratch)
#define WRITE_QSPI_BSPI_SCRATCHr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_SCRATCHr_OFFSET,r._qspi_bspi_scratch)

/*******************************************************************************
 * End of 'QSPI_BSPI_SCRATCHr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_bspi_STRAP_OVERRIDE_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_bspi_STRAP_OVERRIDE_CTRL.
 */
#define READ_QSPI_BSPI_STRAP_OVERRIDE_CTRLr(u,r) BCMDRD_IPROC_READ(u,QSPI_BSPI_STRAP_OVERRIDE_CTRLr_OFFSET,r._qspi_bspi_strap_override_ctrl)
#define WRITE_QSPI_BSPI_STRAP_OVERRIDE_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_BSPI_STRAP_OVERRIDE_CTRLr_OFFSET,r._qspi_bspi_strap_override_ctrl)

/*******************************************************************************
 * End of 'QSPI_BSPI_STRAP_OVERRIDE_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM00
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM00.
 */
#define READ_QSPI_MSPI_CDRAM00r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM00r_OFFSET,r._qspi_mspi_cdram00)
#define WRITE_QSPI_MSPI_CDRAM00r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM00r_OFFSET,r._qspi_mspi_cdram00)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM00r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM01
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM01.
 */
#define READ_QSPI_MSPI_CDRAM01r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM01r_OFFSET,r._qspi_mspi_cdram01)
#define WRITE_QSPI_MSPI_CDRAM01r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM01r_OFFSET,r._qspi_mspi_cdram01)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM01r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM02
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM02.
 */
#define READ_QSPI_MSPI_CDRAM02r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM02r_OFFSET,r._qspi_mspi_cdram02)
#define WRITE_QSPI_MSPI_CDRAM02r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM02r_OFFSET,r._qspi_mspi_cdram02)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM02r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM03
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM03.
 */
#define READ_QSPI_MSPI_CDRAM03r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM03r_OFFSET,r._qspi_mspi_cdram03)
#define WRITE_QSPI_MSPI_CDRAM03r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM03r_OFFSET,r._qspi_mspi_cdram03)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM03r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM04
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM04.
 */
#define READ_QSPI_MSPI_CDRAM04r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM04r_OFFSET,r._qspi_mspi_cdram04)
#define WRITE_QSPI_MSPI_CDRAM04r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM04r_OFFSET,r._qspi_mspi_cdram04)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM04r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM05
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM05.
 */
#define READ_QSPI_MSPI_CDRAM05r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM05r_OFFSET,r._qspi_mspi_cdram05)
#define WRITE_QSPI_MSPI_CDRAM05r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM05r_OFFSET,r._qspi_mspi_cdram05)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM05r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM06
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM06.
 */
#define READ_QSPI_MSPI_CDRAM06r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM06r_OFFSET,r._qspi_mspi_cdram06)
#define WRITE_QSPI_MSPI_CDRAM06r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM06r_OFFSET,r._qspi_mspi_cdram06)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM06r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM07
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM07.
 */
#define READ_QSPI_MSPI_CDRAM07r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM07r_OFFSET,r._qspi_mspi_cdram07)
#define WRITE_QSPI_MSPI_CDRAM07r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM07r_OFFSET,r._qspi_mspi_cdram07)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM07r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM08
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM08.
 */
#define READ_QSPI_MSPI_CDRAM08r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM08r_OFFSET,r._qspi_mspi_cdram08)
#define WRITE_QSPI_MSPI_CDRAM08r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM08r_OFFSET,r._qspi_mspi_cdram08)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM08r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM09
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM09.
 */
#define READ_QSPI_MSPI_CDRAM09r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM09r_OFFSET,r._qspi_mspi_cdram09)
#define WRITE_QSPI_MSPI_CDRAM09r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM09r_OFFSET,r._qspi_mspi_cdram09)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM09r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM10.
 */
#define READ_QSPI_MSPI_CDRAM10r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM10r_OFFSET,r._qspi_mspi_cdram10)
#define WRITE_QSPI_MSPI_CDRAM10r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM10r_OFFSET,r._qspi_mspi_cdram10)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM10r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM11.
 */
#define READ_QSPI_MSPI_CDRAM11r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM11r_OFFSET,r._qspi_mspi_cdram11)
#define WRITE_QSPI_MSPI_CDRAM11r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM11r_OFFSET,r._qspi_mspi_cdram11)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM11r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM12.
 */
#define READ_QSPI_MSPI_CDRAM12r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM12r_OFFSET,r._qspi_mspi_cdram12)
#define WRITE_QSPI_MSPI_CDRAM12r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM12r_OFFSET,r._qspi_mspi_cdram12)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM12r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM13.
 */
#define READ_QSPI_MSPI_CDRAM13r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM13r_OFFSET,r._qspi_mspi_cdram13)
#define WRITE_QSPI_MSPI_CDRAM13r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM13r_OFFSET,r._qspi_mspi_cdram13)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM13r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM14.
 */
#define READ_QSPI_MSPI_CDRAM14r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM14r_OFFSET,r._qspi_mspi_cdram14)
#define WRITE_QSPI_MSPI_CDRAM14r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM14r_OFFSET,r._qspi_mspi_cdram14)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM14r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM15.
 */
#define READ_QSPI_MSPI_CDRAM15r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAM15r_OFFSET,r._qspi_mspi_cdram15)
#define WRITE_QSPI_MSPI_CDRAM15r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAM15r_OFFSET,r._qspi_mspi_cdram15)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAM15r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CDRAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CDRAM.
 */
#define READ_QSPI_MSPI_CDRAMr(u,i,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CDRAMr_OFFSET+(4*(i)),r._qspi_mspi_cdram)
#define WRITE_QSPI_MSPI_CDRAMr(u,i,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CDRAMr_OFFSET+(4*(i)),r._qspi_mspi_cdram)

/*******************************************************************************
 * End of 'QSPI_MSPI_CDRAMr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_CPTQP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_CPTQP.
 */
#define READ_QSPI_MSPI_CPTQPr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_CPTQPr_OFFSET,r._qspi_mspi_cptqp)
#define WRITE_QSPI_MSPI_CPTQPr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_CPTQPr_OFFSET,r._qspi_mspi_cptqp)

/*******************************************************************************
 * End of 'QSPI_MSPI_CPTQPr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_DISABLE_FLUSH_GEN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_DISABLE_FLUSH_GEN.
 */
#define READ_QSPI_MSPI_DISABLE_FLUSH_GENr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_DISABLE_FLUSH_GENr_OFFSET,r._qspi_mspi_disable_flush_gen)
#define WRITE_QSPI_MSPI_DISABLE_FLUSH_GENr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_DISABLE_FLUSH_GENr_OFFSET,r._qspi_mspi_disable_flush_gen)

/*******************************************************************************
 * End of 'QSPI_MSPI_DISABLE_FLUSH_GENr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_ENDQP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_ENDQP.
 */
#define READ_QSPI_MSPI_ENDQPr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_ENDQPr_OFFSET,r._qspi_mspi_endqp)
#define WRITE_QSPI_MSPI_ENDQPr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_ENDQPr_OFFSET,r._qspi_mspi_endqp)

/*******************************************************************************
 * End of 'QSPI_MSPI_ENDQPr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_interrupt_MSPI_done
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_interrupt_MSPI_done.
 */
#define READ_QSPI_MSPI_INTERRUPT_MSPI_DONEr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_INTERRUPT_MSPI_DONEr_OFFSET,r._qspi_mspi_interrupt_mspi_done)
#define WRITE_QSPI_MSPI_INTERRUPT_MSPI_DONEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_INTERRUPT_MSPI_DONEr_OFFSET,r._qspi_mspi_interrupt_mspi_done)

/*******************************************************************************
 * End of 'QSPI_MSPI_INTERRUPT_MSPI_DONEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_interrupt_MSPI_halt_set_transaction_done
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_interrupt_MSPI_halt_set_transaction_done.
 */
#define READ_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr_OFFSET,r._qspi_mspi_interrupt_mspi_halt_set_transaction_done)
#define WRITE_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr_OFFSET,r._qspi_mspi_interrupt_mspi_halt_set_transaction_done)

/*******************************************************************************
 * End of 'QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_MSPI_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_MSPI_STATUS.
 */
#define READ_QSPI_MSPI_MSPI_STATUSr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_MSPI_STATUSr_OFFSET,r._qspi_mspi_mspi_status)
#define WRITE_QSPI_MSPI_MSPI_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_MSPI_STATUSr_OFFSET,r._qspi_mspi_mspi_status)

/*******************************************************************************
 * End of 'QSPI_MSPI_MSPI_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_NEWQP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_NEWQP.
 */
#define READ_QSPI_MSPI_NEWQPr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_NEWQPr_OFFSET,r._qspi_mspi_newqp)
#define WRITE_QSPI_MSPI_NEWQPr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_NEWQPr_OFFSET,r._qspi_mspi_newqp)

/*******************************************************************************
 * End of 'QSPI_MSPI_NEWQPr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM00
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM00.
 */
#define READ_QSPI_MSPI_RXRAM00r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM00r_OFFSET,r._qspi_mspi_rxram00)
#define WRITE_QSPI_MSPI_RXRAM00r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM00r_OFFSET,r._qspi_mspi_rxram00)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM00r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM01
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM01.
 */
#define READ_QSPI_MSPI_RXRAM01r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM01r_OFFSET,r._qspi_mspi_rxram01)
#define WRITE_QSPI_MSPI_RXRAM01r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM01r_OFFSET,r._qspi_mspi_rxram01)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM01r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM02
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM02.
 */
#define READ_QSPI_MSPI_RXRAM02r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM02r_OFFSET,r._qspi_mspi_rxram02)
#define WRITE_QSPI_MSPI_RXRAM02r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM02r_OFFSET,r._qspi_mspi_rxram02)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM02r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM03
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM03.
 */
#define READ_QSPI_MSPI_RXRAM03r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM03r_OFFSET,r._qspi_mspi_rxram03)
#define WRITE_QSPI_MSPI_RXRAM03r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM03r_OFFSET,r._qspi_mspi_rxram03)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM03r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM04
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM04.
 */
#define READ_QSPI_MSPI_RXRAM04r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM04r_OFFSET,r._qspi_mspi_rxram04)
#define WRITE_QSPI_MSPI_RXRAM04r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM04r_OFFSET,r._qspi_mspi_rxram04)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM04r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM05
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM05.
 */
#define READ_QSPI_MSPI_RXRAM05r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM05r_OFFSET,r._qspi_mspi_rxram05)
#define WRITE_QSPI_MSPI_RXRAM05r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM05r_OFFSET,r._qspi_mspi_rxram05)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM05r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM06
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM06.
 */
#define READ_QSPI_MSPI_RXRAM06r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM06r_OFFSET,r._qspi_mspi_rxram06)
#define WRITE_QSPI_MSPI_RXRAM06r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM06r_OFFSET,r._qspi_mspi_rxram06)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM06r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM07
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM07.
 */
#define READ_QSPI_MSPI_RXRAM07r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM07r_OFFSET,r._qspi_mspi_rxram07)
#define WRITE_QSPI_MSPI_RXRAM07r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM07r_OFFSET,r._qspi_mspi_rxram07)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM07r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM08
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM08.
 */
#define READ_QSPI_MSPI_RXRAM08r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM08r_OFFSET,r._qspi_mspi_rxram08)
#define WRITE_QSPI_MSPI_RXRAM08r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM08r_OFFSET,r._qspi_mspi_rxram08)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM08r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM09
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM09.
 */
#define READ_QSPI_MSPI_RXRAM09r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM09r_OFFSET,r._qspi_mspi_rxram09)
#define WRITE_QSPI_MSPI_RXRAM09r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM09r_OFFSET,r._qspi_mspi_rxram09)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM09r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM10.
 */
#define READ_QSPI_MSPI_RXRAM10r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM10r_OFFSET,r._qspi_mspi_rxram10)
#define WRITE_QSPI_MSPI_RXRAM10r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM10r_OFFSET,r._qspi_mspi_rxram10)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM10r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM11.
 */
#define READ_QSPI_MSPI_RXRAM11r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM11r_OFFSET,r._qspi_mspi_rxram11)
#define WRITE_QSPI_MSPI_RXRAM11r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM11r_OFFSET,r._qspi_mspi_rxram11)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM11r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM12.
 */
#define READ_QSPI_MSPI_RXRAM12r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM12r_OFFSET,r._qspi_mspi_rxram12)
#define WRITE_QSPI_MSPI_RXRAM12r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM12r_OFFSET,r._qspi_mspi_rxram12)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM12r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM13.
 */
#define READ_QSPI_MSPI_RXRAM13r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM13r_OFFSET,r._qspi_mspi_rxram13)
#define WRITE_QSPI_MSPI_RXRAM13r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM13r_OFFSET,r._qspi_mspi_rxram13)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM13r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM14.
 */
#define READ_QSPI_MSPI_RXRAM14r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM14r_OFFSET,r._qspi_mspi_rxram14)
#define WRITE_QSPI_MSPI_RXRAM14r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM14r_OFFSET,r._qspi_mspi_rxram14)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM14r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM15.
 */
#define READ_QSPI_MSPI_RXRAM15r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM15r_OFFSET,r._qspi_mspi_rxram15)
#define WRITE_QSPI_MSPI_RXRAM15r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM15r_OFFSET,r._qspi_mspi_rxram15)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM15r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM16
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM16.
 */
#define READ_QSPI_MSPI_RXRAM16r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM16r_OFFSET,r._qspi_mspi_rxram16)
#define WRITE_QSPI_MSPI_RXRAM16r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM16r_OFFSET,r._qspi_mspi_rxram16)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM16r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM17
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM17.
 */
#define READ_QSPI_MSPI_RXRAM17r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM17r_OFFSET,r._qspi_mspi_rxram17)
#define WRITE_QSPI_MSPI_RXRAM17r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM17r_OFFSET,r._qspi_mspi_rxram17)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM17r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM18
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM18.
 */
#define READ_QSPI_MSPI_RXRAM18r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM18r_OFFSET,r._qspi_mspi_rxram18)
#define WRITE_QSPI_MSPI_RXRAM18r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM18r_OFFSET,r._qspi_mspi_rxram18)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM18r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM19.
 */
#define READ_QSPI_MSPI_RXRAM19r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM19r_OFFSET,r._qspi_mspi_rxram19)
#define WRITE_QSPI_MSPI_RXRAM19r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM19r_OFFSET,r._qspi_mspi_rxram19)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM19r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM20.
 */
#define READ_QSPI_MSPI_RXRAM20r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM20r_OFFSET,r._qspi_mspi_rxram20)
#define WRITE_QSPI_MSPI_RXRAM20r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM20r_OFFSET,r._qspi_mspi_rxram20)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM20r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM21
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM21.
 */
#define READ_QSPI_MSPI_RXRAM21r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM21r_OFFSET,r._qspi_mspi_rxram21)
#define WRITE_QSPI_MSPI_RXRAM21r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM21r_OFFSET,r._qspi_mspi_rxram21)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM21r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM22
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM22.
 */
#define READ_QSPI_MSPI_RXRAM22r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM22r_OFFSET,r._qspi_mspi_rxram22)
#define WRITE_QSPI_MSPI_RXRAM22r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM22r_OFFSET,r._qspi_mspi_rxram22)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM22r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM23.
 */
#define READ_QSPI_MSPI_RXRAM23r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM23r_OFFSET,r._qspi_mspi_rxram23)
#define WRITE_QSPI_MSPI_RXRAM23r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM23r_OFFSET,r._qspi_mspi_rxram23)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM23r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM24
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM24.
 */
#define READ_QSPI_MSPI_RXRAM24r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM24r_OFFSET,r._qspi_mspi_rxram24)
#define WRITE_QSPI_MSPI_RXRAM24r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM24r_OFFSET,r._qspi_mspi_rxram24)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM24r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM25
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM25.
 */
#define READ_QSPI_MSPI_RXRAM25r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM25r_OFFSET,r._qspi_mspi_rxram25)
#define WRITE_QSPI_MSPI_RXRAM25r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM25r_OFFSET,r._qspi_mspi_rxram25)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM25r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM26
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM26.
 */
#define READ_QSPI_MSPI_RXRAM26r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM26r_OFFSET,r._qspi_mspi_rxram26)
#define WRITE_QSPI_MSPI_RXRAM26r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM26r_OFFSET,r._qspi_mspi_rxram26)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM26r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM27.
 */
#define READ_QSPI_MSPI_RXRAM27r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM27r_OFFSET,r._qspi_mspi_rxram27)
#define WRITE_QSPI_MSPI_RXRAM27r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM27r_OFFSET,r._qspi_mspi_rxram27)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM27r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM28
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM28.
 */
#define READ_QSPI_MSPI_RXRAM28r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM28r_OFFSET,r._qspi_mspi_rxram28)
#define WRITE_QSPI_MSPI_RXRAM28r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM28r_OFFSET,r._qspi_mspi_rxram28)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM28r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM29
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM29.
 */
#define READ_QSPI_MSPI_RXRAM29r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM29r_OFFSET,r._qspi_mspi_rxram29)
#define WRITE_QSPI_MSPI_RXRAM29r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM29r_OFFSET,r._qspi_mspi_rxram29)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM29r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM30
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM30.
 */
#define READ_QSPI_MSPI_RXRAM30r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM30r_OFFSET,r._qspi_mspi_rxram30)
#define WRITE_QSPI_MSPI_RXRAM30r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM30r_OFFSET,r._qspi_mspi_rxram30)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM30r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM31.
 */
#define READ_QSPI_MSPI_RXRAM31r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAM31r_OFFSET,r._qspi_mspi_rxram31)
#define WRITE_QSPI_MSPI_RXRAM31r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAM31r_OFFSET,r._qspi_mspi_rxram31)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAM31r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_RXRAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_RXRAM.
 */
#define READ_QSPI_MSPI_RXRAMr(u,i,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_RXRAMr_OFFSET+(4*(i)),r._qspi_mspi_rxram)
#define WRITE_QSPI_MSPI_RXRAMr(u,i,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_RXRAMr_OFFSET+(4*(i)),r._qspi_mspi_rxram)

/*******************************************************************************
 * End of 'QSPI_MSPI_RXRAMr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_SPCR0_LSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_SPCR0_LSB.
 */
#define READ_QSPI_MSPI_SPCR0_LSBr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_SPCR0_LSBr_OFFSET,r._qspi_mspi_spcr0_lsb)
#define WRITE_QSPI_MSPI_SPCR0_LSBr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_SPCR0_LSBr_OFFSET,r._qspi_mspi_spcr0_lsb)

/*******************************************************************************
 * End of 'QSPI_MSPI_SPCR0_LSBr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_SPCR0_MSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_SPCR0_MSB.
 */
#define READ_QSPI_MSPI_SPCR0_MSBr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_SPCR0_MSBr_OFFSET,r._qspi_mspi_spcr0_msb)
#define WRITE_QSPI_MSPI_SPCR0_MSBr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_SPCR0_MSBr_OFFSET,r._qspi_mspi_spcr0_msb)

/*******************************************************************************
 * End of 'QSPI_MSPI_SPCR0_MSBr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_SPCR1_LSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_SPCR1_LSB.
 */
#define READ_QSPI_MSPI_SPCR1_LSBr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_SPCR1_LSBr_OFFSET,r._qspi_mspi_spcr1_lsb)
#define WRITE_QSPI_MSPI_SPCR1_LSBr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_SPCR1_LSBr_OFFSET,r._qspi_mspi_spcr1_lsb)

/*******************************************************************************
 * End of 'QSPI_MSPI_SPCR1_LSBr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_SPCR1_MSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_SPCR1_MSB.
 */
#define READ_QSPI_MSPI_SPCR1_MSBr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_SPCR1_MSBr_OFFSET,r._qspi_mspi_spcr1_msb)
#define WRITE_QSPI_MSPI_SPCR1_MSBr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_SPCR1_MSBr_OFFSET,r._qspi_mspi_spcr1_msb)

/*******************************************************************************
 * End of 'QSPI_MSPI_SPCR1_MSBr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_SPCR2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_SPCR2.
 */
#define READ_QSPI_MSPI_SPCR2r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_SPCR2r_OFFSET,r._qspi_mspi_spcr2)
#define WRITE_QSPI_MSPI_SPCR2r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_SPCR2r_OFFSET,r._qspi_mspi_spcr2)

/*******************************************************************************
 * End of 'QSPI_MSPI_SPCR2r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM00
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM00.
 */
#define READ_QSPI_MSPI_TXRAM00r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM00r_OFFSET,r._qspi_mspi_txram00)
#define WRITE_QSPI_MSPI_TXRAM00r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM00r_OFFSET,r._qspi_mspi_txram00)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM00r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM01
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM01.
 */
#define READ_QSPI_MSPI_TXRAM01r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM01r_OFFSET,r._qspi_mspi_txram01)
#define WRITE_QSPI_MSPI_TXRAM01r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM01r_OFFSET,r._qspi_mspi_txram01)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM01r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM02
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM02.
 */
#define READ_QSPI_MSPI_TXRAM02r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM02r_OFFSET,r._qspi_mspi_txram02)
#define WRITE_QSPI_MSPI_TXRAM02r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM02r_OFFSET,r._qspi_mspi_txram02)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM02r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM03
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM03.
 */
#define READ_QSPI_MSPI_TXRAM03r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM03r_OFFSET,r._qspi_mspi_txram03)
#define WRITE_QSPI_MSPI_TXRAM03r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM03r_OFFSET,r._qspi_mspi_txram03)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM03r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM04
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM04.
 */
#define READ_QSPI_MSPI_TXRAM04r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM04r_OFFSET,r._qspi_mspi_txram04)
#define WRITE_QSPI_MSPI_TXRAM04r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM04r_OFFSET,r._qspi_mspi_txram04)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM04r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM05
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM05.
 */
#define READ_QSPI_MSPI_TXRAM05r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM05r_OFFSET,r._qspi_mspi_txram05)
#define WRITE_QSPI_MSPI_TXRAM05r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM05r_OFFSET,r._qspi_mspi_txram05)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM05r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM06
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM06.
 */
#define READ_QSPI_MSPI_TXRAM06r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM06r_OFFSET,r._qspi_mspi_txram06)
#define WRITE_QSPI_MSPI_TXRAM06r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM06r_OFFSET,r._qspi_mspi_txram06)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM06r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM07
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM07.
 */
#define READ_QSPI_MSPI_TXRAM07r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM07r_OFFSET,r._qspi_mspi_txram07)
#define WRITE_QSPI_MSPI_TXRAM07r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM07r_OFFSET,r._qspi_mspi_txram07)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM07r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM08
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM08.
 */
#define READ_QSPI_MSPI_TXRAM08r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM08r_OFFSET,r._qspi_mspi_txram08)
#define WRITE_QSPI_MSPI_TXRAM08r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM08r_OFFSET,r._qspi_mspi_txram08)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM08r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM09
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM09.
 */
#define READ_QSPI_MSPI_TXRAM09r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM09r_OFFSET,r._qspi_mspi_txram09)
#define WRITE_QSPI_MSPI_TXRAM09r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM09r_OFFSET,r._qspi_mspi_txram09)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM09r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM10.
 */
#define READ_QSPI_MSPI_TXRAM10r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM10r_OFFSET,r._qspi_mspi_txram10)
#define WRITE_QSPI_MSPI_TXRAM10r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM10r_OFFSET,r._qspi_mspi_txram10)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM10r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM11.
 */
#define READ_QSPI_MSPI_TXRAM11r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM11r_OFFSET,r._qspi_mspi_txram11)
#define WRITE_QSPI_MSPI_TXRAM11r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM11r_OFFSET,r._qspi_mspi_txram11)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM11r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM12.
 */
#define READ_QSPI_MSPI_TXRAM12r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM12r_OFFSET,r._qspi_mspi_txram12)
#define WRITE_QSPI_MSPI_TXRAM12r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM12r_OFFSET,r._qspi_mspi_txram12)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM12r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM13.
 */
#define READ_QSPI_MSPI_TXRAM13r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM13r_OFFSET,r._qspi_mspi_txram13)
#define WRITE_QSPI_MSPI_TXRAM13r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM13r_OFFSET,r._qspi_mspi_txram13)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM13r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM14.
 */
#define READ_QSPI_MSPI_TXRAM14r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM14r_OFFSET,r._qspi_mspi_txram14)
#define WRITE_QSPI_MSPI_TXRAM14r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM14r_OFFSET,r._qspi_mspi_txram14)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM14r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM15.
 */
#define READ_QSPI_MSPI_TXRAM15r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM15r_OFFSET,r._qspi_mspi_txram15)
#define WRITE_QSPI_MSPI_TXRAM15r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM15r_OFFSET,r._qspi_mspi_txram15)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM15r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM16
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM16.
 */
#define READ_QSPI_MSPI_TXRAM16r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM16r_OFFSET,r._qspi_mspi_txram16)
#define WRITE_QSPI_MSPI_TXRAM16r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM16r_OFFSET,r._qspi_mspi_txram16)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM16r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM17
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM17.
 */
#define READ_QSPI_MSPI_TXRAM17r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM17r_OFFSET,r._qspi_mspi_txram17)
#define WRITE_QSPI_MSPI_TXRAM17r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM17r_OFFSET,r._qspi_mspi_txram17)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM17r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM18
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM18.
 */
#define READ_QSPI_MSPI_TXRAM18r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM18r_OFFSET,r._qspi_mspi_txram18)
#define WRITE_QSPI_MSPI_TXRAM18r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM18r_OFFSET,r._qspi_mspi_txram18)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM18r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM19.
 */
#define READ_QSPI_MSPI_TXRAM19r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM19r_OFFSET,r._qspi_mspi_txram19)
#define WRITE_QSPI_MSPI_TXRAM19r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM19r_OFFSET,r._qspi_mspi_txram19)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM19r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM20.
 */
#define READ_QSPI_MSPI_TXRAM20r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM20r_OFFSET,r._qspi_mspi_txram20)
#define WRITE_QSPI_MSPI_TXRAM20r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM20r_OFFSET,r._qspi_mspi_txram20)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM20r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM21
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM21.
 */
#define READ_QSPI_MSPI_TXRAM21r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM21r_OFFSET,r._qspi_mspi_txram21)
#define WRITE_QSPI_MSPI_TXRAM21r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM21r_OFFSET,r._qspi_mspi_txram21)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM21r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM22
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM22.
 */
#define READ_QSPI_MSPI_TXRAM22r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM22r_OFFSET,r._qspi_mspi_txram22)
#define WRITE_QSPI_MSPI_TXRAM22r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM22r_OFFSET,r._qspi_mspi_txram22)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM22r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM23.
 */
#define READ_QSPI_MSPI_TXRAM23r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM23r_OFFSET,r._qspi_mspi_txram23)
#define WRITE_QSPI_MSPI_TXRAM23r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM23r_OFFSET,r._qspi_mspi_txram23)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM23r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM24
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM24.
 */
#define READ_QSPI_MSPI_TXRAM24r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM24r_OFFSET,r._qspi_mspi_txram24)
#define WRITE_QSPI_MSPI_TXRAM24r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM24r_OFFSET,r._qspi_mspi_txram24)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM24r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM25
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM25.
 */
#define READ_QSPI_MSPI_TXRAM25r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM25r_OFFSET,r._qspi_mspi_txram25)
#define WRITE_QSPI_MSPI_TXRAM25r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM25r_OFFSET,r._qspi_mspi_txram25)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM25r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM26
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM26.
 */
#define READ_QSPI_MSPI_TXRAM26r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM26r_OFFSET,r._qspi_mspi_txram26)
#define WRITE_QSPI_MSPI_TXRAM26r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM26r_OFFSET,r._qspi_mspi_txram26)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM26r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM27.
 */
#define READ_QSPI_MSPI_TXRAM27r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM27r_OFFSET,r._qspi_mspi_txram27)
#define WRITE_QSPI_MSPI_TXRAM27r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM27r_OFFSET,r._qspi_mspi_txram27)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM27r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM28
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM28.
 */
#define READ_QSPI_MSPI_TXRAM28r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM28r_OFFSET,r._qspi_mspi_txram28)
#define WRITE_QSPI_MSPI_TXRAM28r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM28r_OFFSET,r._qspi_mspi_txram28)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM28r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM29
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM29.
 */
#define READ_QSPI_MSPI_TXRAM29r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM29r_OFFSET,r._qspi_mspi_txram29)
#define WRITE_QSPI_MSPI_TXRAM29r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM29r_OFFSET,r._qspi_mspi_txram29)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM29r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM30
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM30.
 */
#define READ_QSPI_MSPI_TXRAM30r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM30r_OFFSET,r._qspi_mspi_txram30)
#define WRITE_QSPI_MSPI_TXRAM30r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM30r_OFFSET,r._qspi_mspi_txram30)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM30r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM31.
 */
#define READ_QSPI_MSPI_TXRAM31r(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAM31r_OFFSET,r._qspi_mspi_txram31)
#define WRITE_QSPI_MSPI_TXRAM31r(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAM31r_OFFSET,r._qspi_mspi_txram31)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAM31r'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_TXRAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_TXRAM.
 */
#define READ_QSPI_MSPI_TXRAMr(u,i,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_TXRAMr_OFFSET+(4*(i)),r._qspi_mspi_txram)
#define WRITE_QSPI_MSPI_TXRAMr(u,i,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_TXRAMr_OFFSET+(4*(i)),r._qspi_mspi_txram)

/*******************************************************************************
 * End of 'QSPI_MSPI_TXRAMr'
 */




/*******************************************************************************
 * REGISTER:  QSPI_mspi_WRITE_LOCK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access QSPI_mspi_WRITE_LOCK.
 */
#define READ_QSPI_MSPI_WRITE_LOCKr(u,r) BCMDRD_IPROC_READ(u,QSPI_MSPI_WRITE_LOCKr_OFFSET,r._qspi_mspi_write_lock)
#define WRITE_QSPI_MSPI_WRITE_LOCKr(u,r) BCMDRD_IPROC_WRITE(u,QSPI_MSPI_WRITE_LOCKr_OFFSET,r._qspi_mspi_write_lock)

/*******************************************************************************
 * End of 'QSPI_MSPI_WRITE_LOCKr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_0_cr5_rst_ctrl
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_0_cr5_rst_ctrl.
 */
#define READ_RTS0_MHOST_0_CR5_RST_CTRLr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_0_CR5_RST_CTRLr_OFFSET,r._rts0_mhost_0_cr5_rst_ctrl)
#define WRITE_RTS0_MHOST_0_CR5_RST_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_0_CR5_RST_CTRLr_OFFSET,r._rts0_mhost_0_cr5_rst_ctrl)

/*******************************************************************************
 * End of 'RTS0_MHOST_0_CR5_RST_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_0_mhost_strap_status
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_0_mhost_strap_status.
 */
#define READ_RTS0_MHOST_0_MHOST_STRAP_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_0_MHOST_STRAP_STATUSr_OFFSET,r._rts0_mhost_0_mhost_strap_status)
#define WRITE_RTS0_MHOST_0_MHOST_STRAP_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_0_MHOST_STRAP_STATUSr_OFFSET,r._rts0_mhost_0_mhost_strap_status)

/*******************************************************************************
 * End of 'RTS0_MHOST_0_MHOST_STRAP_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_0_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_0_SW_PROG_INTR_CLR.
 */
#define READ_RTS0_MHOST_0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_0_SW_PROG_INTR_CLRr_OFFSET,r._rts0_mhost_0_sw_prog_intr_clr)
#define WRITE_RTS0_MHOST_0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_0_SW_PROG_INTR_CLRr_OFFSET,r._rts0_mhost_0_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'RTS0_MHOST_0_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_0_SW_PROG_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_0_SW_PROG_INTR_ENABLE.
 */
#define READ_RTS0_MHOST_0_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_0_SW_PROG_INTR_ENABLEr_OFFSET,r._rts0_mhost_0_sw_prog_intr_enable)
#define WRITE_RTS0_MHOST_0_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_0_SW_PROG_INTR_ENABLEr_OFFSET,r._rts0_mhost_0_sw_prog_intr_enable)

/*******************************************************************************
 * End of 'RTS0_MHOST_0_SW_PROG_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_0_SW_PROG_INTR_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_0_SW_PROG_INTR_RAW_STATUS.
 */
#define READ_RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._rts0_mhost_0_sw_prog_intr_raw_status)
#define WRITE_RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._rts0_mhost_0_sw_prog_intr_raw_status)

/*******************************************************************************
 * End of 'RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_0_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_0_SW_PROG_INTR_SET.
 */
#define READ_RTS0_MHOST_0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_0_SW_PROG_INTR_SETr_OFFSET,r._rts0_mhost_0_sw_prog_intr_set)
#define WRITE_RTS0_MHOST_0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_0_SW_PROG_INTR_SETr_OFFSET,r._rts0_mhost_0_sw_prog_intr_set)

/*******************************************************************************
 * End of 'RTS0_MHOST_0_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_0_SW_PROG_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_0_SW_PROG_INTR_STATUS.
 */
#define READ_RTS0_MHOST_0_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_0_SW_PROG_INTR_STATUSr_OFFSET,r._rts0_mhost_0_sw_prog_intr_status)
#define WRITE_RTS0_MHOST_0_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_0_SW_PROG_INTR_STATUSr_OFFSET,r._rts0_mhost_0_sw_prog_intr_status)

/*******************************************************************************
 * End of 'RTS0_MHOST_0_SW_PROG_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_1_cr5_rst_ctrl
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_1_cr5_rst_ctrl.
 */
#define READ_RTS0_MHOST_1_CR5_RST_CTRLr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_1_CR5_RST_CTRLr_OFFSET,r._rts0_mhost_1_cr5_rst_ctrl)
#define WRITE_RTS0_MHOST_1_CR5_RST_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_1_CR5_RST_CTRLr_OFFSET,r._rts0_mhost_1_cr5_rst_ctrl)

/*******************************************************************************
 * End of 'RTS0_MHOST_1_CR5_RST_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_1_mhost_strap_status
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_1_mhost_strap_status.
 */
#define READ_RTS0_MHOST_1_MHOST_STRAP_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_1_MHOST_STRAP_STATUSr_OFFSET,r._rts0_mhost_1_mhost_strap_status)
#define WRITE_RTS0_MHOST_1_MHOST_STRAP_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_1_MHOST_STRAP_STATUSr_OFFSET,r._rts0_mhost_1_mhost_strap_status)

/*******************************************************************************
 * End of 'RTS0_MHOST_1_MHOST_STRAP_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_1_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_1_SW_PROG_INTR_CLR.
 */
#define READ_RTS0_MHOST_1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_1_SW_PROG_INTR_CLRr_OFFSET,r._rts0_mhost_1_sw_prog_intr_clr)
#define WRITE_RTS0_MHOST_1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_1_SW_PROG_INTR_CLRr_OFFSET,r._rts0_mhost_1_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'RTS0_MHOST_1_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_1_SW_PROG_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_1_SW_PROG_INTR_ENABLE.
 */
#define READ_RTS0_MHOST_1_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_1_SW_PROG_INTR_ENABLEr_OFFSET,r._rts0_mhost_1_sw_prog_intr_enable)
#define WRITE_RTS0_MHOST_1_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_1_SW_PROG_INTR_ENABLEr_OFFSET,r._rts0_mhost_1_sw_prog_intr_enable)

/*******************************************************************************
 * End of 'RTS0_MHOST_1_SW_PROG_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_1_SW_PROG_INTR_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_1_SW_PROG_INTR_RAW_STATUS.
 */
#define READ_RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._rts0_mhost_1_sw_prog_intr_raw_status)
#define WRITE_RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._rts0_mhost_1_sw_prog_intr_raw_status)

/*******************************************************************************
 * End of 'RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_1_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_1_SW_PROG_INTR_SET.
 */
#define READ_RTS0_MHOST_1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_1_SW_PROG_INTR_SETr_OFFSET,r._rts0_mhost_1_sw_prog_intr_set)
#define WRITE_RTS0_MHOST_1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_1_SW_PROG_INTR_SETr_OFFSET,r._rts0_mhost_1_sw_prog_intr_set)

/*******************************************************************************
 * End of 'RTS0_MHOST_1_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  rts0_mhost_1_SW_PROG_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts0_mhost_1_SW_PROG_INTR_STATUS.
 */
#define READ_RTS0_MHOST_1_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS0_MHOST_1_SW_PROG_INTR_STATUSr_OFFSET,r._rts0_mhost_1_sw_prog_intr_status)
#define WRITE_RTS0_MHOST_1_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS0_MHOST_1_SW_PROG_INTR_STATUSr_OFFSET,r._rts0_mhost_1_sw_prog_intr_status)

/*******************************************************************************
 * End of 'RTS0_MHOST_1_SW_PROG_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_0_cr5_rst_ctrl
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_0_cr5_rst_ctrl.
 */
#define READ_RTS1_MHOST_0_CR5_RST_CTRLr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_0_CR5_RST_CTRLr_OFFSET,r._rts1_mhost_0_cr5_rst_ctrl)
#define WRITE_RTS1_MHOST_0_CR5_RST_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_0_CR5_RST_CTRLr_OFFSET,r._rts1_mhost_0_cr5_rst_ctrl)

/*******************************************************************************
 * End of 'RTS1_MHOST_0_CR5_RST_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_0_mhost_strap_status
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_0_mhost_strap_status.
 */
#define READ_RTS1_MHOST_0_MHOST_STRAP_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_0_MHOST_STRAP_STATUSr_OFFSET,r._rts1_mhost_0_mhost_strap_status)
#define WRITE_RTS1_MHOST_0_MHOST_STRAP_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_0_MHOST_STRAP_STATUSr_OFFSET,r._rts1_mhost_0_mhost_strap_status)

/*******************************************************************************
 * End of 'RTS1_MHOST_0_MHOST_STRAP_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_0_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_0_SW_PROG_INTR_CLR.
 */
#define READ_RTS1_MHOST_0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_0_SW_PROG_INTR_CLRr_OFFSET,r._rts1_mhost_0_sw_prog_intr_clr)
#define WRITE_RTS1_MHOST_0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_0_SW_PROG_INTR_CLRr_OFFSET,r._rts1_mhost_0_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'RTS1_MHOST_0_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_0_SW_PROG_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_0_SW_PROG_INTR_ENABLE.
 */
#define READ_RTS1_MHOST_0_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_0_SW_PROG_INTR_ENABLEr_OFFSET,r._rts1_mhost_0_sw_prog_intr_enable)
#define WRITE_RTS1_MHOST_0_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_0_SW_PROG_INTR_ENABLEr_OFFSET,r._rts1_mhost_0_sw_prog_intr_enable)

/*******************************************************************************
 * End of 'RTS1_MHOST_0_SW_PROG_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_0_SW_PROG_INTR_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_0_SW_PROG_INTR_RAW_STATUS.
 */
#define READ_RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._rts1_mhost_0_sw_prog_intr_raw_status)
#define WRITE_RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._rts1_mhost_0_sw_prog_intr_raw_status)

/*******************************************************************************
 * End of 'RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_0_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_0_SW_PROG_INTR_SET.
 */
#define READ_RTS1_MHOST_0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_0_SW_PROG_INTR_SETr_OFFSET,r._rts1_mhost_0_sw_prog_intr_set)
#define WRITE_RTS1_MHOST_0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_0_SW_PROG_INTR_SETr_OFFSET,r._rts1_mhost_0_sw_prog_intr_set)

/*******************************************************************************
 * End of 'RTS1_MHOST_0_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_0_SW_PROG_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_0_SW_PROG_INTR_STATUS.
 */
#define READ_RTS1_MHOST_0_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_0_SW_PROG_INTR_STATUSr_OFFSET,r._rts1_mhost_0_sw_prog_intr_status)
#define WRITE_RTS1_MHOST_0_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_0_SW_PROG_INTR_STATUSr_OFFSET,r._rts1_mhost_0_sw_prog_intr_status)

/*******************************************************************************
 * End of 'RTS1_MHOST_0_SW_PROG_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_1_cr5_rst_ctrl
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_1_cr5_rst_ctrl.
 */
#define READ_RTS1_MHOST_1_CR5_RST_CTRLr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_1_CR5_RST_CTRLr_OFFSET,r._rts1_mhost_1_cr5_rst_ctrl)
#define WRITE_RTS1_MHOST_1_CR5_RST_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_1_CR5_RST_CTRLr_OFFSET,r._rts1_mhost_1_cr5_rst_ctrl)

/*******************************************************************************
 * End of 'RTS1_MHOST_1_CR5_RST_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_1_mhost_strap_status
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_1_mhost_strap_status.
 */
#define READ_RTS1_MHOST_1_MHOST_STRAP_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_1_MHOST_STRAP_STATUSr_OFFSET,r._rts1_mhost_1_mhost_strap_status)
#define WRITE_RTS1_MHOST_1_MHOST_STRAP_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_1_MHOST_STRAP_STATUSr_OFFSET,r._rts1_mhost_1_mhost_strap_status)

/*******************************************************************************
 * End of 'RTS1_MHOST_1_MHOST_STRAP_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_1_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_1_SW_PROG_INTR_CLR.
 */
#define READ_RTS1_MHOST_1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_1_SW_PROG_INTR_CLRr_OFFSET,r._rts1_mhost_1_sw_prog_intr_clr)
#define WRITE_RTS1_MHOST_1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_1_SW_PROG_INTR_CLRr_OFFSET,r._rts1_mhost_1_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'RTS1_MHOST_1_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_1_SW_PROG_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_1_SW_PROG_INTR_ENABLE.
 */
#define READ_RTS1_MHOST_1_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_1_SW_PROG_INTR_ENABLEr_OFFSET,r._rts1_mhost_1_sw_prog_intr_enable)
#define WRITE_RTS1_MHOST_1_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_1_SW_PROG_INTR_ENABLEr_OFFSET,r._rts1_mhost_1_sw_prog_intr_enable)

/*******************************************************************************
 * End of 'RTS1_MHOST_1_SW_PROG_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_1_SW_PROG_INTR_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_1_SW_PROG_INTR_RAW_STATUS.
 */
#define READ_RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._rts1_mhost_1_sw_prog_intr_raw_status)
#define WRITE_RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._rts1_mhost_1_sw_prog_intr_raw_status)

/*******************************************************************************
 * End of 'RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_1_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_1_SW_PROG_INTR_SET.
 */
#define READ_RTS1_MHOST_1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_1_SW_PROG_INTR_SETr_OFFSET,r._rts1_mhost_1_sw_prog_intr_set)
#define WRITE_RTS1_MHOST_1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_1_SW_PROG_INTR_SETr_OFFSET,r._rts1_mhost_1_sw_prog_intr_set)

/*******************************************************************************
 * End of 'RTS1_MHOST_1_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  rts1_mhost_1_SW_PROG_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access rts1_mhost_1_SW_PROG_INTR_STATUS.
 */
#define READ_RTS1_MHOST_1_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,RTS1_MHOST_1_SW_PROG_INTR_STATUSr_OFFSET,r._rts1_mhost_1_sw_prog_intr_status)
#define WRITE_RTS1_MHOST_1_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,RTS1_MHOST_1_SW_PROG_INTR_STATUSr_OFFSET,r._rts1_mhost_1_sw_prog_intr_status)

/*******************************************************************************
 * End of 'RTS1_MHOST_1_SW_PROG_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Address
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Address.
 */
#define READ_SMBUS0_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_ADDRESSr_OFFSET,r._smbus0_address)
#define WRITE_SMBUS0_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_ADDRESSr_OFFSET,r._smbus0_address)

/*******************************************************************************
 * End of 'SMBUS0_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Bit_Bang_Control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Bit_Bang_Control.
 */
#define READ_SMBUS0_BIT_BANG_CONTROLr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_BIT_BANG_CONTROLr_OFFSET,r._smbus0_bit_bang_control)
#define WRITE_SMBUS0_BIT_BANG_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_BIT_BANG_CONTROLr_OFFSET,r._smbus0_bit_bang_control)

/*******************************************************************************
 * End of 'SMBUS0_BIT_BANG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Config
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Config.
 */
#define READ_SMBUS0_CONFIGr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_CONFIGr_OFFSET,r._smbus0_config)
#define WRITE_SMBUS0_CONFIGr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_CONFIGr_OFFSET,r._smbus0_config)

/*******************************************************************************
 * End of 'SMBUS0_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Event_Enable
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Event_Enable.
 */
#define READ_SMBUS0_EVENT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_EVENT_ENABLEr_OFFSET,r._smbus0_event_enable)
#define WRITE_SMBUS0_EVENT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_EVENT_ENABLEr_OFFSET,r._smbus0_event_enable)

/*******************************************************************************
 * End of 'SMBUS0_EVENT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Event_Status
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Event_Status.
 */
#define READ_SMBUS0_EVENT_STATUSr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_EVENT_STATUSr_OFFSET,r._smbus0_event_status)
#define WRITE_SMBUS0_EVENT_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_EVENT_STATUSr_OFFSET,r._smbus0_event_status)

/*******************************************************************************
 * End of 'SMBUS0_EVENT_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Master_Command
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Master_Command.
 */
#define READ_SMBUS0_MASTER_COMMANDr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_MASTER_COMMANDr_OFFSET,r._smbus0_master_command)
#define WRITE_SMBUS0_MASTER_COMMANDr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_MASTER_COMMANDr_OFFSET,r._smbus0_master_command)

/*******************************************************************************
 * End of 'SMBUS0_MASTER_COMMANDr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Master_Data_Read
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Master_Data_Read.
 */
#define READ_SMBUS0_MASTER_DATA_READr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_MASTER_DATA_READr_OFFSET,r._smbus0_master_data_read)
#define WRITE_SMBUS0_MASTER_DATA_READr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_MASTER_DATA_READr_OFFSET,r._smbus0_master_data_read)

/*******************************************************************************
 * End of 'SMBUS0_MASTER_DATA_READr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Master_Data_Write
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Master_Data_Write.
 */
#define READ_SMBUS0_MASTER_DATA_WRITEr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_MASTER_DATA_WRITEr_OFFSET,r._smbus0_master_data_write)
#define WRITE_SMBUS0_MASTER_DATA_WRITEr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_MASTER_DATA_WRITEr_OFFSET,r._smbus0_master_data_write)

/*******************************************************************************
 * End of 'SMBUS0_MASTER_DATA_WRITEr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Master_FIFO_control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Master_FIFO_control.
 */
#define READ_SMBUS0_MASTER_FIFO_CONTROLr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_MASTER_FIFO_CONTROLr_OFFSET,r._smbus0_master_fifo_control)
#define WRITE_SMBUS0_MASTER_FIFO_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_MASTER_FIFO_CONTROLr_OFFSET,r._smbus0_master_fifo_control)

/*******************************************************************************
 * End of 'SMBUS0_MASTER_FIFO_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Slave_Command
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Slave_Command.
 */
#define READ_SMBUS0_SLAVE_COMMANDr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_SLAVE_COMMANDr_OFFSET,r._smbus0_slave_command)
#define WRITE_SMBUS0_SLAVE_COMMANDr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_SLAVE_COMMANDr_OFFSET,r._smbus0_slave_command)

/*******************************************************************************
 * End of 'SMBUS0_SLAVE_COMMANDr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Slave_Data_Read
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Slave_Data_Read.
 */
#define READ_SMBUS0_SLAVE_DATA_READr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_SLAVE_DATA_READr_OFFSET,r._smbus0_slave_data_read)
#define WRITE_SMBUS0_SLAVE_DATA_READr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_SLAVE_DATA_READr_OFFSET,r._smbus0_slave_data_read)

/*******************************************************************************
 * End of 'SMBUS0_SLAVE_DATA_READr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Slave_Data_Write
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Slave_Data_Write.
 */
#define READ_SMBUS0_SLAVE_DATA_WRITEr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_SLAVE_DATA_WRITEr_OFFSET,r._smbus0_slave_data_write)
#define WRITE_SMBUS0_SLAVE_DATA_WRITEr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_SLAVE_DATA_WRITEr_OFFSET,r._smbus0_slave_data_write)

/*******************************************************************************
 * End of 'SMBUS0_SLAVE_DATA_WRITEr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Slave_FIFO_control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Slave_FIFO_control.
 */
#define READ_SMBUS0_SLAVE_FIFO_CONTROLr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_SLAVE_FIFO_CONTROLr_OFFSET,r._smbus0_slave_fifo_control)
#define WRITE_SMBUS0_SLAVE_FIFO_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_SLAVE_FIFO_CONTROLr_OFFSET,r._smbus0_slave_fifo_control)

/*******************************************************************************
 * End of 'SMBUS0_SLAVE_FIFO_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Timing_Config
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Timing_Config.
 */
#define READ_SMBUS0_TIMING_CONFIGr(u,r) BCMDRD_IPROC_READ(u,SMBUS0_TIMING_CONFIGr_OFFSET,r._smbus0_timing_config)
#define WRITE_SMBUS0_TIMING_CONFIGr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_TIMING_CONFIGr_OFFSET,r._smbus0_timing_config)

/*******************************************************************************
 * End of 'SMBUS0_TIMING_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  SMBus0_Timing_Config_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus0_Timing_Config_2.
 */
#define READ_SMBUS0_TIMING_CONFIG_2r(u,r) BCMDRD_IPROC_READ(u,SMBUS0_TIMING_CONFIG_2r_OFFSET,r._smbus0_timing_config_2)
#define WRITE_SMBUS0_TIMING_CONFIG_2r(u,r) BCMDRD_IPROC_WRITE(u,SMBUS0_TIMING_CONFIG_2r_OFFSET,r._smbus0_timing_config_2)

/*******************************************************************************
 * End of 'SMBUS0_TIMING_CONFIG_2r'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Address
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Address.
 */
#define READ_SMBUS1_ADDRESSr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_ADDRESSr_OFFSET,r._smbus1_address)
#define WRITE_SMBUS1_ADDRESSr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_ADDRESSr_OFFSET,r._smbus1_address)

/*******************************************************************************
 * End of 'SMBUS1_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Bit_Bang_Control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Bit_Bang_Control.
 */
#define READ_SMBUS1_BIT_BANG_CONTROLr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_BIT_BANG_CONTROLr_OFFSET,r._smbus1_bit_bang_control)
#define WRITE_SMBUS1_BIT_BANG_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_BIT_BANG_CONTROLr_OFFSET,r._smbus1_bit_bang_control)

/*******************************************************************************
 * End of 'SMBUS1_BIT_BANG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Config
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Config.
 */
#define READ_SMBUS1_CONFIGr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_CONFIGr_OFFSET,r._smbus1_config)
#define WRITE_SMBUS1_CONFIGr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_CONFIGr_OFFSET,r._smbus1_config)

/*******************************************************************************
 * End of 'SMBUS1_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Event_Enable
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Event_Enable.
 */
#define READ_SMBUS1_EVENT_ENABLEr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_EVENT_ENABLEr_OFFSET,r._smbus1_event_enable)
#define WRITE_SMBUS1_EVENT_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_EVENT_ENABLEr_OFFSET,r._smbus1_event_enable)

/*******************************************************************************
 * End of 'SMBUS1_EVENT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Event_Status
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Event_Status.
 */
#define READ_SMBUS1_EVENT_STATUSr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_EVENT_STATUSr_OFFSET,r._smbus1_event_status)
#define WRITE_SMBUS1_EVENT_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_EVENT_STATUSr_OFFSET,r._smbus1_event_status)

/*******************************************************************************
 * End of 'SMBUS1_EVENT_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Master_Command
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Master_Command.
 */
#define READ_SMBUS1_MASTER_COMMANDr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_MASTER_COMMANDr_OFFSET,r._smbus1_master_command)
#define WRITE_SMBUS1_MASTER_COMMANDr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_MASTER_COMMANDr_OFFSET,r._smbus1_master_command)

/*******************************************************************************
 * End of 'SMBUS1_MASTER_COMMANDr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Master_Data_Read
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Master_Data_Read.
 */
#define READ_SMBUS1_MASTER_DATA_READr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_MASTER_DATA_READr_OFFSET,r._smbus1_master_data_read)
#define WRITE_SMBUS1_MASTER_DATA_READr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_MASTER_DATA_READr_OFFSET,r._smbus1_master_data_read)

/*******************************************************************************
 * End of 'SMBUS1_MASTER_DATA_READr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Master_Data_Write
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Master_Data_Write.
 */
#define READ_SMBUS1_MASTER_DATA_WRITEr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_MASTER_DATA_WRITEr_OFFSET,r._smbus1_master_data_write)
#define WRITE_SMBUS1_MASTER_DATA_WRITEr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_MASTER_DATA_WRITEr_OFFSET,r._smbus1_master_data_write)

/*******************************************************************************
 * End of 'SMBUS1_MASTER_DATA_WRITEr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Master_FIFO_control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Master_FIFO_control.
 */
#define READ_SMBUS1_MASTER_FIFO_CONTROLr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_MASTER_FIFO_CONTROLr_OFFSET,r._smbus1_master_fifo_control)
#define WRITE_SMBUS1_MASTER_FIFO_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_MASTER_FIFO_CONTROLr_OFFSET,r._smbus1_master_fifo_control)

/*******************************************************************************
 * End of 'SMBUS1_MASTER_FIFO_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Slave_Command
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Slave_Command.
 */
#define READ_SMBUS1_SLAVE_COMMANDr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_SLAVE_COMMANDr_OFFSET,r._smbus1_slave_command)
#define WRITE_SMBUS1_SLAVE_COMMANDr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_SLAVE_COMMANDr_OFFSET,r._smbus1_slave_command)

/*******************************************************************************
 * End of 'SMBUS1_SLAVE_COMMANDr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Slave_Data_Read
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Slave_Data_Read.
 */
#define READ_SMBUS1_SLAVE_DATA_READr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_SLAVE_DATA_READr_OFFSET,r._smbus1_slave_data_read)
#define WRITE_SMBUS1_SLAVE_DATA_READr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_SLAVE_DATA_READr_OFFSET,r._smbus1_slave_data_read)

/*******************************************************************************
 * End of 'SMBUS1_SLAVE_DATA_READr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Slave_Data_Write
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Slave_Data_Write.
 */
#define READ_SMBUS1_SLAVE_DATA_WRITEr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_SLAVE_DATA_WRITEr_OFFSET,r._smbus1_slave_data_write)
#define WRITE_SMBUS1_SLAVE_DATA_WRITEr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_SLAVE_DATA_WRITEr_OFFSET,r._smbus1_slave_data_write)

/*******************************************************************************
 * End of 'SMBUS1_SLAVE_DATA_WRITEr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Slave_FIFO_control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Slave_FIFO_control.
 */
#define READ_SMBUS1_SLAVE_FIFO_CONTROLr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_SLAVE_FIFO_CONTROLr_OFFSET,r._smbus1_slave_fifo_control)
#define WRITE_SMBUS1_SLAVE_FIFO_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_SLAVE_FIFO_CONTROLr_OFFSET,r._smbus1_slave_fifo_control)

/*******************************************************************************
 * End of 'SMBUS1_SLAVE_FIFO_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Timing_Config
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Timing_Config.
 */
#define READ_SMBUS1_TIMING_CONFIGr(u,r) BCMDRD_IPROC_READ(u,SMBUS1_TIMING_CONFIGr_OFFSET,r._smbus1_timing_config)
#define WRITE_SMBUS1_TIMING_CONFIGr(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_TIMING_CONFIGr_OFFSET,r._smbus1_timing_config)

/*******************************************************************************
 * End of 'SMBUS1_TIMING_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  SMBus1_Timing_Config_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus1_Timing_Config_2.
 */
#define READ_SMBUS1_TIMING_CONFIG_2r(u,r) BCMDRD_IPROC_READ(u,SMBUS1_TIMING_CONFIG_2r_OFFSET,r._smbus1_timing_config_2)
#define WRITE_SMBUS1_TIMING_CONFIG_2r(u,r) BCMDRD_IPROC_WRITE(u,SMBUS1_TIMING_CONFIG_2r_OFFSET,r._smbus1_timing_config_2)

/*******************************************************************************
 * End of 'SMBUS1_TIMING_CONFIG_2r'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Address
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Address.
 */
#define READ_SMBUS_ADDRESSr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_ADDRESSr_OFFSET+(0x1000*(_ch)),r._smbus_address)
#define WRITE_SMBUS_ADDRESSr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_ADDRESSr_OFFSET+(0x1000*(_ch)),r._smbus_address)

/*******************************************************************************
 * End of 'SMBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Bit_Bang_Control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Bit_Bang_Control.
 */
#define READ_SMBUS_BIT_BANG_CONTROLr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_BIT_BANG_CONTROLr_OFFSET+(0x1000*(_ch)),r._smbus_bit_bang_control)
#define WRITE_SMBUS_BIT_BANG_CONTROLr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_BIT_BANG_CONTROLr_OFFSET+(0x1000*(_ch)),r._smbus_bit_bang_control)

/*******************************************************************************
 * End of 'SMBUS_BIT_BANG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Config
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Config.
 */
#define READ_SMBUS_CONFIGr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_CONFIGr_OFFSET+(0x1000*(_ch)),r._smbus_config)
#define WRITE_SMBUS_CONFIGr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_CONFIGr_OFFSET+(0x1000*(_ch)),r._smbus_config)

/*******************************************************************************
 * End of 'SMBUS_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Event_Enable
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Event_Enable.
 */
#define READ_SMBUS_EVENT_ENABLEr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_EVENT_ENABLEr_OFFSET+(0x1000*(_ch)),r._smbus_event_enable)
#define WRITE_SMBUS_EVENT_ENABLEr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_EVENT_ENABLEr_OFFSET+(0x1000*(_ch)),r._smbus_event_enable)

/*******************************************************************************
 * End of 'SMBUS_EVENT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Event_Status
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Event_Status.
 */
#define READ_SMBUS_EVENT_STATUSr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_EVENT_STATUSr_OFFSET+(0x1000*(_ch)),r._smbus_event_status)
#define WRITE_SMBUS_EVENT_STATUSr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_EVENT_STATUSr_OFFSET+(0x1000*(_ch)),r._smbus_event_status)

/*******************************************************************************
 * End of 'SMBUS_EVENT_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Master_Command
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Master_Command.
 */
#define READ_SMBUS_MASTER_COMMANDr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_MASTER_COMMANDr_OFFSET+(0x1000*(_ch)),r._smbus_master_command)
#define WRITE_SMBUS_MASTER_COMMANDr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_MASTER_COMMANDr_OFFSET+(0x1000*(_ch)),r._smbus_master_command)

/*******************************************************************************
 * End of 'SMBUS_MASTER_COMMANDr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Master_Data_Read
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Master_Data_Read.
 */
#define READ_SMBUS_MASTER_DATA_READr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_MASTER_DATA_READr_OFFSET+(0x1000*(_ch)),r._smbus_master_data_read)
#define WRITE_SMBUS_MASTER_DATA_READr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_MASTER_DATA_READr_OFFSET+(0x1000*(_ch)),r._smbus_master_data_read)

/*******************************************************************************
 * End of 'SMBUS_MASTER_DATA_READr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Master_Data_Write
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Master_Data_Write.
 */
#define READ_SMBUS_MASTER_DATA_WRITEr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_MASTER_DATA_WRITEr_OFFSET+(0x1000*(_ch)),r._smbus_master_data_write)
#define WRITE_SMBUS_MASTER_DATA_WRITEr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_MASTER_DATA_WRITEr_OFFSET+(0x1000*(_ch)),r._smbus_master_data_write)

/*******************************************************************************
 * End of 'SMBUS_MASTER_DATA_WRITEr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Master_FIFO_control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Master_FIFO_control.
 */
#define READ_SMBUS_MASTER_FIFO_CONTROLr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_MASTER_FIFO_CONTROLr_OFFSET+(0x1000*(_ch)),r._smbus_master_fifo_control)
#define WRITE_SMBUS_MASTER_FIFO_CONTROLr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_MASTER_FIFO_CONTROLr_OFFSET+(0x1000*(_ch)),r._smbus_master_fifo_control)

/*******************************************************************************
 * End of 'SMBUS_MASTER_FIFO_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Slave_Command
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Slave_Command.
 */
#define READ_SMBUS_SLAVE_COMMANDr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_SLAVE_COMMANDr_OFFSET+(0x1000*(_ch)),r._smbus_slave_command)
#define WRITE_SMBUS_SLAVE_COMMANDr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_SLAVE_COMMANDr_OFFSET+(0x1000*(_ch)),r._smbus_slave_command)

/*******************************************************************************
 * End of 'SMBUS_SLAVE_COMMANDr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Slave_Data_Read
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Slave_Data_Read.
 */
#define READ_SMBUS_SLAVE_DATA_READr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_SLAVE_DATA_READr_OFFSET+(0x1000*(_ch)),r._smbus_slave_data_read)
#define WRITE_SMBUS_SLAVE_DATA_READr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_SLAVE_DATA_READr_OFFSET+(0x1000*(_ch)),r._smbus_slave_data_read)

/*******************************************************************************
 * End of 'SMBUS_SLAVE_DATA_READr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Slave_Data_Write
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Slave_Data_Write.
 */
#define READ_SMBUS_SLAVE_DATA_WRITEr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_SLAVE_DATA_WRITEr_OFFSET+(0x1000*(_ch)),r._smbus_slave_data_write)
#define WRITE_SMBUS_SLAVE_DATA_WRITEr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_SLAVE_DATA_WRITEr_OFFSET+(0x1000*(_ch)),r._smbus_slave_data_write)

/*******************************************************************************
 * End of 'SMBUS_SLAVE_DATA_WRITEr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Slave_FIFO_control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Slave_FIFO_control.
 */
#define READ_SMBUS_SLAVE_FIFO_CONTROLr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_SLAVE_FIFO_CONTROLr_OFFSET+(0x1000*(_ch)),r._smbus_slave_fifo_control)
#define WRITE_SMBUS_SLAVE_FIFO_CONTROLr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_SLAVE_FIFO_CONTROLr_OFFSET+(0x1000*(_ch)),r._smbus_slave_fifo_control)

/*******************************************************************************
 * End of 'SMBUS_SLAVE_FIFO_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Timing_Config
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Timing_Config.
 */
#define READ_SMBUS_TIMING_CONFIGr(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_TIMING_CONFIGr_OFFSET+(0x1000*(_ch)),r._smbus_timing_config)
#define WRITE_SMBUS_TIMING_CONFIGr(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_TIMING_CONFIGr_OFFSET+(0x1000*(_ch)),r._smbus_timing_config)

/*******************************************************************************
 * End of 'SMBUS_TIMING_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  SMBUS_Timing_Config_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBUS_Timing_Config_2.
 */
#define READ_SMBUS_TIMING_CONFIG_2r(u,_ch,r) BCMDRD_IPROC_READ(u,SMBUS_TIMING_CONFIG_2r_OFFSET+(0x1000*(_ch)),r._smbus_timing_config_2)
#define WRITE_SMBUS_TIMING_CONFIG_2r(u,_ch,r) BCMDRD_IPROC_WRITE(u,SMBUS_TIMING_CONFIG_2r_OFFSET+(0x1000*(_ch)),r._smbus_timing_config_2)

/*******************************************************************************
 * End of 'SMBUS_TIMING_CONFIG_2r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_ACCU_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_ACCU_CTRL.
 */
#define READ_U0_LED_ACCU_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_LED_ACCU_CTRLr_OFFSET,r._u0_led_accu_ctrl)
#define WRITE_U0_LED_ACCU_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_ACCU_CTRLr_OFFSET,r._u0_led_accu_ctrl)

/*******************************************************************************
 * End of 'U0_LED_ACCU_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_ACCU_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_ACCU_STATUS.
 */
#define READ_U0_LED_ACCU_STATUSr(u,r) BCMDRD_IPROC_READ(u,U0_LED_ACCU_STATUSr_OFFSET,r._u0_led_accu_status)
#define WRITE_U0_LED_ACCU_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_ACCU_STATUSr_OFFSET,r._u0_led_accu_status)

/*******************************************************************************
 * End of 'U0_LED_ACCU_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_CLK_DIV_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_CLK_DIV_CTRL.
 */
#define READ_U0_LED_CLK_DIV_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_LED_CLK_DIV_CTRLr_OFFSET,r._u0_led_clk_div_ctrl)
#define WRITE_U0_LED_CLK_DIV_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_CLK_DIV_CTRLr_OFFSET,r._u0_led_clk_div_ctrl)

/*******************************************************************************
 * End of 'U0_LED_CLK_DIV_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_INTR_ENABLE.
 */
#define READ_U0_LED_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,U0_LED_INTR_ENABLEr_OFFSET,r._u0_led_intr_enable)
#define WRITE_U0_LED_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_INTR_ENABLEr_OFFSET,r._u0_led_intr_enable)

/*******************************************************************************
 * End of 'U0_LED_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_REFRESH_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_REFRESH_CTRL.
 */
#define READ_U0_LED_REFRESH_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_LED_REFRESH_CTRLr_OFFSET,r._u0_led_refresh_ctrl)
#define WRITE_U0_LED_REFRESH_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_REFRESH_CTRLr_OFFSET,r._u0_led_refresh_ctrl)

/*******************************************************************************
 * End of 'U0_LED_REFRESH_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SEND_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SEND_CTRL.
 */
#define READ_U0_LED_SEND_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_LED_SEND_CTRLr_OFFSET,r._u0_led_send_ctrl)
#define WRITE_U0_LED_SEND_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SEND_CTRLr_OFFSET,r._u0_led_send_ctrl)

/*******************************************************************************
 * End of 'U0_LED_SEND_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SEND_CTRL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SEND_CTRL_0.
 */
#define READ_U0_LED_SEND_CTRL_0r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SEND_CTRL_0r_OFFSET,r._u0_led_send_ctrl_0)
#define WRITE_U0_LED_SEND_CTRL_0r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SEND_CTRL_0r_OFFSET,r._u0_led_send_ctrl_0)

/*******************************************************************************
 * End of 'U0_LED_SEND_CTRL_0r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SEND_CTRL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SEND_CTRL_1.
 */
#define READ_U0_LED_SEND_CTRL_1r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SEND_CTRL_1r_OFFSET,r._u0_led_send_ctrl_1)
#define WRITE_U0_LED_SEND_CTRL_1r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SEND_CTRL_1r_OFFSET,r._u0_led_send_ctrl_1)

/*******************************************************************************
 * End of 'U0_LED_SEND_CTRL_1r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SEND_CTRL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SEND_CTRL_2.
 */
#define READ_U0_LED_SEND_CTRL_2r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SEND_CTRL_2r_OFFSET,r._u0_led_send_ctrl_2)
#define WRITE_U0_LED_SEND_CTRL_2r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SEND_CTRL_2r_OFFSET,r._u0_led_send_ctrl_2)

/*******************************************************************************
 * End of 'U0_LED_SEND_CTRL_2r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SEND_CTRL_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SEND_CTRL_3.
 */
#define READ_U0_LED_SEND_CTRL_3r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SEND_CTRL_3r_OFFSET,r._u0_led_send_ctrl_3)
#define WRITE_U0_LED_SEND_CTRL_3r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SEND_CTRL_3r_OFFSET,r._u0_led_send_ctrl_3)

/*******************************************************************************
 * End of 'U0_LED_SEND_CTRL_3r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SEND_CTRL_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SEND_CTRL_4.
 */
#define READ_U0_LED_SEND_CTRL_4r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SEND_CTRL_4r_OFFSET,r._u0_led_send_ctrl_4)
#define WRITE_U0_LED_SEND_CTRL_4r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SEND_CTRL_4r_OFFSET,r._u0_led_send_ctrl_4)

/*******************************************************************************
 * End of 'U0_LED_SEND_CTRL_4r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SEND_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SEND_STATUS.
 */
#define READ_U0_LED_SEND_STATUSr(u,r) BCMDRD_IPROC_READ(u,U0_LED_SEND_STATUSr_OFFSET,r._u0_led_send_status)
#define WRITE_U0_LED_SEND_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SEND_STATUSr_OFFSET,r._u0_led_send_status)

/*******************************************************************************
 * End of 'U0_LED_SEND_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SRAM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SRAM_CTRL.
 */
#define READ_U0_LED_SRAM_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_LED_SRAM_CTRLr_OFFSET,r._u0_led_sram_ctrl)
#define WRITE_U0_LED_SRAM_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SRAM_CTRLr_OFFSET,r._u0_led_sram_ctrl)

/*******************************************************************************
 * End of 'U0_LED_SRAM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SRAM_ECC_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SRAM_ECC_CTRL.
 */
#define READ_U0_LED_SRAM_ECC_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_LED_SRAM_ECC_CTRLr_OFFSET,r._u0_led_sram_ecc_ctrl)
#define WRITE_U0_LED_SRAM_ECC_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SRAM_ECC_CTRLr_OFFSET,r._u0_led_sram_ecc_ctrl)

/*******************************************************************************
 * End of 'U0_LED_SRAM_ECC_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SRAM_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SRAM_ECC_STATUS.
 */
#define READ_U0_LED_SRAM_ECC_STATUSr(u,r) BCMDRD_IPROC_READ(u,U0_LED_SRAM_ECC_STATUSr_OFFSET,r._u0_led_sram_ecc_status)
#define WRITE_U0_LED_SRAM_ECC_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SRAM_ECC_STATUSr_OFFSET,r._u0_led_sram_ecc_status)

/*******************************************************************************
 * End of 'U0_LED_SRAM_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK.
 */
#define READ_U0_LED_SW_CNFG_LINKr(u,i,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINKr_OFFSET+(4*(i)),r._u0_led_sw_cnfg_link)
#define WRITE_U0_LED_SW_CNFG_LINKr(u,i,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINKr_OFFSET+(4*(i)),r._u0_led_sw_cnfg_link)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINKr'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_1023_992
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_1023_992.
 */
#define READ_U0_LED_SW_CNFG_LINK_1023_992r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_1023_992r_OFFSET,r._u0_led_sw_cnfg_link_1023_992)
#define WRITE_U0_LED_SW_CNFG_LINK_1023_992r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_1023_992r_OFFSET,r._u0_led_sw_cnfg_link_1023_992)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_1023_992r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_127_96.
 */
#define READ_U0_LED_SW_CNFG_LINK_127_96r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_127_96r_OFFSET,r._u0_led_sw_cnfg_link_127_96)
#define WRITE_U0_LED_SW_CNFG_LINK_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_127_96r_OFFSET,r._u0_led_sw_cnfg_link_127_96)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_159_128.
 */
#define READ_U0_LED_SW_CNFG_LINK_159_128r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_159_128r_OFFSET,r._u0_led_sw_cnfg_link_159_128)
#define WRITE_U0_LED_SW_CNFG_LINK_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_159_128r_OFFSET,r._u0_led_sw_cnfg_link_159_128)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_191_160.
 */
#define READ_U0_LED_SW_CNFG_LINK_191_160r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_191_160r_OFFSET,r._u0_led_sw_cnfg_link_191_160)
#define WRITE_U0_LED_SW_CNFG_LINK_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_191_160r_OFFSET,r._u0_led_sw_cnfg_link_191_160)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_223_192.
 */
#define READ_U0_LED_SW_CNFG_LINK_223_192r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_223_192r_OFFSET,r._u0_led_sw_cnfg_link_223_192)
#define WRITE_U0_LED_SW_CNFG_LINK_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_223_192r_OFFSET,r._u0_led_sw_cnfg_link_223_192)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_255_224.
 */
#define READ_U0_LED_SW_CNFG_LINK_255_224r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_255_224r_OFFSET,r._u0_led_sw_cnfg_link_255_224)
#define WRITE_U0_LED_SW_CNFG_LINK_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_255_224r_OFFSET,r._u0_led_sw_cnfg_link_255_224)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_287_256
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_287_256.
 */
#define READ_U0_LED_SW_CNFG_LINK_287_256r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_287_256r_OFFSET,r._u0_led_sw_cnfg_link_287_256)
#define WRITE_U0_LED_SW_CNFG_LINK_287_256r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_287_256r_OFFSET,r._u0_led_sw_cnfg_link_287_256)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_287_256r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_319_288
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_319_288.
 */
#define READ_U0_LED_SW_CNFG_LINK_319_288r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_319_288r_OFFSET,r._u0_led_sw_cnfg_link_319_288)
#define WRITE_U0_LED_SW_CNFG_LINK_319_288r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_319_288r_OFFSET,r._u0_led_sw_cnfg_link_319_288)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_319_288r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_31_0.
 */
#define READ_U0_LED_SW_CNFG_LINK_31_0r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_31_0r_OFFSET,r._u0_led_sw_cnfg_link_31_0)
#define WRITE_U0_LED_SW_CNFG_LINK_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_31_0r_OFFSET,r._u0_led_sw_cnfg_link_31_0)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_351_320
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_351_320.
 */
#define READ_U0_LED_SW_CNFG_LINK_351_320r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_351_320r_OFFSET,r._u0_led_sw_cnfg_link_351_320)
#define WRITE_U0_LED_SW_CNFG_LINK_351_320r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_351_320r_OFFSET,r._u0_led_sw_cnfg_link_351_320)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_351_320r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_383_352
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_383_352.
 */
#define READ_U0_LED_SW_CNFG_LINK_383_352r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_383_352r_OFFSET,r._u0_led_sw_cnfg_link_383_352)
#define WRITE_U0_LED_SW_CNFG_LINK_383_352r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_383_352r_OFFSET,r._u0_led_sw_cnfg_link_383_352)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_383_352r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_415_384
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_415_384.
 */
#define READ_U0_LED_SW_CNFG_LINK_415_384r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_415_384r_OFFSET,r._u0_led_sw_cnfg_link_415_384)
#define WRITE_U0_LED_SW_CNFG_LINK_415_384r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_415_384r_OFFSET,r._u0_led_sw_cnfg_link_415_384)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_415_384r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_447_416
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_447_416.
 */
#define READ_U0_LED_SW_CNFG_LINK_447_416r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_447_416r_OFFSET,r._u0_led_sw_cnfg_link_447_416)
#define WRITE_U0_LED_SW_CNFG_LINK_447_416r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_447_416r_OFFSET,r._u0_led_sw_cnfg_link_447_416)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_447_416r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_479_448
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_479_448.
 */
#define READ_U0_LED_SW_CNFG_LINK_479_448r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_479_448r_OFFSET,r._u0_led_sw_cnfg_link_479_448)
#define WRITE_U0_LED_SW_CNFG_LINK_479_448r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_479_448r_OFFSET,r._u0_led_sw_cnfg_link_479_448)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_479_448r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_511_480
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_511_480.
 */
#define READ_U0_LED_SW_CNFG_LINK_511_480r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_511_480r_OFFSET,r._u0_led_sw_cnfg_link_511_480)
#define WRITE_U0_LED_SW_CNFG_LINK_511_480r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_511_480r_OFFSET,r._u0_led_sw_cnfg_link_511_480)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_511_480r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_543_512
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_543_512.
 */
#define READ_U0_LED_SW_CNFG_LINK_543_512r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_543_512r_OFFSET,r._u0_led_sw_cnfg_link_543_512)
#define WRITE_U0_LED_SW_CNFG_LINK_543_512r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_543_512r_OFFSET,r._u0_led_sw_cnfg_link_543_512)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_543_512r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_575_544
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_575_544.
 */
#define READ_U0_LED_SW_CNFG_LINK_575_544r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_575_544r_OFFSET,r._u0_led_sw_cnfg_link_575_544)
#define WRITE_U0_LED_SW_CNFG_LINK_575_544r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_575_544r_OFFSET,r._u0_led_sw_cnfg_link_575_544)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_575_544r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_607_576
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_607_576.
 */
#define READ_U0_LED_SW_CNFG_LINK_607_576r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_607_576r_OFFSET,r._u0_led_sw_cnfg_link_607_576)
#define WRITE_U0_LED_SW_CNFG_LINK_607_576r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_607_576r_OFFSET,r._u0_led_sw_cnfg_link_607_576)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_607_576r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_639_608
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_639_608.
 */
#define READ_U0_LED_SW_CNFG_LINK_639_608r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_639_608r_OFFSET,r._u0_led_sw_cnfg_link_639_608)
#define WRITE_U0_LED_SW_CNFG_LINK_639_608r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_639_608r_OFFSET,r._u0_led_sw_cnfg_link_639_608)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_639_608r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_63_32.
 */
#define READ_U0_LED_SW_CNFG_LINK_63_32r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_63_32r_OFFSET,r._u0_led_sw_cnfg_link_63_32)
#define WRITE_U0_LED_SW_CNFG_LINK_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_63_32r_OFFSET,r._u0_led_sw_cnfg_link_63_32)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_671_640
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_671_640.
 */
#define READ_U0_LED_SW_CNFG_LINK_671_640r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_671_640r_OFFSET,r._u0_led_sw_cnfg_link_671_640)
#define WRITE_U0_LED_SW_CNFG_LINK_671_640r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_671_640r_OFFSET,r._u0_led_sw_cnfg_link_671_640)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_671_640r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_703_672
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_703_672.
 */
#define READ_U0_LED_SW_CNFG_LINK_703_672r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_703_672r_OFFSET,r._u0_led_sw_cnfg_link_703_672)
#define WRITE_U0_LED_SW_CNFG_LINK_703_672r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_703_672r_OFFSET,r._u0_led_sw_cnfg_link_703_672)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_703_672r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_735_704
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_735_704.
 */
#define READ_U0_LED_SW_CNFG_LINK_735_704r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_735_704r_OFFSET,r._u0_led_sw_cnfg_link_735_704)
#define WRITE_U0_LED_SW_CNFG_LINK_735_704r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_735_704r_OFFSET,r._u0_led_sw_cnfg_link_735_704)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_735_704r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_767_736
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_767_736.
 */
#define READ_U0_LED_SW_CNFG_LINK_767_736r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_767_736r_OFFSET,r._u0_led_sw_cnfg_link_767_736)
#define WRITE_U0_LED_SW_CNFG_LINK_767_736r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_767_736r_OFFSET,r._u0_led_sw_cnfg_link_767_736)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_767_736r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_799_768
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_799_768.
 */
#define READ_U0_LED_SW_CNFG_LINK_799_768r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_799_768r_OFFSET,r._u0_led_sw_cnfg_link_799_768)
#define WRITE_U0_LED_SW_CNFG_LINK_799_768r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_799_768r_OFFSET,r._u0_led_sw_cnfg_link_799_768)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_799_768r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_831_800
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_831_800.
 */
#define READ_U0_LED_SW_CNFG_LINK_831_800r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_831_800r_OFFSET,r._u0_led_sw_cnfg_link_831_800)
#define WRITE_U0_LED_SW_CNFG_LINK_831_800r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_831_800r_OFFSET,r._u0_led_sw_cnfg_link_831_800)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_831_800r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_863_832
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_863_832.
 */
#define READ_U0_LED_SW_CNFG_LINK_863_832r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_863_832r_OFFSET,r._u0_led_sw_cnfg_link_863_832)
#define WRITE_U0_LED_SW_CNFG_LINK_863_832r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_863_832r_OFFSET,r._u0_led_sw_cnfg_link_863_832)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_863_832r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_895_864
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_895_864.
 */
#define READ_U0_LED_SW_CNFG_LINK_895_864r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_895_864r_OFFSET,r._u0_led_sw_cnfg_link_895_864)
#define WRITE_U0_LED_SW_CNFG_LINK_895_864r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_895_864r_OFFSET,r._u0_led_sw_cnfg_link_895_864)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_895_864r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_927_896
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_927_896.
 */
#define READ_U0_LED_SW_CNFG_LINK_927_896r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_927_896r_OFFSET,r._u0_led_sw_cnfg_link_927_896)
#define WRITE_U0_LED_SW_CNFG_LINK_927_896r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_927_896r_OFFSET,r._u0_led_sw_cnfg_link_927_896)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_927_896r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_959_928
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_959_928.
 */
#define READ_U0_LED_SW_CNFG_LINK_959_928r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_959_928r_OFFSET,r._u0_led_sw_cnfg_link_959_928)
#define WRITE_U0_LED_SW_CNFG_LINK_959_928r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_959_928r_OFFSET,r._u0_led_sw_cnfg_link_959_928)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_959_928r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_95_64.
 */
#define READ_U0_LED_SW_CNFG_LINK_95_64r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_95_64r_OFFSET,r._u0_led_sw_cnfg_link_95_64)
#define WRITE_U0_LED_SW_CNFG_LINK_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_95_64r_OFFSET,r._u0_led_sw_cnfg_link_95_64)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u0_LED_SW_CNFG_LINK_991_960
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_LED_SW_CNFG_LINK_991_960.
 */
#define READ_U0_LED_SW_CNFG_LINK_991_960r(u,r) BCMDRD_IPROC_READ(u,U0_LED_SW_CNFG_LINK_991_960r_OFFSET,r._u0_led_sw_cnfg_link_991_960)
#define WRITE_U0_LED_SW_CNFG_LINK_991_960r(u,r) BCMDRD_IPROC_WRITE(u,U0_LED_SW_CNFG_LINK_991_960r_OFFSET,r._u0_led_sw_cnfg_link_991_960)

/*******************************************************************************
 * End of 'U0_LED_SW_CNFG_LINK_991_960r'
 */




/*******************************************************************************
 * REGISTER:  u0_m0ssq_1kb_flop_based_sram
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_m0ssq_1kb_flop_based_sram.
 */
#define READ_U0_M0SSQ_1KB_FLOP_BASED_SRAMr(u,i,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_1KB_FLOP_BASED_SRAMr_OFFSET+(4*(i)),r._u0_m0ssq_1kb_flop_based_sram)
#define WRITE_U0_M0SSQ_1KB_FLOP_BASED_SRAMr(u,i,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_1KB_FLOP_BASED_SRAMr_OFFSET+(4*(i)),r._u0_m0ssq_1kb_flop_based_sram)

/*******************************************************************************
 * End of 'U0_M0SSQ_1KB_FLOP_BASED_SRAMr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_ADDR_REMAP_WINDOW_0_LSB.
 */
#define READ_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr_OFFSET,r._u0_m0ssq_addr_remap_window_0_lsb)
#define WRITE_U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr_OFFSET,r._u0_m0ssq_addr_remap_window_0_lsb)

/*******************************************************************************
 * End of 'U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_ADDR_REMAP_WINDOW_0_MSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_ADDR_REMAP_WINDOW_0_MSB.
 */
#define READ_U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr_OFFSET,r._u0_m0ssq_addr_remap_window_0_msb)
#define WRITE_U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr_OFFSET,r._u0_m0ssq_addr_remap_window_0_msb)

/*******************************************************************************
 * End of 'U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_ADDR_REMAP_WINDOW_1_LSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_ADDR_REMAP_WINDOW_1_LSB.
 */
#define READ_U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr_OFFSET,r._u0_m0ssq_addr_remap_window_1_lsb)
#define WRITE_U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr_OFFSET,r._u0_m0ssq_addr_remap_window_1_lsb)

/*******************************************************************************
 * End of 'U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_ADDR_REMAP_WINDOW_1_MSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_ADDR_REMAP_WINDOW_1_MSB.
 */
#define READ_U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr_OFFSET,r._u0_m0ssq_addr_remap_window_1_msb)
#define WRITE_U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr_OFFSET,r._u0_m0ssq_addr_remap_window_1_msb)

/*******************************************************************************
 * End of 'U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_ADDR_REMAP_WINDOW_2_LSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_ADDR_REMAP_WINDOW_2_LSB.
 */
#define READ_U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr_OFFSET,r._u0_m0ssq_addr_remap_window_2_lsb)
#define WRITE_U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr_OFFSET,r._u0_m0ssq_addr_remap_window_2_lsb)

/*******************************************************************************
 * End of 'U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_ADDR_REMAP_WINDOW_2_MSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_ADDR_REMAP_WINDOW_2_MSB.
 */
#define READ_U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr_OFFSET,r._u0_m0ssq_addr_remap_window_2_msb)
#define WRITE_U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr_OFFSET,r._u0_m0ssq_addr_remap_window_2_msb)

/*******************************************************************************
 * End of 'U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_ADDR_REMAP_WINDOW_3_LSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_ADDR_REMAP_WINDOW_3_LSB.
 */
#define READ_U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr_OFFSET,r._u0_m0ssq_addr_remap_window_3_lsb)
#define WRITE_U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr_OFFSET,r._u0_m0ssq_addr_remap_window_3_lsb)

/*******************************************************************************
 * End of 'U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_ADDR_REMAP_WINDOW_3_MSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_ADDR_REMAP_WINDOW_3_MSB.
 */
#define READ_U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr_OFFSET,r._u0_m0ssq_addr_remap_window_3_msb)
#define WRITE_U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr_OFFSET,r._u0_m0ssq_addr_remap_window_3_msb)

/*******************************************************************************
 * End of 'U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_CTRL.
 */
#define READ_U0_M0SSQ_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_CTRLr_OFFSET,r._u0_m0ssq_ctrl)
#define WRITE_U0_M0SSQ_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_CTRLr_OFFSET,r._u0_m0ssq_ctrl)

/*******************************************************************************
 * End of 'U0_M0SSQ_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_DBG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_DBG.
 */
#define READ_U0_M0SSQ_DBGr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_DBGr_OFFSET,r._u0_m0ssq_dbg)
#define WRITE_U0_M0SSQ_DBGr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_DBGr_OFFSET,r._u0_m0ssq_dbg)

/*******************************************************************************
 * End of 'U0_M0SSQ_DBGr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_DBG_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_DBG_CTRL.
 */
#define READ_U0_M0SSQ_DBG_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_DBG_CTRLr_OFFSET,r._u0_m0ssq_dbg_ctrl)
#define WRITE_U0_M0SSQ_DBG_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_DBG_CTRLr_OFFSET,r._u0_m0ssq_dbg_ctrl)

/*******************************************************************************
 * End of 'U0_M0SSQ_DBG_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_FAS_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_FAS_CTRL.
 */
#define READ_U0_M0SSQ_FAS_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_FAS_CTRLr_OFFSET,r._u0_m0ssq_fas_ctrl)
#define WRITE_U0_M0SSQ_FAS_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_FAS_CTRLr_OFFSET,r._u0_m0ssq_fas_ctrl)

/*******************************************************************************
 * End of 'U0_M0SSQ_FAS_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_FAS_GENERIC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_FAS_GENERIC.
 */
#define READ_U0_M0SSQ_FAS_GENERICr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_FAS_GENERICr_OFFSET,r._u0_m0ssq_fas_generic)
#define WRITE_U0_M0SSQ_FAS_GENERICr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_FAS_GENERICr_OFFSET,r._u0_m0ssq_fas_generic)

/*******************************************************************************
 * End of 'U0_M0SSQ_FAS_GENERICr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SSQ_FAS_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SSQ_FAS_STATUS.
 */
#define READ_U0_M0SSQ_FAS_STATUSr(u,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_FAS_STATUSr_OFFSET,r._u0_m0ssq_fas_status)
#define WRITE_U0_M0SSQ_FAS_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_FAS_STATUSr_OFFSET,r._u0_m0ssq_fas_status)

/*******************************************************************************
 * End of 'U0_M0SSQ_FAS_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  U0_M0SSQ_SRAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access U0_M0SSQ_SRAM.
 */
#define READ_U0_M0SSQ_SRAMr(u,i,r) BCMDRD_IPROC_READ(u,U0_M0SSQ_SRAMr_OFFSET+(4*(i)),r._u0_m0ssq_sram)
#define WRITE_U0_M0SSQ_SRAMr(u,i,r) BCMDRD_IPROC_WRITE(u,U0_M0SSQ_SRAMr_OFFSET+(4*(i)),r._u0_m0ssq_sram)

/*******************************************************************************
 * End of 'U0_M0SSQ_SRAMr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_CONTROL.
 */
#define READ_U0_M0SS_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_CONTROLr_OFFSET,r._u0_m0ss_control)
#define WRITE_U0_M0SS_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_CONTROLr_OFFSET,r._u0_m0ss_control)

/*******************************************************************************
 * End of 'U0_M0SS_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_DEBUG_CONTROL.
 */
#define READ_U0_M0SS_DEBUG_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_DEBUG_CONTROLr_OFFSET,r._u0_m0ss_debug_control)
#define WRITE_U0_M0SS_DEBUG_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_DEBUG_CONTROLr_OFFSET,r._u0_m0ss_debug_control)

/*******************************************************************************
 * End of 'U0_M0SS_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_ECC_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_ECC_CTRL.
 */
#define READ_U0_M0SS_ECC_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_ECC_CTRLr_OFFSET,r._u0_m0ss_ecc_ctrl)
#define WRITE_U0_M0SS_ECC_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_ECC_CTRLr_OFFSET,r._u0_m0ss_ecc_ctrl)

/*******************************************************************************
 * End of 'U0_M0SS_ECC_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_ECC_STATUS.
 */
#define READ_U0_M0SS_ECC_STATUSr(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_ECC_STATUSr_OFFSET,r._u0_m0ss_ecc_status)
#define WRITE_U0_M0SS_ECC_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_ECC_STATUSr_OFFSET,r._u0_m0ss_ecc_status)

/*******************************************************************************
 * End of 'U0_M0SS_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_ECO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_ECO.
 */
#define READ_U0_M0SS_ECOr(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_ECOr_OFFSET,r._u0_m0ss_eco)
#define WRITE_U0_M0SS_ECOr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_ECOr_OFFSET,r._u0_m0ss_eco)

/*******************************************************************************
 * End of 'U0_M0SS_ECOr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_127_96.
 */
#define READ_U0_M0SS_INTR_127_96r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_127_96r_OFFSET,r._u0_m0ss_intr_127_96)
#define WRITE_U0_M0SS_INTR_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_127_96r_OFFSET,r._u0_m0ss_intr_127_96)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_159_128.
 */
#define READ_U0_M0SS_INTR_159_128r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_159_128r_OFFSET,r._u0_m0ss_intr_159_128)
#define WRITE_U0_M0SS_INTR_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_159_128r_OFFSET,r._u0_m0ss_intr_159_128)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_191_160.
 */
#define READ_U0_M0SS_INTR_191_160r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_191_160r_OFFSET,r._u0_m0ss_intr_191_160)
#define WRITE_U0_M0SS_INTR_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_191_160r_OFFSET,r._u0_m0ss_intr_191_160)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_223_192.
 */
#define READ_U0_M0SS_INTR_223_192r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_223_192r_OFFSET,r._u0_m0ss_intr_223_192)
#define WRITE_U0_M0SS_INTR_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_223_192r_OFFSET,r._u0_m0ss_intr_223_192)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_255_224.
 */
#define READ_U0_M0SS_INTR_255_224r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_255_224r_OFFSET,r._u0_m0ss_intr_255_224)
#define WRITE_U0_M0SS_INTR_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_255_224r_OFFSET,r._u0_m0ss_intr_255_224)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_31_0.
 */
#define READ_U0_M0SS_INTR_31_0r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_31_0r_OFFSET,r._u0_m0ss_intr_31_0)
#define WRITE_U0_M0SS_INTR_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_31_0r_OFFSET,r._u0_m0ss_intr_31_0)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_63_32.
 */
#define READ_U0_M0SS_INTR_63_32r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_63_32r_OFFSET,r._u0_m0ss_intr_63_32)
#define WRITE_U0_M0SS_INTR_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_63_32r_OFFSET,r._u0_m0ss_intr_63_32)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_95_64.
 */
#define READ_U0_M0SS_INTR_95_64r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_95_64r_OFFSET,r._u0_m0ss_intr_95_64)
#define WRITE_U0_M0SS_INTR_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_95_64r_OFFSET,r._u0_m0ss_intr_95_64)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_CONTROL.
 */
#define READ_U0_M0SS_INTR_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_CONTROLr_OFFSET,r._u0_m0ss_intr_control)
#define WRITE_U0_M0SS_INTR_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_CONTROLr_OFFSET,r._u0_m0ss_intr_control)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_ENABLE.
 */
#define READ_U0_M0SS_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_ENABLEr_OFFSET,r._u0_m0ss_intr_enable)
#define WRITE_U0_M0SS_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_ENABLEr_OFFSET,r._u0_m0ss_intr_enable)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_MASK_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_MASK_127_96.
 */
#define READ_U0_M0SS_INTR_MASK_127_96r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_MASK_127_96r_OFFSET,r._u0_m0ss_intr_mask_127_96)
#define WRITE_U0_M0SS_INTR_MASK_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_MASK_127_96r_OFFSET,r._u0_m0ss_intr_mask_127_96)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_MASK_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_MASK_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_MASK_159_128.
 */
#define READ_U0_M0SS_INTR_MASK_159_128r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_MASK_159_128r_OFFSET,r._u0_m0ss_intr_mask_159_128)
#define WRITE_U0_M0SS_INTR_MASK_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_MASK_159_128r_OFFSET,r._u0_m0ss_intr_mask_159_128)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_MASK_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_MASK_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_MASK_191_160.
 */
#define READ_U0_M0SS_INTR_MASK_191_160r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_MASK_191_160r_OFFSET,r._u0_m0ss_intr_mask_191_160)
#define WRITE_U0_M0SS_INTR_MASK_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_MASK_191_160r_OFFSET,r._u0_m0ss_intr_mask_191_160)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_MASK_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_MASK_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_MASK_223_192.
 */
#define READ_U0_M0SS_INTR_MASK_223_192r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_MASK_223_192r_OFFSET,r._u0_m0ss_intr_mask_223_192)
#define WRITE_U0_M0SS_INTR_MASK_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_MASK_223_192r_OFFSET,r._u0_m0ss_intr_mask_223_192)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_MASK_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_MASK_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_MASK_255_224.
 */
#define READ_U0_M0SS_INTR_MASK_255_224r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_MASK_255_224r_OFFSET,r._u0_m0ss_intr_mask_255_224)
#define WRITE_U0_M0SS_INTR_MASK_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_MASK_255_224r_OFFSET,r._u0_m0ss_intr_mask_255_224)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_MASK_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_MASK_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_MASK_31_0.
 */
#define READ_U0_M0SS_INTR_MASK_31_0r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_MASK_31_0r_OFFSET,r._u0_m0ss_intr_mask_31_0)
#define WRITE_U0_M0SS_INTR_MASK_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_MASK_31_0r_OFFSET,r._u0_m0ss_intr_mask_31_0)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_MASK_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_MASK_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_MASK_63_32.
 */
#define READ_U0_M0SS_INTR_MASK_63_32r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_MASK_63_32r_OFFSET,r._u0_m0ss_intr_mask_63_32)
#define WRITE_U0_M0SS_INTR_MASK_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_MASK_63_32r_OFFSET,r._u0_m0ss_intr_mask_63_32)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_MASK_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_INTR_MASK_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_INTR_MASK_95_64.
 */
#define READ_U0_M0SS_INTR_MASK_95_64r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_INTR_MASK_95_64r_OFFSET,r._u0_m0ss_intr_mask_95_64)
#define WRITE_U0_M0SS_INTR_MASK_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_INTR_MASK_95_64r_OFFSET,r._u0_m0ss_intr_mask_95_64)

/*******************************************************************************
 * End of 'U0_M0SS_INTR_MASK_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_RAW_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_RAW_INTR_127_96.
 */
#define READ_U0_M0SS_RAW_INTR_127_96r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_RAW_INTR_127_96r_OFFSET,r._u0_m0ss_raw_intr_127_96)
#define WRITE_U0_M0SS_RAW_INTR_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_RAW_INTR_127_96r_OFFSET,r._u0_m0ss_raw_intr_127_96)

/*******************************************************************************
 * End of 'U0_M0SS_RAW_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_RAW_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_RAW_INTR_159_128.
 */
#define READ_U0_M0SS_RAW_INTR_159_128r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_RAW_INTR_159_128r_OFFSET,r._u0_m0ss_raw_intr_159_128)
#define WRITE_U0_M0SS_RAW_INTR_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_RAW_INTR_159_128r_OFFSET,r._u0_m0ss_raw_intr_159_128)

/*******************************************************************************
 * End of 'U0_M0SS_RAW_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_RAW_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_RAW_INTR_191_160.
 */
#define READ_U0_M0SS_RAW_INTR_191_160r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_RAW_INTR_191_160r_OFFSET,r._u0_m0ss_raw_intr_191_160)
#define WRITE_U0_M0SS_RAW_INTR_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_RAW_INTR_191_160r_OFFSET,r._u0_m0ss_raw_intr_191_160)

/*******************************************************************************
 * End of 'U0_M0SS_RAW_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_RAW_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_RAW_INTR_223_192.
 */
#define READ_U0_M0SS_RAW_INTR_223_192r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_RAW_INTR_223_192r_OFFSET,r._u0_m0ss_raw_intr_223_192)
#define WRITE_U0_M0SS_RAW_INTR_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_RAW_INTR_223_192r_OFFSET,r._u0_m0ss_raw_intr_223_192)

/*******************************************************************************
 * End of 'U0_M0SS_RAW_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_RAW_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_RAW_INTR_255_224.
 */
#define READ_U0_M0SS_RAW_INTR_255_224r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_RAW_INTR_255_224r_OFFSET,r._u0_m0ss_raw_intr_255_224)
#define WRITE_U0_M0SS_RAW_INTR_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_RAW_INTR_255_224r_OFFSET,r._u0_m0ss_raw_intr_255_224)

/*******************************************************************************
 * End of 'U0_M0SS_RAW_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_RAW_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_RAW_INTR_31_0.
 */
#define READ_U0_M0SS_RAW_INTR_31_0r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_RAW_INTR_31_0r_OFFSET,r._u0_m0ss_raw_intr_31_0)
#define WRITE_U0_M0SS_RAW_INTR_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_RAW_INTR_31_0r_OFFSET,r._u0_m0ss_raw_intr_31_0)

/*******************************************************************************
 * End of 'U0_M0SS_RAW_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_RAW_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_RAW_INTR_63_32.
 */
#define READ_U0_M0SS_RAW_INTR_63_32r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_RAW_INTR_63_32r_OFFSET,r._u0_m0ss_raw_intr_63_32)
#define WRITE_U0_M0SS_RAW_INTR_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_RAW_INTR_63_32r_OFFSET,r._u0_m0ss_raw_intr_63_32)

/*******************************************************************************
 * End of 'U0_M0SS_RAW_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_RAW_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_RAW_INTR_95_64.
 */
#define READ_U0_M0SS_RAW_INTR_95_64r(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_RAW_INTR_95_64r_OFFSET,r._u0_m0ss_raw_intr_95_64)
#define WRITE_U0_M0SS_RAW_INTR_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_RAW_INTR_95_64r_OFFSET,r._u0_m0ss_raw_intr_95_64)

/*******************************************************************************
 * End of 'U0_M0SS_RAW_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_STATUS.
 */
#define READ_U0_M0SS_STATUSr(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_STATUSr_OFFSET,r._u0_m0ss_status)
#define WRITE_U0_M0SS_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_STATUSr_OFFSET,r._u0_m0ss_status)

/*******************************************************************************
 * End of 'U0_M0SS_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u0_M0SS_TCM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_M0SS_TCM_CTRL.
 */
#define READ_U0_M0SS_TCM_CTRLr(u,r) BCMDRD_IPROC_READ(u,U0_M0SS_TCM_CTRLr_OFFSET,r._u0_m0ss_tcm_ctrl)
#define WRITE_U0_M0SS_TCM_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U0_M0SS_TCM_CTRLr_OFFSET,r._u0_m0ss_tcm_ctrl)

/*******************************************************************************
 * End of 'U0_M0SS_TCM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u0_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_SW_PROG_INTR_CLR.
 */
#define READ_U0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,U0_SW_PROG_INTR_CLRr_OFFSET,r._u0_sw_prog_intr_clr)
#define WRITE_U0_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,U0_SW_PROG_INTR_CLRr_OFFSET,r._u0_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'U0_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  u0_SW_PROG_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_SW_PROG_INTR_ENABLE.
 */
#define READ_U0_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,U0_SW_PROG_INTR_ENABLEr_OFFSET,r._u0_sw_prog_intr_enable)
#define WRITE_U0_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,U0_SW_PROG_INTR_ENABLEr_OFFSET,r._u0_sw_prog_intr_enable)

/*******************************************************************************
 * End of 'U0_SW_PROG_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  u0_SW_PROG_INTR_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_SW_PROG_INTR_RAW_STATUS.
 */
#define READ_U0_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_READ(u,U0_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._u0_sw_prog_intr_raw_status)
#define WRITE_U0_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U0_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._u0_sw_prog_intr_raw_status)

/*******************************************************************************
 * End of 'U0_SW_PROG_INTR_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u0_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_SW_PROG_INTR_SET.
 */
#define READ_U0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,U0_SW_PROG_INTR_SETr_OFFSET,r._u0_sw_prog_intr_set)
#define WRITE_U0_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,U0_SW_PROG_INTR_SETr_OFFSET,r._u0_sw_prog_intr_set)

/*******************************************************************************
 * End of 'U0_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  u0_SW_PROG_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u0_SW_PROG_INTR_STATUS.
 */
#define READ_U0_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,U0_SW_PROG_INTR_STATUSr_OFFSET,r._u0_sw_prog_intr_status)
#define WRITE_U0_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U0_SW_PROG_INTR_STATUSr_OFFSET,r._u0_sw_prog_intr_status)

/*******************************************************************************
 * End of 'U0_SW_PROG_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_CONTROL.
 */
#define READ_U1_M0SS_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_CONTROLr_OFFSET,r._u1_m0ss_control)
#define WRITE_U1_M0SS_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_CONTROLr_OFFSET,r._u1_m0ss_control)

/*******************************************************************************
 * End of 'U1_M0SS_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_DEBUG_CONTROL.
 */
#define READ_U1_M0SS_DEBUG_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_DEBUG_CONTROLr_OFFSET,r._u1_m0ss_debug_control)
#define WRITE_U1_M0SS_DEBUG_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_DEBUG_CONTROLr_OFFSET,r._u1_m0ss_debug_control)

/*******************************************************************************
 * End of 'U1_M0SS_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_ECC_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_ECC_CTRL.
 */
#define READ_U1_M0SS_ECC_CTRLr(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_ECC_CTRLr_OFFSET,r._u1_m0ss_ecc_ctrl)
#define WRITE_U1_M0SS_ECC_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_ECC_CTRLr_OFFSET,r._u1_m0ss_ecc_ctrl)

/*******************************************************************************
 * End of 'U1_M0SS_ECC_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_ECC_STATUS.
 */
#define READ_U1_M0SS_ECC_STATUSr(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_ECC_STATUSr_OFFSET,r._u1_m0ss_ecc_status)
#define WRITE_U1_M0SS_ECC_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_ECC_STATUSr_OFFSET,r._u1_m0ss_ecc_status)

/*******************************************************************************
 * End of 'U1_M0SS_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_ECO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_ECO.
 */
#define READ_U1_M0SS_ECOr(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_ECOr_OFFSET,r._u1_m0ss_eco)
#define WRITE_U1_M0SS_ECOr(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_ECOr_OFFSET,r._u1_m0ss_eco)

/*******************************************************************************
 * End of 'U1_M0SS_ECOr'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_127_96.
 */
#define READ_U1_M0SS_INTR_127_96r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_127_96r_OFFSET,r._u1_m0ss_intr_127_96)
#define WRITE_U1_M0SS_INTR_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_127_96r_OFFSET,r._u1_m0ss_intr_127_96)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_159_128.
 */
#define READ_U1_M0SS_INTR_159_128r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_159_128r_OFFSET,r._u1_m0ss_intr_159_128)
#define WRITE_U1_M0SS_INTR_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_159_128r_OFFSET,r._u1_m0ss_intr_159_128)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_191_160.
 */
#define READ_U1_M0SS_INTR_191_160r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_191_160r_OFFSET,r._u1_m0ss_intr_191_160)
#define WRITE_U1_M0SS_INTR_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_191_160r_OFFSET,r._u1_m0ss_intr_191_160)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_223_192.
 */
#define READ_U1_M0SS_INTR_223_192r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_223_192r_OFFSET,r._u1_m0ss_intr_223_192)
#define WRITE_U1_M0SS_INTR_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_223_192r_OFFSET,r._u1_m0ss_intr_223_192)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_255_224.
 */
#define READ_U1_M0SS_INTR_255_224r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_255_224r_OFFSET,r._u1_m0ss_intr_255_224)
#define WRITE_U1_M0SS_INTR_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_255_224r_OFFSET,r._u1_m0ss_intr_255_224)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_31_0.
 */
#define READ_U1_M0SS_INTR_31_0r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_31_0r_OFFSET,r._u1_m0ss_intr_31_0)
#define WRITE_U1_M0SS_INTR_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_31_0r_OFFSET,r._u1_m0ss_intr_31_0)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_63_32.
 */
#define READ_U1_M0SS_INTR_63_32r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_63_32r_OFFSET,r._u1_m0ss_intr_63_32)
#define WRITE_U1_M0SS_INTR_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_63_32r_OFFSET,r._u1_m0ss_intr_63_32)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_95_64.
 */
#define READ_U1_M0SS_INTR_95_64r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_95_64r_OFFSET,r._u1_m0ss_intr_95_64)
#define WRITE_U1_M0SS_INTR_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_95_64r_OFFSET,r._u1_m0ss_intr_95_64)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_CONTROL.
 */
#define READ_U1_M0SS_INTR_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_CONTROLr_OFFSET,r._u1_m0ss_intr_control)
#define WRITE_U1_M0SS_INTR_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_CONTROLr_OFFSET,r._u1_m0ss_intr_control)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_ENABLE.
 */
#define READ_U1_M0SS_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_ENABLEr_OFFSET,r._u1_m0ss_intr_enable)
#define WRITE_U1_M0SS_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_ENABLEr_OFFSET,r._u1_m0ss_intr_enable)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_MASK_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_MASK_127_96.
 */
#define READ_U1_M0SS_INTR_MASK_127_96r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_MASK_127_96r_OFFSET,r._u1_m0ss_intr_mask_127_96)
#define WRITE_U1_M0SS_INTR_MASK_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_MASK_127_96r_OFFSET,r._u1_m0ss_intr_mask_127_96)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_MASK_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_MASK_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_MASK_159_128.
 */
#define READ_U1_M0SS_INTR_MASK_159_128r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_MASK_159_128r_OFFSET,r._u1_m0ss_intr_mask_159_128)
#define WRITE_U1_M0SS_INTR_MASK_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_MASK_159_128r_OFFSET,r._u1_m0ss_intr_mask_159_128)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_MASK_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_MASK_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_MASK_191_160.
 */
#define READ_U1_M0SS_INTR_MASK_191_160r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_MASK_191_160r_OFFSET,r._u1_m0ss_intr_mask_191_160)
#define WRITE_U1_M0SS_INTR_MASK_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_MASK_191_160r_OFFSET,r._u1_m0ss_intr_mask_191_160)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_MASK_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_MASK_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_MASK_223_192.
 */
#define READ_U1_M0SS_INTR_MASK_223_192r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_MASK_223_192r_OFFSET,r._u1_m0ss_intr_mask_223_192)
#define WRITE_U1_M0SS_INTR_MASK_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_MASK_223_192r_OFFSET,r._u1_m0ss_intr_mask_223_192)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_MASK_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_MASK_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_MASK_255_224.
 */
#define READ_U1_M0SS_INTR_MASK_255_224r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_MASK_255_224r_OFFSET,r._u1_m0ss_intr_mask_255_224)
#define WRITE_U1_M0SS_INTR_MASK_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_MASK_255_224r_OFFSET,r._u1_m0ss_intr_mask_255_224)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_MASK_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_MASK_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_MASK_31_0.
 */
#define READ_U1_M0SS_INTR_MASK_31_0r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_MASK_31_0r_OFFSET,r._u1_m0ss_intr_mask_31_0)
#define WRITE_U1_M0SS_INTR_MASK_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_MASK_31_0r_OFFSET,r._u1_m0ss_intr_mask_31_0)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_MASK_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_MASK_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_MASK_63_32.
 */
#define READ_U1_M0SS_INTR_MASK_63_32r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_MASK_63_32r_OFFSET,r._u1_m0ss_intr_mask_63_32)
#define WRITE_U1_M0SS_INTR_MASK_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_MASK_63_32r_OFFSET,r._u1_m0ss_intr_mask_63_32)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_MASK_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_INTR_MASK_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_INTR_MASK_95_64.
 */
#define READ_U1_M0SS_INTR_MASK_95_64r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_INTR_MASK_95_64r_OFFSET,r._u1_m0ss_intr_mask_95_64)
#define WRITE_U1_M0SS_INTR_MASK_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_INTR_MASK_95_64r_OFFSET,r._u1_m0ss_intr_mask_95_64)

/*******************************************************************************
 * End of 'U1_M0SS_INTR_MASK_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_RAW_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_RAW_INTR_127_96.
 */
#define READ_U1_M0SS_RAW_INTR_127_96r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_RAW_INTR_127_96r_OFFSET,r._u1_m0ss_raw_intr_127_96)
#define WRITE_U1_M0SS_RAW_INTR_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_RAW_INTR_127_96r_OFFSET,r._u1_m0ss_raw_intr_127_96)

/*******************************************************************************
 * End of 'U1_M0SS_RAW_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_RAW_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_RAW_INTR_159_128.
 */
#define READ_U1_M0SS_RAW_INTR_159_128r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_RAW_INTR_159_128r_OFFSET,r._u1_m0ss_raw_intr_159_128)
#define WRITE_U1_M0SS_RAW_INTR_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_RAW_INTR_159_128r_OFFSET,r._u1_m0ss_raw_intr_159_128)

/*******************************************************************************
 * End of 'U1_M0SS_RAW_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_RAW_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_RAW_INTR_191_160.
 */
#define READ_U1_M0SS_RAW_INTR_191_160r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_RAW_INTR_191_160r_OFFSET,r._u1_m0ss_raw_intr_191_160)
#define WRITE_U1_M0SS_RAW_INTR_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_RAW_INTR_191_160r_OFFSET,r._u1_m0ss_raw_intr_191_160)

/*******************************************************************************
 * End of 'U1_M0SS_RAW_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_RAW_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_RAW_INTR_223_192.
 */
#define READ_U1_M0SS_RAW_INTR_223_192r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_RAW_INTR_223_192r_OFFSET,r._u1_m0ss_raw_intr_223_192)
#define WRITE_U1_M0SS_RAW_INTR_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_RAW_INTR_223_192r_OFFSET,r._u1_m0ss_raw_intr_223_192)

/*******************************************************************************
 * End of 'U1_M0SS_RAW_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_RAW_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_RAW_INTR_255_224.
 */
#define READ_U1_M0SS_RAW_INTR_255_224r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_RAW_INTR_255_224r_OFFSET,r._u1_m0ss_raw_intr_255_224)
#define WRITE_U1_M0SS_RAW_INTR_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_RAW_INTR_255_224r_OFFSET,r._u1_m0ss_raw_intr_255_224)

/*******************************************************************************
 * End of 'U1_M0SS_RAW_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_RAW_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_RAW_INTR_31_0.
 */
#define READ_U1_M0SS_RAW_INTR_31_0r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_RAW_INTR_31_0r_OFFSET,r._u1_m0ss_raw_intr_31_0)
#define WRITE_U1_M0SS_RAW_INTR_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_RAW_INTR_31_0r_OFFSET,r._u1_m0ss_raw_intr_31_0)

/*******************************************************************************
 * End of 'U1_M0SS_RAW_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_RAW_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_RAW_INTR_63_32.
 */
#define READ_U1_M0SS_RAW_INTR_63_32r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_RAW_INTR_63_32r_OFFSET,r._u1_m0ss_raw_intr_63_32)
#define WRITE_U1_M0SS_RAW_INTR_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_RAW_INTR_63_32r_OFFSET,r._u1_m0ss_raw_intr_63_32)

/*******************************************************************************
 * End of 'U1_M0SS_RAW_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_RAW_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_RAW_INTR_95_64.
 */
#define READ_U1_M0SS_RAW_INTR_95_64r(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_RAW_INTR_95_64r_OFFSET,r._u1_m0ss_raw_intr_95_64)
#define WRITE_U1_M0SS_RAW_INTR_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_RAW_INTR_95_64r_OFFSET,r._u1_m0ss_raw_intr_95_64)

/*******************************************************************************
 * End of 'U1_M0SS_RAW_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_STATUS.
 */
#define READ_U1_M0SS_STATUSr(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_STATUSr_OFFSET,r._u1_m0ss_status)
#define WRITE_U1_M0SS_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_STATUSr_OFFSET,r._u1_m0ss_status)

/*******************************************************************************
 * End of 'U1_M0SS_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u1_M0SS_TCM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_M0SS_TCM_CTRL.
 */
#define READ_U1_M0SS_TCM_CTRLr(u,r) BCMDRD_IPROC_READ(u,U1_M0SS_TCM_CTRLr_OFFSET,r._u1_m0ss_tcm_ctrl)
#define WRITE_U1_M0SS_TCM_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U1_M0SS_TCM_CTRLr_OFFSET,r._u1_m0ss_tcm_ctrl)

/*******************************************************************************
 * End of 'U1_M0SS_TCM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u1_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_SW_PROG_INTR_CLR.
 */
#define READ_U1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,U1_SW_PROG_INTR_CLRr_OFFSET,r._u1_sw_prog_intr_clr)
#define WRITE_U1_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,U1_SW_PROG_INTR_CLRr_OFFSET,r._u1_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'U1_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  u1_SW_PROG_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_SW_PROG_INTR_ENABLE.
 */
#define READ_U1_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,U1_SW_PROG_INTR_ENABLEr_OFFSET,r._u1_sw_prog_intr_enable)
#define WRITE_U1_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,U1_SW_PROG_INTR_ENABLEr_OFFSET,r._u1_sw_prog_intr_enable)

/*******************************************************************************
 * End of 'U1_SW_PROG_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  u1_SW_PROG_INTR_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_SW_PROG_INTR_RAW_STATUS.
 */
#define READ_U1_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_READ(u,U1_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._u1_sw_prog_intr_raw_status)
#define WRITE_U1_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U1_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._u1_sw_prog_intr_raw_status)

/*******************************************************************************
 * End of 'U1_SW_PROG_INTR_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u1_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_SW_PROG_INTR_SET.
 */
#define READ_U1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,U1_SW_PROG_INTR_SETr_OFFSET,r._u1_sw_prog_intr_set)
#define WRITE_U1_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,U1_SW_PROG_INTR_SETr_OFFSET,r._u1_sw_prog_intr_set)

/*******************************************************************************
 * End of 'U1_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  u1_SW_PROG_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u1_SW_PROG_INTR_STATUS.
 */
#define READ_U1_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,U1_SW_PROG_INTR_STATUSr_OFFSET,r._u1_sw_prog_intr_status)
#define WRITE_U1_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U1_SW_PROG_INTR_STATUSr_OFFSET,r._u1_sw_prog_intr_status)

/*******************************************************************************
 * End of 'U1_SW_PROG_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_CONTROL.
 */
#define READ_U2_M0SS_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_CONTROLr_OFFSET,r._u2_m0ss_control)
#define WRITE_U2_M0SS_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_CONTROLr_OFFSET,r._u2_m0ss_control)

/*******************************************************************************
 * End of 'U2_M0SS_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_DEBUG_CONTROL.
 */
#define READ_U2_M0SS_DEBUG_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_DEBUG_CONTROLr_OFFSET,r._u2_m0ss_debug_control)
#define WRITE_U2_M0SS_DEBUG_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_DEBUG_CONTROLr_OFFSET,r._u2_m0ss_debug_control)

/*******************************************************************************
 * End of 'U2_M0SS_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_ECC_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_ECC_CTRL.
 */
#define READ_U2_M0SS_ECC_CTRLr(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_ECC_CTRLr_OFFSET,r._u2_m0ss_ecc_ctrl)
#define WRITE_U2_M0SS_ECC_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_ECC_CTRLr_OFFSET,r._u2_m0ss_ecc_ctrl)

/*******************************************************************************
 * End of 'U2_M0SS_ECC_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_ECC_STATUS.
 */
#define READ_U2_M0SS_ECC_STATUSr(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_ECC_STATUSr_OFFSET,r._u2_m0ss_ecc_status)
#define WRITE_U2_M0SS_ECC_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_ECC_STATUSr_OFFSET,r._u2_m0ss_ecc_status)

/*******************************************************************************
 * End of 'U2_M0SS_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_ECO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_ECO.
 */
#define READ_U2_M0SS_ECOr(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_ECOr_OFFSET,r._u2_m0ss_eco)
#define WRITE_U2_M0SS_ECOr(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_ECOr_OFFSET,r._u2_m0ss_eco)

/*******************************************************************************
 * End of 'U2_M0SS_ECOr'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_127_96.
 */
#define READ_U2_M0SS_INTR_127_96r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_127_96r_OFFSET,r._u2_m0ss_intr_127_96)
#define WRITE_U2_M0SS_INTR_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_127_96r_OFFSET,r._u2_m0ss_intr_127_96)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_159_128.
 */
#define READ_U2_M0SS_INTR_159_128r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_159_128r_OFFSET,r._u2_m0ss_intr_159_128)
#define WRITE_U2_M0SS_INTR_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_159_128r_OFFSET,r._u2_m0ss_intr_159_128)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_191_160.
 */
#define READ_U2_M0SS_INTR_191_160r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_191_160r_OFFSET,r._u2_m0ss_intr_191_160)
#define WRITE_U2_M0SS_INTR_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_191_160r_OFFSET,r._u2_m0ss_intr_191_160)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_223_192.
 */
#define READ_U2_M0SS_INTR_223_192r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_223_192r_OFFSET,r._u2_m0ss_intr_223_192)
#define WRITE_U2_M0SS_INTR_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_223_192r_OFFSET,r._u2_m0ss_intr_223_192)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_255_224.
 */
#define READ_U2_M0SS_INTR_255_224r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_255_224r_OFFSET,r._u2_m0ss_intr_255_224)
#define WRITE_U2_M0SS_INTR_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_255_224r_OFFSET,r._u2_m0ss_intr_255_224)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_31_0.
 */
#define READ_U2_M0SS_INTR_31_0r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_31_0r_OFFSET,r._u2_m0ss_intr_31_0)
#define WRITE_U2_M0SS_INTR_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_31_0r_OFFSET,r._u2_m0ss_intr_31_0)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_63_32.
 */
#define READ_U2_M0SS_INTR_63_32r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_63_32r_OFFSET,r._u2_m0ss_intr_63_32)
#define WRITE_U2_M0SS_INTR_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_63_32r_OFFSET,r._u2_m0ss_intr_63_32)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_95_64.
 */
#define READ_U2_M0SS_INTR_95_64r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_95_64r_OFFSET,r._u2_m0ss_intr_95_64)
#define WRITE_U2_M0SS_INTR_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_95_64r_OFFSET,r._u2_m0ss_intr_95_64)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_CONTROL.
 */
#define READ_U2_M0SS_INTR_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_CONTROLr_OFFSET,r._u2_m0ss_intr_control)
#define WRITE_U2_M0SS_INTR_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_CONTROLr_OFFSET,r._u2_m0ss_intr_control)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_ENABLE.
 */
#define READ_U2_M0SS_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_ENABLEr_OFFSET,r._u2_m0ss_intr_enable)
#define WRITE_U2_M0SS_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_ENABLEr_OFFSET,r._u2_m0ss_intr_enable)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_MASK_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_MASK_127_96.
 */
#define READ_U2_M0SS_INTR_MASK_127_96r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_MASK_127_96r_OFFSET,r._u2_m0ss_intr_mask_127_96)
#define WRITE_U2_M0SS_INTR_MASK_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_MASK_127_96r_OFFSET,r._u2_m0ss_intr_mask_127_96)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_MASK_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_MASK_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_MASK_159_128.
 */
#define READ_U2_M0SS_INTR_MASK_159_128r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_MASK_159_128r_OFFSET,r._u2_m0ss_intr_mask_159_128)
#define WRITE_U2_M0SS_INTR_MASK_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_MASK_159_128r_OFFSET,r._u2_m0ss_intr_mask_159_128)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_MASK_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_MASK_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_MASK_191_160.
 */
#define READ_U2_M0SS_INTR_MASK_191_160r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_MASK_191_160r_OFFSET,r._u2_m0ss_intr_mask_191_160)
#define WRITE_U2_M0SS_INTR_MASK_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_MASK_191_160r_OFFSET,r._u2_m0ss_intr_mask_191_160)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_MASK_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_MASK_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_MASK_223_192.
 */
#define READ_U2_M0SS_INTR_MASK_223_192r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_MASK_223_192r_OFFSET,r._u2_m0ss_intr_mask_223_192)
#define WRITE_U2_M0SS_INTR_MASK_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_MASK_223_192r_OFFSET,r._u2_m0ss_intr_mask_223_192)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_MASK_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_MASK_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_MASK_255_224.
 */
#define READ_U2_M0SS_INTR_MASK_255_224r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_MASK_255_224r_OFFSET,r._u2_m0ss_intr_mask_255_224)
#define WRITE_U2_M0SS_INTR_MASK_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_MASK_255_224r_OFFSET,r._u2_m0ss_intr_mask_255_224)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_MASK_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_MASK_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_MASK_31_0.
 */
#define READ_U2_M0SS_INTR_MASK_31_0r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_MASK_31_0r_OFFSET,r._u2_m0ss_intr_mask_31_0)
#define WRITE_U2_M0SS_INTR_MASK_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_MASK_31_0r_OFFSET,r._u2_m0ss_intr_mask_31_0)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_MASK_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_MASK_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_MASK_63_32.
 */
#define READ_U2_M0SS_INTR_MASK_63_32r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_MASK_63_32r_OFFSET,r._u2_m0ss_intr_mask_63_32)
#define WRITE_U2_M0SS_INTR_MASK_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_MASK_63_32r_OFFSET,r._u2_m0ss_intr_mask_63_32)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_MASK_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_INTR_MASK_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_INTR_MASK_95_64.
 */
#define READ_U2_M0SS_INTR_MASK_95_64r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_INTR_MASK_95_64r_OFFSET,r._u2_m0ss_intr_mask_95_64)
#define WRITE_U2_M0SS_INTR_MASK_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_INTR_MASK_95_64r_OFFSET,r._u2_m0ss_intr_mask_95_64)

/*******************************************************************************
 * End of 'U2_M0SS_INTR_MASK_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_RAW_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_RAW_INTR_127_96.
 */
#define READ_U2_M0SS_RAW_INTR_127_96r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_RAW_INTR_127_96r_OFFSET,r._u2_m0ss_raw_intr_127_96)
#define WRITE_U2_M0SS_RAW_INTR_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_RAW_INTR_127_96r_OFFSET,r._u2_m0ss_raw_intr_127_96)

/*******************************************************************************
 * End of 'U2_M0SS_RAW_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_RAW_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_RAW_INTR_159_128.
 */
#define READ_U2_M0SS_RAW_INTR_159_128r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_RAW_INTR_159_128r_OFFSET,r._u2_m0ss_raw_intr_159_128)
#define WRITE_U2_M0SS_RAW_INTR_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_RAW_INTR_159_128r_OFFSET,r._u2_m0ss_raw_intr_159_128)

/*******************************************************************************
 * End of 'U2_M0SS_RAW_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_RAW_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_RAW_INTR_191_160.
 */
#define READ_U2_M0SS_RAW_INTR_191_160r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_RAW_INTR_191_160r_OFFSET,r._u2_m0ss_raw_intr_191_160)
#define WRITE_U2_M0SS_RAW_INTR_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_RAW_INTR_191_160r_OFFSET,r._u2_m0ss_raw_intr_191_160)

/*******************************************************************************
 * End of 'U2_M0SS_RAW_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_RAW_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_RAW_INTR_223_192.
 */
#define READ_U2_M0SS_RAW_INTR_223_192r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_RAW_INTR_223_192r_OFFSET,r._u2_m0ss_raw_intr_223_192)
#define WRITE_U2_M0SS_RAW_INTR_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_RAW_INTR_223_192r_OFFSET,r._u2_m0ss_raw_intr_223_192)

/*******************************************************************************
 * End of 'U2_M0SS_RAW_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_RAW_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_RAW_INTR_255_224.
 */
#define READ_U2_M0SS_RAW_INTR_255_224r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_RAW_INTR_255_224r_OFFSET,r._u2_m0ss_raw_intr_255_224)
#define WRITE_U2_M0SS_RAW_INTR_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_RAW_INTR_255_224r_OFFSET,r._u2_m0ss_raw_intr_255_224)

/*******************************************************************************
 * End of 'U2_M0SS_RAW_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_RAW_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_RAW_INTR_31_0.
 */
#define READ_U2_M0SS_RAW_INTR_31_0r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_RAW_INTR_31_0r_OFFSET,r._u2_m0ss_raw_intr_31_0)
#define WRITE_U2_M0SS_RAW_INTR_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_RAW_INTR_31_0r_OFFSET,r._u2_m0ss_raw_intr_31_0)

/*******************************************************************************
 * End of 'U2_M0SS_RAW_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_RAW_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_RAW_INTR_63_32.
 */
#define READ_U2_M0SS_RAW_INTR_63_32r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_RAW_INTR_63_32r_OFFSET,r._u2_m0ss_raw_intr_63_32)
#define WRITE_U2_M0SS_RAW_INTR_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_RAW_INTR_63_32r_OFFSET,r._u2_m0ss_raw_intr_63_32)

/*******************************************************************************
 * End of 'U2_M0SS_RAW_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_RAW_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_RAW_INTR_95_64.
 */
#define READ_U2_M0SS_RAW_INTR_95_64r(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_RAW_INTR_95_64r_OFFSET,r._u2_m0ss_raw_intr_95_64)
#define WRITE_U2_M0SS_RAW_INTR_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_RAW_INTR_95_64r_OFFSET,r._u2_m0ss_raw_intr_95_64)

/*******************************************************************************
 * End of 'U2_M0SS_RAW_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_STATUS.
 */
#define READ_U2_M0SS_STATUSr(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_STATUSr_OFFSET,r._u2_m0ss_status)
#define WRITE_U2_M0SS_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_STATUSr_OFFSET,r._u2_m0ss_status)

/*******************************************************************************
 * End of 'U2_M0SS_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u2_M0SS_TCM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_M0SS_TCM_CTRL.
 */
#define READ_U2_M0SS_TCM_CTRLr(u,r) BCMDRD_IPROC_READ(u,U2_M0SS_TCM_CTRLr_OFFSET,r._u2_m0ss_tcm_ctrl)
#define WRITE_U2_M0SS_TCM_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U2_M0SS_TCM_CTRLr_OFFSET,r._u2_m0ss_tcm_ctrl)

/*******************************************************************************
 * End of 'U2_M0SS_TCM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u2_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_SW_PROG_INTR_CLR.
 */
#define READ_U2_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,U2_SW_PROG_INTR_CLRr_OFFSET,r._u2_sw_prog_intr_clr)
#define WRITE_U2_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,U2_SW_PROG_INTR_CLRr_OFFSET,r._u2_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'U2_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  u2_SW_PROG_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_SW_PROG_INTR_ENABLE.
 */
#define READ_U2_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,U2_SW_PROG_INTR_ENABLEr_OFFSET,r._u2_sw_prog_intr_enable)
#define WRITE_U2_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,U2_SW_PROG_INTR_ENABLEr_OFFSET,r._u2_sw_prog_intr_enable)

/*******************************************************************************
 * End of 'U2_SW_PROG_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  u2_SW_PROG_INTR_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_SW_PROG_INTR_RAW_STATUS.
 */
#define READ_U2_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_READ(u,U2_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._u2_sw_prog_intr_raw_status)
#define WRITE_U2_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U2_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._u2_sw_prog_intr_raw_status)

/*******************************************************************************
 * End of 'U2_SW_PROG_INTR_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u2_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_SW_PROG_INTR_SET.
 */
#define READ_U2_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,U2_SW_PROG_INTR_SETr_OFFSET,r._u2_sw_prog_intr_set)
#define WRITE_U2_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,U2_SW_PROG_INTR_SETr_OFFSET,r._u2_sw_prog_intr_set)

/*******************************************************************************
 * End of 'U2_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  u2_SW_PROG_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u2_SW_PROG_INTR_STATUS.
 */
#define READ_U2_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,U2_SW_PROG_INTR_STATUSr_OFFSET,r._u2_sw_prog_intr_status)
#define WRITE_U2_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U2_SW_PROG_INTR_STATUSr_OFFSET,r._u2_sw_prog_intr_status)

/*******************************************************************************
 * End of 'U2_SW_PROG_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_CONTROL.
 */
#define READ_U3_M0SS_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_CONTROLr_OFFSET,r._u3_m0ss_control)
#define WRITE_U3_M0SS_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_CONTROLr_OFFSET,r._u3_m0ss_control)

/*******************************************************************************
 * End of 'U3_M0SS_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_DEBUG_CONTROL.
 */
#define READ_U3_M0SS_DEBUG_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_DEBUG_CONTROLr_OFFSET,r._u3_m0ss_debug_control)
#define WRITE_U3_M0SS_DEBUG_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_DEBUG_CONTROLr_OFFSET,r._u3_m0ss_debug_control)

/*******************************************************************************
 * End of 'U3_M0SS_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_ECC_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_ECC_CTRL.
 */
#define READ_U3_M0SS_ECC_CTRLr(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_ECC_CTRLr_OFFSET,r._u3_m0ss_ecc_ctrl)
#define WRITE_U3_M0SS_ECC_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_ECC_CTRLr_OFFSET,r._u3_m0ss_ecc_ctrl)

/*******************************************************************************
 * End of 'U3_M0SS_ECC_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_ECC_STATUS.
 */
#define READ_U3_M0SS_ECC_STATUSr(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_ECC_STATUSr_OFFSET,r._u3_m0ss_ecc_status)
#define WRITE_U3_M0SS_ECC_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_ECC_STATUSr_OFFSET,r._u3_m0ss_ecc_status)

/*******************************************************************************
 * End of 'U3_M0SS_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_ECO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_ECO.
 */
#define READ_U3_M0SS_ECOr(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_ECOr_OFFSET,r._u3_m0ss_eco)
#define WRITE_U3_M0SS_ECOr(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_ECOr_OFFSET,r._u3_m0ss_eco)

/*******************************************************************************
 * End of 'U3_M0SS_ECOr'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_127_96.
 */
#define READ_U3_M0SS_INTR_127_96r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_127_96r_OFFSET,r._u3_m0ss_intr_127_96)
#define WRITE_U3_M0SS_INTR_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_127_96r_OFFSET,r._u3_m0ss_intr_127_96)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_159_128.
 */
#define READ_U3_M0SS_INTR_159_128r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_159_128r_OFFSET,r._u3_m0ss_intr_159_128)
#define WRITE_U3_M0SS_INTR_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_159_128r_OFFSET,r._u3_m0ss_intr_159_128)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_191_160.
 */
#define READ_U3_M0SS_INTR_191_160r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_191_160r_OFFSET,r._u3_m0ss_intr_191_160)
#define WRITE_U3_M0SS_INTR_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_191_160r_OFFSET,r._u3_m0ss_intr_191_160)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_223_192.
 */
#define READ_U3_M0SS_INTR_223_192r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_223_192r_OFFSET,r._u3_m0ss_intr_223_192)
#define WRITE_U3_M0SS_INTR_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_223_192r_OFFSET,r._u3_m0ss_intr_223_192)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_255_224.
 */
#define READ_U3_M0SS_INTR_255_224r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_255_224r_OFFSET,r._u3_m0ss_intr_255_224)
#define WRITE_U3_M0SS_INTR_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_255_224r_OFFSET,r._u3_m0ss_intr_255_224)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_31_0.
 */
#define READ_U3_M0SS_INTR_31_0r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_31_0r_OFFSET,r._u3_m0ss_intr_31_0)
#define WRITE_U3_M0SS_INTR_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_31_0r_OFFSET,r._u3_m0ss_intr_31_0)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_63_32.
 */
#define READ_U3_M0SS_INTR_63_32r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_63_32r_OFFSET,r._u3_m0ss_intr_63_32)
#define WRITE_U3_M0SS_INTR_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_63_32r_OFFSET,r._u3_m0ss_intr_63_32)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_95_64.
 */
#define READ_U3_M0SS_INTR_95_64r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_95_64r_OFFSET,r._u3_m0ss_intr_95_64)
#define WRITE_U3_M0SS_INTR_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_95_64r_OFFSET,r._u3_m0ss_intr_95_64)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_CONTROL.
 */
#define READ_U3_M0SS_INTR_CONTROLr(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_CONTROLr_OFFSET,r._u3_m0ss_intr_control)
#define WRITE_U3_M0SS_INTR_CONTROLr(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_CONTROLr_OFFSET,r._u3_m0ss_intr_control)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_ENABLE.
 */
#define READ_U3_M0SS_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_ENABLEr_OFFSET,r._u3_m0ss_intr_enable)
#define WRITE_U3_M0SS_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_ENABLEr_OFFSET,r._u3_m0ss_intr_enable)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_MASK_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_MASK_127_96.
 */
#define READ_U3_M0SS_INTR_MASK_127_96r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_MASK_127_96r_OFFSET,r._u3_m0ss_intr_mask_127_96)
#define WRITE_U3_M0SS_INTR_MASK_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_MASK_127_96r_OFFSET,r._u3_m0ss_intr_mask_127_96)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_MASK_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_MASK_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_MASK_159_128.
 */
#define READ_U3_M0SS_INTR_MASK_159_128r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_MASK_159_128r_OFFSET,r._u3_m0ss_intr_mask_159_128)
#define WRITE_U3_M0SS_INTR_MASK_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_MASK_159_128r_OFFSET,r._u3_m0ss_intr_mask_159_128)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_MASK_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_MASK_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_MASK_191_160.
 */
#define READ_U3_M0SS_INTR_MASK_191_160r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_MASK_191_160r_OFFSET,r._u3_m0ss_intr_mask_191_160)
#define WRITE_U3_M0SS_INTR_MASK_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_MASK_191_160r_OFFSET,r._u3_m0ss_intr_mask_191_160)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_MASK_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_MASK_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_MASK_223_192.
 */
#define READ_U3_M0SS_INTR_MASK_223_192r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_MASK_223_192r_OFFSET,r._u3_m0ss_intr_mask_223_192)
#define WRITE_U3_M0SS_INTR_MASK_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_MASK_223_192r_OFFSET,r._u3_m0ss_intr_mask_223_192)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_MASK_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_MASK_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_MASK_255_224.
 */
#define READ_U3_M0SS_INTR_MASK_255_224r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_MASK_255_224r_OFFSET,r._u3_m0ss_intr_mask_255_224)
#define WRITE_U3_M0SS_INTR_MASK_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_MASK_255_224r_OFFSET,r._u3_m0ss_intr_mask_255_224)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_MASK_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_MASK_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_MASK_31_0.
 */
#define READ_U3_M0SS_INTR_MASK_31_0r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_MASK_31_0r_OFFSET,r._u3_m0ss_intr_mask_31_0)
#define WRITE_U3_M0SS_INTR_MASK_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_MASK_31_0r_OFFSET,r._u3_m0ss_intr_mask_31_0)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_MASK_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_MASK_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_MASK_63_32.
 */
#define READ_U3_M0SS_INTR_MASK_63_32r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_MASK_63_32r_OFFSET,r._u3_m0ss_intr_mask_63_32)
#define WRITE_U3_M0SS_INTR_MASK_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_MASK_63_32r_OFFSET,r._u3_m0ss_intr_mask_63_32)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_MASK_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_INTR_MASK_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_INTR_MASK_95_64.
 */
#define READ_U3_M0SS_INTR_MASK_95_64r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_INTR_MASK_95_64r_OFFSET,r._u3_m0ss_intr_mask_95_64)
#define WRITE_U3_M0SS_INTR_MASK_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_INTR_MASK_95_64r_OFFSET,r._u3_m0ss_intr_mask_95_64)

/*******************************************************************************
 * End of 'U3_M0SS_INTR_MASK_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_RAW_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_RAW_INTR_127_96.
 */
#define READ_U3_M0SS_RAW_INTR_127_96r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_RAW_INTR_127_96r_OFFSET,r._u3_m0ss_raw_intr_127_96)
#define WRITE_U3_M0SS_RAW_INTR_127_96r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_RAW_INTR_127_96r_OFFSET,r._u3_m0ss_raw_intr_127_96)

/*******************************************************************************
 * End of 'U3_M0SS_RAW_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_RAW_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_RAW_INTR_159_128.
 */
#define READ_U3_M0SS_RAW_INTR_159_128r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_RAW_INTR_159_128r_OFFSET,r._u3_m0ss_raw_intr_159_128)
#define WRITE_U3_M0SS_RAW_INTR_159_128r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_RAW_INTR_159_128r_OFFSET,r._u3_m0ss_raw_intr_159_128)

/*******************************************************************************
 * End of 'U3_M0SS_RAW_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_RAW_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_RAW_INTR_191_160.
 */
#define READ_U3_M0SS_RAW_INTR_191_160r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_RAW_INTR_191_160r_OFFSET,r._u3_m0ss_raw_intr_191_160)
#define WRITE_U3_M0SS_RAW_INTR_191_160r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_RAW_INTR_191_160r_OFFSET,r._u3_m0ss_raw_intr_191_160)

/*******************************************************************************
 * End of 'U3_M0SS_RAW_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_RAW_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_RAW_INTR_223_192.
 */
#define READ_U3_M0SS_RAW_INTR_223_192r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_RAW_INTR_223_192r_OFFSET,r._u3_m0ss_raw_intr_223_192)
#define WRITE_U3_M0SS_RAW_INTR_223_192r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_RAW_INTR_223_192r_OFFSET,r._u3_m0ss_raw_intr_223_192)

/*******************************************************************************
 * End of 'U3_M0SS_RAW_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_RAW_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_RAW_INTR_255_224.
 */
#define READ_U3_M0SS_RAW_INTR_255_224r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_RAW_INTR_255_224r_OFFSET,r._u3_m0ss_raw_intr_255_224)
#define WRITE_U3_M0SS_RAW_INTR_255_224r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_RAW_INTR_255_224r_OFFSET,r._u3_m0ss_raw_intr_255_224)

/*******************************************************************************
 * End of 'U3_M0SS_RAW_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_RAW_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_RAW_INTR_31_0.
 */
#define READ_U3_M0SS_RAW_INTR_31_0r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_RAW_INTR_31_0r_OFFSET,r._u3_m0ss_raw_intr_31_0)
#define WRITE_U3_M0SS_RAW_INTR_31_0r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_RAW_INTR_31_0r_OFFSET,r._u3_m0ss_raw_intr_31_0)

/*******************************************************************************
 * End of 'U3_M0SS_RAW_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_RAW_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_RAW_INTR_63_32.
 */
#define READ_U3_M0SS_RAW_INTR_63_32r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_RAW_INTR_63_32r_OFFSET,r._u3_m0ss_raw_intr_63_32)
#define WRITE_U3_M0SS_RAW_INTR_63_32r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_RAW_INTR_63_32r_OFFSET,r._u3_m0ss_raw_intr_63_32)

/*******************************************************************************
 * End of 'U3_M0SS_RAW_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_RAW_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_RAW_INTR_95_64.
 */
#define READ_U3_M0SS_RAW_INTR_95_64r(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_RAW_INTR_95_64r_OFFSET,r._u3_m0ss_raw_intr_95_64)
#define WRITE_U3_M0SS_RAW_INTR_95_64r(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_RAW_INTR_95_64r_OFFSET,r._u3_m0ss_raw_intr_95_64)

/*******************************************************************************
 * End of 'U3_M0SS_RAW_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_STATUS.
 */
#define READ_U3_M0SS_STATUSr(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_STATUSr_OFFSET,r._u3_m0ss_status)
#define WRITE_U3_M0SS_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_STATUSr_OFFSET,r._u3_m0ss_status)

/*******************************************************************************
 * End of 'U3_M0SS_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u3_M0SS_TCM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_M0SS_TCM_CTRL.
 */
#define READ_U3_M0SS_TCM_CTRLr(u,r) BCMDRD_IPROC_READ(u,U3_M0SS_TCM_CTRLr_OFFSET,r._u3_m0ss_tcm_ctrl)
#define WRITE_U3_M0SS_TCM_CTRLr(u,r) BCMDRD_IPROC_WRITE(u,U3_M0SS_TCM_CTRLr_OFFSET,r._u3_m0ss_tcm_ctrl)

/*******************************************************************************
 * End of 'U3_M0SS_TCM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  u3_SW_PROG_INTR_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_SW_PROG_INTR_CLR.
 */
#define READ_U3_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_READ(u,U3_SW_PROG_INTR_CLRr_OFFSET,r._u3_sw_prog_intr_clr)
#define WRITE_U3_SW_PROG_INTR_CLRr(u,r) BCMDRD_IPROC_WRITE(u,U3_SW_PROG_INTR_CLRr_OFFSET,r._u3_sw_prog_intr_clr)

/*******************************************************************************
 * End of 'U3_SW_PROG_INTR_CLRr'
 */




/*******************************************************************************
 * REGISTER:  u3_SW_PROG_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_SW_PROG_INTR_ENABLE.
 */
#define READ_U3_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_READ(u,U3_SW_PROG_INTR_ENABLEr_OFFSET,r._u3_sw_prog_intr_enable)
#define WRITE_U3_SW_PROG_INTR_ENABLEr(u,r) BCMDRD_IPROC_WRITE(u,U3_SW_PROG_INTR_ENABLEr_OFFSET,r._u3_sw_prog_intr_enable)

/*******************************************************************************
 * End of 'U3_SW_PROG_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  u3_SW_PROG_INTR_RAW_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_SW_PROG_INTR_RAW_STATUS.
 */
#define READ_U3_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_READ(u,U3_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._u3_sw_prog_intr_raw_status)
#define WRITE_U3_SW_PROG_INTR_RAW_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U3_SW_PROG_INTR_RAW_STATUSr_OFFSET,r._u3_sw_prog_intr_raw_status)

/*******************************************************************************
 * End of 'U3_SW_PROG_INTR_RAW_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  u3_SW_PROG_INTR_SET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_SW_PROG_INTR_SET.
 */
#define READ_U3_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_READ(u,U3_SW_PROG_INTR_SETr_OFFSET,r._u3_sw_prog_intr_set)
#define WRITE_U3_SW_PROG_INTR_SETr(u,r) BCMDRD_IPROC_WRITE(u,U3_SW_PROG_INTR_SETr_OFFSET,r._u3_sw_prog_intr_set)

/*******************************************************************************
 * End of 'U3_SW_PROG_INTR_SETr'
 */




/*******************************************************************************
 * REGISTER:  u3_SW_PROG_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access u3_SW_PROG_INTR_STATUS.
 */
#define READ_U3_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_READ(u,U3_SW_PROG_INTR_STATUSr_OFFSET,r._u3_sw_prog_intr_status)
#define WRITE_U3_SW_PROG_INTR_STATUSr(u,r) BCMDRD_IPROC_WRITE(u,U3_SW_PROG_INTR_STATUSr_OFFSET,r._u3_sw_prog_intr_status)

/*******************************************************************************
 * End of 'U3_SW_PROG_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_CONTROL.
 */
#define READ_UC_M0SS_CONTROLr(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_CONTROLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_control)
#define WRITE_UC_M0SS_CONTROLr(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_CONTROLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_control)

/*******************************************************************************
 * End of 'UC_M0SS_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_DEBUG_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_DEBUG_CONTROL.
 */
#define READ_UC_M0SS_DEBUG_CONTROLr(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_DEBUG_CONTROLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_debug_control)
#define WRITE_UC_M0SS_DEBUG_CONTROLr(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_DEBUG_CONTROLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_debug_control)

/*******************************************************************************
 * End of 'UC_M0SS_DEBUG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_ECC_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_ECC_CTRL.
 */
#define READ_UC_M0SS_ECC_CTRLr(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_ECC_CTRLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_ecc_ctrl)
#define WRITE_UC_M0SS_ECC_CTRLr(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_ECC_CTRLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_ecc_ctrl)

/*******************************************************************************
 * End of 'UC_M0SS_ECC_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_ECC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_ECC_STATUS.
 */
#define READ_UC_M0SS_ECC_STATUSr(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_ECC_STATUSr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_ecc_status)
#define WRITE_UC_M0SS_ECC_STATUSr(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_ECC_STATUSr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_ecc_status)

/*******************************************************************************
 * End of 'UC_M0SS_ECC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_ECO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_ECO.
 */
#define READ_UC_M0SS_ECOr(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_ECOr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_eco)
#define WRITE_UC_M0SS_ECOr(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_ECOr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_eco)

/*******************************************************************************
 * End of 'UC_M0SS_ECOr'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_127_96.
 */
#define READ_UC_M0SS_INTR_127_96r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_127_96r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_127_96)
#define WRITE_UC_M0SS_INTR_127_96r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_127_96r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_127_96)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_159_128.
 */
#define READ_UC_M0SS_INTR_159_128r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_159_128r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_159_128)
#define WRITE_UC_M0SS_INTR_159_128r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_159_128r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_159_128)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_191_160.
 */
#define READ_UC_M0SS_INTR_191_160r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_191_160r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_191_160)
#define WRITE_UC_M0SS_INTR_191_160r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_191_160r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_191_160)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_223_192.
 */
#define READ_UC_M0SS_INTR_223_192r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_223_192r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_223_192)
#define WRITE_UC_M0SS_INTR_223_192r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_223_192r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_223_192)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_255_224.
 */
#define READ_UC_M0SS_INTR_255_224r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_255_224r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_255_224)
#define WRITE_UC_M0SS_INTR_255_224r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_255_224r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_255_224)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_31_0.
 */
#define READ_UC_M0SS_INTR_31_0r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_31_0r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_31_0)
#define WRITE_UC_M0SS_INTR_31_0r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_31_0r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_31_0)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_63_32.
 */
#define READ_UC_M0SS_INTR_63_32r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_63_32r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_63_32)
#define WRITE_UC_M0SS_INTR_63_32r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_63_32r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_63_32)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_95_64.
 */
#define READ_UC_M0SS_INTR_95_64r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_95_64r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_95_64)
#define WRITE_UC_M0SS_INTR_95_64r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_95_64r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_95_64)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_CONTROL.
 */
#define READ_UC_M0SS_INTR_CONTROLr(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_CONTROLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_control)
#define WRITE_UC_M0SS_INTR_CONTROLr(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_CONTROLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_control)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_ENABLE.
 */
#define READ_UC_M0SS_INTR_ENABLEr(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_ENABLEr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_enable)
#define WRITE_UC_M0SS_INTR_ENABLEr(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_ENABLEr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_enable)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_MASK_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_MASK_127_96.
 */
#define READ_UC_M0SS_INTR_MASK_127_96r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_MASK_127_96r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_127_96)
#define WRITE_UC_M0SS_INTR_MASK_127_96r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_MASK_127_96r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_127_96)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_MASK_127_96r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_MASK_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_MASK_159_128.
 */
#define READ_UC_M0SS_INTR_MASK_159_128r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_MASK_159_128r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_159_128)
#define WRITE_UC_M0SS_INTR_MASK_159_128r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_MASK_159_128r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_159_128)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_MASK_159_128r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_MASK_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_MASK_191_160.
 */
#define READ_UC_M0SS_INTR_MASK_191_160r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_MASK_191_160r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_191_160)
#define WRITE_UC_M0SS_INTR_MASK_191_160r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_MASK_191_160r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_191_160)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_MASK_191_160r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_MASK_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_MASK_223_192.
 */
#define READ_UC_M0SS_INTR_MASK_223_192r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_MASK_223_192r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_223_192)
#define WRITE_UC_M0SS_INTR_MASK_223_192r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_MASK_223_192r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_223_192)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_MASK_223_192r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_MASK_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_MASK_255_224.
 */
#define READ_UC_M0SS_INTR_MASK_255_224r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_MASK_255_224r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_255_224)
#define WRITE_UC_M0SS_INTR_MASK_255_224r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_MASK_255_224r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_255_224)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_MASK_255_224r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_MASK_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_MASK_31_0.
 */
#define READ_UC_M0SS_INTR_MASK_31_0r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_MASK_31_0r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_31_0)
#define WRITE_UC_M0SS_INTR_MASK_31_0r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_MASK_31_0r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_31_0)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_MASK_31_0r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_MASK_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_MASK_63_32.
 */
#define READ_UC_M0SS_INTR_MASK_63_32r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_MASK_63_32r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_63_32)
#define WRITE_UC_M0SS_INTR_MASK_63_32r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_MASK_63_32r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_63_32)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_MASK_63_32r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_INTR_MASK_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_INTR_MASK_95_64.
 */
#define READ_UC_M0SS_INTR_MASK_95_64r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_INTR_MASK_95_64r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_95_64)
#define WRITE_UC_M0SS_INTR_MASK_95_64r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_INTR_MASK_95_64r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_intr_mask_95_64)

/*******************************************************************************
 * End of 'UC_M0SS_INTR_MASK_95_64r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_RAW_INTR_127_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_RAW_INTR_127_96.
 */
#define READ_UC_M0SS_RAW_INTR_127_96r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_RAW_INTR_127_96r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_127_96)
#define WRITE_UC_M0SS_RAW_INTR_127_96r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_RAW_INTR_127_96r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_127_96)

/*******************************************************************************
 * End of 'UC_M0SS_RAW_INTR_127_96r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_RAW_INTR_159_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_RAW_INTR_159_128.
 */
#define READ_UC_M0SS_RAW_INTR_159_128r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_RAW_INTR_159_128r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_159_128)
#define WRITE_UC_M0SS_RAW_INTR_159_128r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_RAW_INTR_159_128r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_159_128)

/*******************************************************************************
 * End of 'UC_M0SS_RAW_INTR_159_128r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_RAW_INTR_191_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_RAW_INTR_191_160.
 */
#define READ_UC_M0SS_RAW_INTR_191_160r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_RAW_INTR_191_160r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_191_160)
#define WRITE_UC_M0SS_RAW_INTR_191_160r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_RAW_INTR_191_160r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_191_160)

/*******************************************************************************
 * End of 'UC_M0SS_RAW_INTR_191_160r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_RAW_INTR_223_192
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_RAW_INTR_223_192.
 */
#define READ_UC_M0SS_RAW_INTR_223_192r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_RAW_INTR_223_192r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_223_192)
#define WRITE_UC_M0SS_RAW_INTR_223_192r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_RAW_INTR_223_192r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_223_192)

/*******************************************************************************
 * End of 'UC_M0SS_RAW_INTR_223_192r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_RAW_INTR_255_224
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_RAW_INTR_255_224.
 */
#define READ_UC_M0SS_RAW_INTR_255_224r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_RAW_INTR_255_224r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_255_224)
#define WRITE_UC_M0SS_RAW_INTR_255_224r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_RAW_INTR_255_224r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_255_224)

/*******************************************************************************
 * End of 'UC_M0SS_RAW_INTR_255_224r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_RAW_INTR_31_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_RAW_INTR_31_0.
 */
#define READ_UC_M0SS_RAW_INTR_31_0r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_RAW_INTR_31_0r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_31_0)
#define WRITE_UC_M0SS_RAW_INTR_31_0r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_RAW_INTR_31_0r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_31_0)

/*******************************************************************************
 * End of 'UC_M0SS_RAW_INTR_31_0r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_RAW_INTR_63_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_RAW_INTR_63_32.
 */
#define READ_UC_M0SS_RAW_INTR_63_32r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_RAW_INTR_63_32r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_63_32)
#define WRITE_UC_M0SS_RAW_INTR_63_32r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_RAW_INTR_63_32r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_63_32)

/*******************************************************************************
 * End of 'UC_M0SS_RAW_INTR_63_32r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_RAW_INTR_95_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_RAW_INTR_95_64.
 */
#define READ_UC_M0SS_RAW_INTR_95_64r(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_RAW_INTR_95_64r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_95_64)
#define WRITE_UC_M0SS_RAW_INTR_95_64r(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_RAW_INTR_95_64r_OFFSET+(0x10000*(_uc)),r._uc_m0ss_raw_intr_95_64)

/*******************************************************************************
 * End of 'UC_M0SS_RAW_INTR_95_64r'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_STATUS.
 */
#define READ_UC_M0SS_STATUSr(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_STATUSr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_status)
#define WRITE_UC_M0SS_STATUSr(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_STATUSr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_status)

/*******************************************************************************
 * End of 'UC_M0SS_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  UC_M0SS_TCM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access UC_M0SS_TCM_CTRL.
 */
#define READ_UC_M0SS_TCM_CTRLr(u,_uc,r) BCMDRD_IPROC_READ(u,UC_M0SS_TCM_CTRLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_tcm_ctrl)
#define WRITE_UC_M0SS_TCM_CTRLr(u,_uc,r) BCMDRD_IPROC_WRITE(u,UC_M0SS_TCM_CTRLr_OFFSET+(0x10000*(_uc)),r._uc_m0ss_tcm_ctrl)

/*******************************************************************************
 * End of 'UC_M0SS_TCM_CTRLr'
 */




#endif /* BCM56880_A0_CMIC_ACC_H */
