
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003834                       # Number of seconds simulated
sim_ticks                                  3833875000                       # Number of ticks simulated
final_tick                                 3833875000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 375183                       # Simulator instruction rate (inst/s)
host_op_rate                                   493771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              111401762                       # Simulator tick rate (ticks/s)
host_mem_usage                                 667724                       # Number of bytes of host memory used
host_seconds                                    34.41                       # Real time elapsed on the host
sim_insts                                    12911868                       # Number of instructions simulated
sim_ops                                      16993040                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           80128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          161920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             242048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        80128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 25                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           20900003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           42234032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              63134035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      20900003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20900003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          417332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               417332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          417332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          20900003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          42234032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63551368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3782                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       25                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 241600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  242048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3833791000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3782                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    394.947368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.786259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.439128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          183     30.10%     30.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          125     20.56%     50.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           58      9.54%     60.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      6.91%     67.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      5.26%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      4.61%     76.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.64%     78.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      1.81%     80.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          119     19.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          608                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     51610000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               122391250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   18875000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13671.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32421.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        63.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     63.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3157                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1007037.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2527560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1328250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14537040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26885190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               900960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        94174260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        12880800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        849457620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1027891920                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            268.107833                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3772481750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1031500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      10678000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3532502250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     33539500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      49564500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    206559250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1884960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   979110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12416460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25156950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1740000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        96351090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7987200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        851203380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1021690110                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            266.490199                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3774128750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3122000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10152000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3542078750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     20796500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      46424500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    211301250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  976351                       # Number of BP lookups
system.cpu.branchPred.condPredicted            976351                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             37892                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               955749                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    7274                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                528                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          955749                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             901905                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53844                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         5016                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1920230                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      519942                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1974                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1712635                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           171                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7667751                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1757489                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14351933                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      976351                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             909179                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5772217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   76328                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           669                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1712566                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 12608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7568693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.509807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.265363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4200244     55.49%     55.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   351851      4.65%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   265143      3.50%     63.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   215001      2.84%     66.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   254113      3.36%     69.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   282984      3.74%     73.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   146281      1.93%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   664849      8.78%     84.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1188227     15.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7568693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.127332                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.871727                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   963680                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4110615                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    957077                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1499157                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  38164                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               18031379                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  38164                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1488293                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  228339                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4961                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1921698                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3887238                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               17819714                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2349                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2367419                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1278034                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  31693                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30988927                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              47869046                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         34596834                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17977                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29797553                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1191374                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                116                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            117                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7235026                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1935558                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              535627                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            623694                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           346548                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   17577609                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 222                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17306042                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2461                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          584790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1043200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            147                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7568693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.286530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.466395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              702431      9.28%      9.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1459738     19.29%     28.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2585138     34.16%     62.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1563686     20.66%     83.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              740612      9.79%     93.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              227575      3.01%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              188117      2.49%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               55223      0.73%     99.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               46173      0.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7568693                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10798     60.70%     60.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     60.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    36      0.20%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6303     35.43%     96.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   563      3.16%     99.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                40      0.22%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               50      0.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             13855      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14834016     85.72%     85.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   73      0.00%     85.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1577      0.01%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4385      0.03%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1923988     11.12%     96.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              525385      3.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2301      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            462      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17306042                       # Type of FU issued
system.cpu.iq.rate                           2.256991                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       17790                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001028                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           42186304                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18146763                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     17245558                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               14724                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              16264                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6496                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17302590                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7387                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           155443                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        59393                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          410                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        20630                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           393                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  38164                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  130151                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7685                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            17577831                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             41514                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1935558                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               535627                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    907                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6392                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            410                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          31449                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8872                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                40321                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17271972                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1920188                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34070                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2440125                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   871303                       # Number of branches executed
system.cpu.iew.exec_stores                     519937                       # Number of stores executed
system.cpu.iew.exec_rate                     2.252547                       # Inst execution rate
system.cpu.iew.wb_sent                       17258270                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17252054                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15276124                       # num instructions producing a value
system.cpu.iew.wb_consumers                  31762531                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.249950                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.480948                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          584861                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             37934                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7472938                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.273944                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.161474                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       890398     11.91%     11.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2981155     39.89%     51.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1402580     18.77%     70.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       684860      9.16%     79.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       332727      4.45%     84.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       318195      4.26%     88.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       198086      2.65%     91.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       277750      3.72%     94.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       387187      5.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7472938                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12911868                       # Number of instructions committed
system.cpu.commit.committedOps               16993040                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2391162                       # Number of memory references committed
system.cpu.commit.loads                       1876165                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     851699                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3836                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  16979515                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 5792                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        11296      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14586587     85.84%     85.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              51      0.00%     85.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1481      0.01%     85.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2463      0.01%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1875275     11.04%     96.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         514581      3.03%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          890      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16993040                       # Class of committed instruction
system.cpu.commit.bw_lim_events                387187                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     24663652                       # The number of ROB reads
system.cpu.rob.rob_writes                    35252276                       # The number of ROB writes
system.cpu.timesIdled                             841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           99058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12911868                       # Number of Instructions Simulated
system.cpu.committedOps                      16993040                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.593853                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.593853                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.683919                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.683919                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 33463365                       # number of integer regfile reads
system.cpu.int_regfile_writes                15849016                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9947                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5614                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8582900                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 14256286                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4204249                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2608                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.612420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2262153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3120                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            725.049038                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.612420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4558100                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4558100                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1747667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1747667                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       514486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         514486                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2262153                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2262153                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2262153                       # number of overall hits
system.cpu.dcache.overall_hits::total         2262153                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        14825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14825                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          512                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        15337                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        15337                       # number of overall misses
system.cpu.dcache.overall_misses::total         15337                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    914984000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    914984000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     40211000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40211000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    955195000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    955195000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    955195000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    955195000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1762492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1762492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       514998                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       514998                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2277490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2277490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2277490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2277490                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008411                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000994                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006734                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61718.988196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61718.988196                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78537.109375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78537.109375                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62280.432940                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62280.432940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62280.432940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62280.432940                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13353                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2759                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.637500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   125.409091                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          651                       # number of writebacks
system.cpu.dcache.writebacks::total               651                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        12211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12211                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12217                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2614                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          506                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3120                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3120                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3120                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    180801000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    180801000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     39393500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39393500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    220194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    220194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    220194500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    220194500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001370                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001370                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001370                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001370                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69166.411630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69166.411630                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77852.766798                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77852.766798                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70575.160256                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70575.160256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70575.160256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70575.160256                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               875                       # number of replacements
system.cpu.icache.tags.tagsinuse           490.041093                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1710686                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1236.044798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   490.041093                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.957112                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957112                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3426516                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3426516                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1710686                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1710686                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1710686                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1710686                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1710686                       # number of overall hits
system.cpu.icache.overall_hits::total         1710686                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1880                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1880                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1880                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1880                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1880                       # number of overall misses
system.cpu.icache.overall_misses::total          1880                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    140397496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140397496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    140397496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140397496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    140397496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140397496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1712566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1712566                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712566                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1712566                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712566                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001098                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001098                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001098                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001098                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001098                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74679.519149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74679.519149                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74679.519149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74679.519149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74679.519149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74679.519149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1226                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          875                       # number of writebacks
system.cpu.icache.writebacks::total               875                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          496                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          496                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1384                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1384                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    109781497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109781497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    109781497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109781497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    109781497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109781497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000808                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79321.890896                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79321.890896                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79321.890896                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79321.890896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79321.890896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79321.890896                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       103                       # number of replacements
system.l2.tags.tagsinuse                  3363.648709                       # Cycle average of tags in use
system.l2.tags.total_refs                        4193                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3785                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.107794                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.942863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        945.233822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2417.472024                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.230770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.590203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.821203                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3378                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.898926                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    131433                       # Number of tag accesses
system.l2.tags.data_accesses                   131433                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          651                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              651                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          871                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              871                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    36                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                132                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               554                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   132                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   590                       # number of demand (read+write) hits
system.l2.demand_hits::total                      722                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  132                       # number of overall hits
system.l2.overall_hits::cpu.data                  590                       # number of overall hits
system.l2.overall_hits::total                     722                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 470                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1252                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         2060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2060                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1252                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2530                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3782                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1252                       # number of overall misses
system.l2.overall_misses::cpu.data               2530                       # number of overall misses
system.l2.overall_misses::total                  3782                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     38245000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38245000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    106287000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106287000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    170986500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    170986500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     106287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     209231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        315518500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    106287000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    209231500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       315518500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          651                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          651                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          871                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          871                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1384                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              3120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4504                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1384                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             3120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4504                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.928854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.928854                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.904624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.904624                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.788064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.788064                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.904624                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.810897                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839698                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.904624                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.810897                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839698                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81372.340426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81372.340426                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84893.769968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84893.769968                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83003.155340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83003.155340                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84893.769968                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82700.197628                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83426.361713                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84893.769968                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82700.197628                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83426.361713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                   25                       # number of writebacks
system.l2.writebacks::total                        25                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data          470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            470                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1252                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1252                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         2060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2060                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3782                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3782                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     33545000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33545000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     93767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    150386500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    150386500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     93767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    183931500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    277698500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     93767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    183931500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    277698500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.928854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.928854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.904624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.788064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.788064                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.904624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.810897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.904624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.810897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.839698                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71372.340426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71372.340426                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74893.769968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74893.769968                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73003.155340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73003.155340                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74893.769968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 72700.197628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73426.361713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74893.769968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 72700.197628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73426.361713                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3876                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           94                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3312                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict               69                       # Transaction distribution
system.membus.trans_dist::ReadExReq               470                       # Transaction distribution
system.membus.trans_dist::ReadExResp              470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3312                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       243648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       243648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  243648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3782                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3782    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3782                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4774500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20004000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7987                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              9                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3833875000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          875                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             506                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1384                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       144576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       241344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 385920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             103                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4607                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067368                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4586     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     21      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4607                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5519500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2076499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4680000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
