.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000001110000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001001010000000100
000000001000000000
000001011000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000001011000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000010000001100000
000011010000011001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000001010000000100
000001111000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000001000000110000111111000000011111010000000
000000000000000001000000000000011000000011110000001000
000000000000001001100111010111100001000000001000000000
000000000000000001000110000000001111000000000000000000
000000000000000000000000010101011010000011111000000000
000000000000000000000010000000111100000011110000000000
000000000000000000000110010111001100000011111000000000
000000000000000000000011010000111001000011110000000000
000000000000001000000010100011101101000011111000000000
000000000000000111000010100000111000000011110000000000
000000000000000101000010000111111101000011111000000000
000000000000000101000110100000101000000011110000000000
000000000000000000000011100111011101000011111000000000
000000000000001111000111110000001001000011110000000000
000000000000000111000010000101111100000011111000000000
000000000000001111100111100000111111000011110000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000110000111000111100111000001000000001000000000
000000000000000000100011100000001000000000000000001000
000000000000000111000000010111000000000000001000000000
000000000000001111000011100000001000000000000000000000
000000001000100000000111100001000001000000001000000000
000000000000010000000100000000101101000000000000000000
000000000000000111000000000111000001000000001000000000
000000000000000000100011110000101011000000000000000000
000001000000000000000000000111100000000000001000000000
000010000000000000000000000000001001000000000000000000
000010100000000000000110100111111001000011111000000000
000001000000000000000010000000011000000011110000000000
000000000000101101100110100111100000000000001000000000
000000000000010101000000000000101011000000000000000000
000000000000001001100000010101100001000000001000000000
000000000000000101000010100000001101000000000000000000

.logic_tile 11 19
000000000000001000000010000111111100000011111000000001
000000000000000001000110010000101000000011110000101000
000000000000000101100110010111001001000011111000000001
000000001100000000000010000000011101000011110000000100
000000000000000000000000010101100001000000001000000000
000000000000001001000011110000101101000000000000000000
000010000000000000000111110111011110000011111000000000
000001000000000000000111010000111001000011110000000000
000000000000001000000000000101001111000011111000000000
000000000000000011000000000000011100000011110000000000
000000000000001101000010000101100001000000001000000000
000000000000000001000110000000101000000000000000000000
000000000000000001100110010101011111000011111000000000
000000000000000000000010100000101001000011110000000000
000010000000011101100010100011011111000011111000000000
000001000000100101000010000000001001000011110000000000

.logic_tile 12 19
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000001100001000000001000000000
000000000000000000000011110000101100000000000000000000
000000000000000000000000000011101000001100111010000000
000000000000001001000000000000100000110011000000000000
000000000000000000000000000111001001001100111010000000
000000001110000000000011110000101011110011000001000000
000000000000000000000000000111101001001100111010000000
000010000000000000000000000000101001110011000010000000
000000000000010101000010100001101000001100111000000000
000000000000100000000000000000101111110011000010000000
000000000000000101000010100101001001001100111000000000
000000000000000000000010100000001001110011000010000100
000000000000000000000000000000001001111100001000000100
000000000000000000000010100000001011111100000010000110

.logic_tile 13 19
000000000000100000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000010100000001000001100111000000000
000000000000000000100110110000001010110011000000000000
000000000000000101000010100101101000001100111000000000
000000000000000000100110110000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001101000000000000001000001100111000000000
000000000000000011100000000000001011110011000000000000

.logic_tile 14 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111100111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000000000100100000000001101000000000000000000
000000001100000000000000000000000000000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000010110000001110000000000000000000
000000001110000101000010100000001000111100001000000100
000000000000000000100100000000000000111100000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000001000010000000000000000000001000000000
000000000000000000100100000000001110000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000001001100010010000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100010010000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 5 20
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000011110011000000000000001000000000
000000000000001011000011010000100000000000000000000000
000000000000001111000000000000000001000000001000000000
000000000000001011000011100000001100000000000000000000
000000000000001111000000010011100000000000001000000000
000000000000000011000011000000100000000000000000000000

.ramt_tile 6 20
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000001100110010000000000
000000000000001111000000000001001010011001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 20
000000000000001000000000000011011100000011111000000000
000000000000100001000000000000011000000011110000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000010000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000111100000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 9 20
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000000111000000000000001101110011000000000000
000000000000000000000111100011001000001100111000000000
000000000000000111000100000000101010110011000000000100
000000000000000000000010000011101000001100111010000000
000000000000000000000111100000001101110011000000000000
000000000000000001000010000011001000001100111000000000
000000000000000000100000000000101101110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000001011000011100000101101110011000000000000
000000000000000000000000000011001001001100111000000100
000000000000001001000000000000101110110011000000000000

.logic_tile 10 20
000001000000000000000000000101000000000000001000000000
000010000000000000000000000000001100000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000011000000000000000000001000000001000000000
000000001110100101000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 20
000000000000000000000000000111011010000011111000000000
000000000000000000000000000000011011000011110000010000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000100000000000000111100001100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001001000000000000000000

.logic_tile 12 20
000000000000000000000000000011101001101100000000000000
000000000000000000000000000000001011101100000010010000
101010000001110000000000000000000000000000000000000000
100001000001010000000000000000000000000000000000000000
110010101100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001101100000010000000000000000000000000000
000000100000001001000011100000000000000000000000000000
000000000000001011100000000011000000000000000100000110
000000000000001011000000000000000000000001000010100000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000001110000101100000000011111110001100110000000100
000000000100000000000000000011000000110011000000000000

.logic_tile 13 20
000000000000000000000010110101001000001100110000000000
000000000000000000000011100000000000110011000000010000
101000000000111000000110000001101101111101000100000011
100000000000101011000110101101011001110100000011000000
010000000000000000000000001011111001101001010100000000
010000000000001101000010101101111000101001101010100100
000000000000000101000010101111111010111001010100000001
000000000000000101000000001001001100101001001010000001
000000000000000001000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000110101111011000111001010110000100
000000000000000101000000001001101001100001010000000010
000000000010000000000110101001111111101100000100000010
000000000000000000000000001001111000111100101010000001
110000000000000101100000011001111101111101000100000010
000000000000000000000010100101001001110100001010000010

.logic_tile 14 20
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000101100000010011100000000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000000101100000010111101000001100111000000000
000000000000000000000010100000101010110011000000000000
000000000000000000000110100011101001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000010111101001001100111000000000
000000000000000000000011100000101011110011000000000000
000001000000000000000000000011101000001100111000000000
000000100000000000000011100000101001110011000000000000
000000000000100000000000000111101001001100111000000000
000001000001000000000010110000101001110011000000000000
000000001110000000000000000011101000001100111000000000
000000000000000000000011100000101011110011000000000000

.logic_tile 15 20
000000000000000000000110010011000000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000000000000010111000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000000011101110000011111000000000
000000000000000000000000000000011001000011110000000000
000000000000001000000000010000011000000011111000000000
000000000000000001000010000000011001000011110000000000
000000000000000111100000000101111110000011111000000000
000000000000000000100000000000011110000011110000000000
000000000000000001000000000111111100000011111000000000
000000000010001111100011110000010000000011110000000000
000000000000000001000111100101111110000011111000000000
000000000000000000100111110000100000000011110000000000
000000000000001001100110010111111100000011111000000000
000000000000000111000011100000100000000011110000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000001001000100000100000000
000000000000000000000000000111001011001000000010010000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
110000000000000000000000000011101100001000000000000000
000000000000000000000000001111011101000000000000000000

.logic_tile 5 21
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000001000000010000001011001100001010000000000
000000000000000111000000001111101100110011110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101001110100000000000000001
000000000000000101000000000001001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000010000000000000000000000000001100000000000000000000
000000000001010000000000000011000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000010100000001000111100001000000000
000000000000000000000010100000000000111100000001010000
000000000000000101000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001011111111100010000010000000
000000000000000000000110101101011000000100010000000000
000000000000000000000000000001001111101010000000000000
000000000000000000000000001001111011000101010010000000
000000000000001000000000000000011000000011110000000100
000000001101000111000000000000010000000011110000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000

.logic_tile 10 21
000000000001100000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000001000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 21
000010000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000001110000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001111000000000000000000

.logic_tile 12 21
000010100000000000000011100111100001000000001000000000
000000000000000000000100000000101000000000000000001000
000000000000001000000111010101100001000000001000000000
000000000000001011000110000000101001000000000000000000
000000000100000000000000000111000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000011100011100011000000000000001000000000
000000000000001111100000000000101001000000000000000000
000000000001000111100111100101101111000011111000000000
000000000000000000000011110000011100000011110001000000
000001000000001001100000000101101111000011111000000000
000000001010000001000000000000011100000011110001000000
000000000000000111000010100011011111000011111000000000
000001000000001111000010100000101001000011110000000010
000000000000000101000110000111111110000011111000000000
000000000000000101000011100000101100000011110000100000

.logic_tile 13 21
000000000000100000000000001101011110110001110100100001
000000001001010000000011110101011100110000010010100010
101001000000000001100000010000000000000000000000000000
100010100000000000000010000000000000000000000000000000
010000000000000000000000011001111111101000010110100000
010000000000000101000011110101011001101001110000100001
000000000001010111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010111101011010011110000000100
000000000000000101000010000000111010010011110000100001
000000000000000001100000001000001100001100110000000000
000000001010000000100000000011011111110011000000000000
000000000000000000000000010000011100001100110000000000
000000000000000000000011000000001101110011000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000101001000001100110000000000
000000000000000000000000001111000000110011000000010000
000001000001010000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000001110000011111000000000
000000000000000000000000000000001100000011110000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001010001110000000000000
000000000000000000000000000101001111001101000001000000
000000000000000000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
101000000000000000000010101011100000000000000100000000
100000000000000000000100001001000000010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000010000100110000100
000000000000000000000000001001001000100000010010000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000001100000010101101100000011111000000000
000000000000000000000010000000011100000011110000000000
000000000000000000000110000000001110000011111000000000
000000000000000000000011100000011001000011110000000000
000000000000000011100110000101001110000011111000000000
000000000000001101100000000000111011000011110000000000
000000000000000001100000000101011111000011111000000000
000000000000000000000010100000101100000011110000000000
000000000000001000000000000101111111000011111000000000
000000000000000001000000000000001000000011110000000000
000000000000000000000110110101011111000011111000000000
000000000000000000000010100000111001000011110000000000
000000000000001101100110110101111110000011111000000000
000000000000000101000010100000111011000011110000000000

.logic_tile 5 22
000010000000000000000110000001100000000000001000000000
000000000000000000000010110000000000000000000000001000
101000000000001101000000000001000000000000001000000000
100000000000000001100000000000100000000000000000000000
010000000000000000000010110101001000010100001110100001
110000000000000000000110001111100000000001011011000000
000000000000000001100110000000001000000100101110100001
000000000000000000000000001011001001001000011010100001
000000000000000000000111000000001001000100101110000101
000000000000000000000100001111001000001000011010100001
000000000000000000000000010101101000010100001100000101
000000000000000000000010001011000000000001011010100001
000000000000000000000111000000001001000100101110000001
000000000000000000000100001111001101001000011010100111
110000000000000000000000000101101000010100001110000001
000000000000000000000000001011100000000001011010100111

.ramt_tile 6 22
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000001100000000000001000000000
000010100001010111000000000000101000000000000000001000
000000000000000000000111000101100000000000001000000000
000000000000000000000110010000001101000000000000000000
000001000000000111100000000101000000000000001000000000
000010000000000000100010010000101010000000000000000000
000000000000000111100000000011100001000000001000000000
000000000000001001000000000000101010000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000001001000010010000001001000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000001001000011110000001111000000000000000000
000001000000001000000000010111100000000000001000000000
000010000000000111000011100000001101000000000000000000
000000000000001000000000010011100001000000001000000000
000000000000000111000011100000001111000000000000000000

.logic_tile 8 22
000001000000000000000000000101000000000000001000000000
000010000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000110001000000000000101000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000001000000000000000101000000000000001000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 9 22
000000000111010111100000000001100001000000001000000000
000000000000100000000000000000001011000000000000001000
000000000000000111100011110101000001000000001000000000
000000000010001111100111100000001010000000000000000000
000000001010000111000110010001100000000000001000000000
000000000000000000000011100000101110000000000000000000
000000000000001111000011100101011100000011111000000000
000000000000000111100000000000111000000011110000000001
000000000110010111100000000111100001000000001000000000
000000000000000000000011100000101000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000101011000000000000000000
000001001000000001000000000111000001000000001000000000
000010001100001111000000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000011100000101100000000000000000000

.logic_tile 10 22
000000000000000000000000000000000001000000001000000000
000000100000000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001010000000000000011100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 22
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000001010000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 12 22
000010100001010000000000000101111110000011111000000000
000010100010000000000000000000011100000011110000110000
000000000110000000000000000000000001000000001000000000
000001000000000000000000000000001101000000000000000000
000000000011010000000000000011100000000000001000000000
000000000000100000000000000000100000000000000000000000
000011100001010000000000000000000001000000001000000000
000001000000101111000000000000001101000000000000000000
000000000010001000000000000011100000000000001000000000
000000000000000001000000000000100000000000000000000000
000001000000000000000110100000000001000000001000000000
000000101111000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001101000000000000000000

.logic_tile 13 22
000000000000000000000000000000000001000000001000000000
000010100000000000000000000000001100000000000000001000
000000100000000111000111000101100000000000001000000000
000000000110000000000111100000101101000000000000000000
000000000000000000000000000101101000001100111010000000
000000000001010000000000000000000000110011000000000100
000000000000000000000111000001101001001100111010000000
000000000000010111000100000000101001110011000000000100
000000001000000000000010100011101001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101000000000101101001001100111000000000
000000000000000101000000000000101000110011000000000000
000000000000000000000000000111001001001100111000000100
000010100000000001000000000000001011110011000010000000
000010000000000000000000000101101000111100001000000100
000000000000000000000000000000100000111100000001100100

.logic_tile 14 22
000000000100001000000110000011111010000011111000000000
000000100000001111000000000000111100000011110001001001
000010100000000111100110010111001010000011111000000000
000000000000001101000010000000001010000011110001000001
000000000000000111000000010101000001000000001000000000
000000000000001111100011110000101000000000000000000000
000000000000001001100000000001011100000011111000000000
000000001000001111000010110000011001000011110000000000
000000000000001000000000000001100001000000001000000000
000000000000000001000000000000001100000000000000000000
000001000000000000000010000101101111000011111000000000
000000100000000101000010110000011010000011110000000000
000000000000000001100110100111011111000011111000000000
000000000000001111000000000000001001000011110000000000
000000000000001101100111100111111111000011111000000000
000000000000000101000100000000101001000011110000000000

.logic_tile 15 22
000000000000100000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111101001001100111000000000
000000000000010000000000000000101111110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001110110011000000000100
000000000000000000000010100111001000001100111000000000
000000000000000101000000000000100000110011000000000100
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001100110011000000000100
000000000000000101000010000000001000111100001000000100
000000000000001101100010100000000000111100000000000000

.logic_tile 16 22
000000000000000000000010100111000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000111100111000000000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000001000000011100101001000001100111000000000
000000000000001111000011100000101011110011000000100000
000000000000000111000010100111001001001100111000000000
000000000000000000000100000000001001110011000000100000
000000000000000000000000000101001001001100111000000000
000000001100000000000000000000101001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000001000000000101001001001100111000000000
000000000000000000000010000000101010110011000000000010
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001000001111000000000000
101010100000001000000000000000000000000000000000000000
100001000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000000001110000011110100000000
000000000000000000000100000000010000000011110000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000100000000000000000000101001110000011111000000000
000000000000000000000000000000001100000011110000010000
000000000000000000000110010101101001011100000000000000
000000000000000000000110010000101100011100000000000001
000000000000001000000110010000000000000000000000000000
000000000000000001000110010000000000000000000000000000
000000000000001001100110000111111001000000000000000000
000000000000001001100000000111011001010000000000000000
000000000000000000000000001000000000010110100000000000
000000001000000001000000000111000000101001010000000000
000000000000000001100000000101101110100000000000000000
000000000000000000000000000000011111100000000000100000
000000000000001000000110010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000001101000000001001000000000000
000000000000000000000000000101101011000000000000000000

.logic_tile 5 23
000000000000000000000000010011101000000100100110100001
000000000000000000000010000000001100000100101010010001
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000110000000011101000001100110100001
110000000001010000000000001001001110000010011010000011
000000000000000000000000000011100000110110110000000000
000000000000000000000000000000001111110110110000000000
000000000000011000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000101000000000000011111110011110110000001
000000000000001111100000000000001100110011111010100010
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000010000000000000011100000000000001000000000
000000000001100000000000000000101100000000000000010000
000000000000000000000000000111001110000011111000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000111111111101000000000000000000000
000000000000000000000010101011101001000100000000010100
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000000000010010011001001000110010000000000
000001000000000000000010000111111110100010010000000000
000000000000011000000110000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000100000000010000101011001100000000000000000
000000000000010000000000001101101100101000000000000001
000000000110000000000000010111111011101010000000000000
000000000000001001000011011111111010000101010000000000
000000000000000111100000000000000000000000000000000000
000000100000000001100011110000000000000000000000000000
000000000000000111100111100000011000001100110000000000
000000000000000000000111111001001110110011000000100000

.logic_tile 9 23
000000000110000000000011100001000001000000001000000000
000000100000000000000100000000101011000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000001000000000000101000000000000001000000000
000010001101000111000000000000000000000000000000000000
000001000000000000000111100000000000000000001000000000
000010100000000000000100000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000001100001001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 10 23
000000100000000000000000000000001000111100001000000000
000000000001000000000000000000000000111100000000010100
000010000000000000000000010001111000110110100000000000
000001000000000111000011001011101010110100010000000000
000000000000001001000110000000000000000000000000000000
000001001000000111000000000000000000000000000000000000
000000000000000000000000011001101010101011010000000000
000000000000000000000011101101101010000111010000000000
000000000000000000000010000111001101101001000000000000
000000000001010000000000001101111000000000000000000100
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000100000000000010000000000000000000000000000
000001000000010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000001011100111011111101000111100010000000000
000000000001001111000011110101001101111100000000010001
000000000000000101000011111101001000100010000000000000
000000000000101111100011111111111000001000100000000000
000000000000000011100111000101111101000100000000000000
000000000000001111100100000101101101010000000000000000
000010000000000001100111110001001101100010000000000000
000001000000000001000010000111001010001000100000000000
000000000000000000000010000001001101100001000000000000
000000000000000001000010011111111000000000000000000000
000000000000000001000000010111001011001000000000000000
000000000000000000000011010101001000000001000000000000
000000000000001001100110000000011001000011000000000000
000000000000000011000000000000011011000011000000000000
000000000001011111000000001001111110110011110000000000
000000000000100001100010010101101101000000000000000000

.logic_tile 12 23
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001011000000000000010000
000010000001000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010101110000000000110000101100000000000001000000000
000000001101000000000100000000100000000000000000000000
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000010100000000000000101100000000000001000000000
000000000001000000000000000000100000000000000000000000

.logic_tile 13 23
000000000001000000000000000101101001011111110010000000
000000000000100000000000001101101111110111110000010000
000000000000000101000000001001111011110011000000000000
000000000000000101000000000011001111000000000000000100
000000000010000000000110010000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000000000101000000000011100000001100110000000000
000000001010000101000011111011001011110011000001000100
000000000001001000000110100101111000110011000000000000
000010000001011011000000001111001100000000000000000100
000000100000001111100000000000000000000000000000000000
000000000000010101100000000000000000000000000000000000
000000000000000000000010000011000001001100110000000000
000001000000100000000100000000101100110011000000000000
000000000000000000000111110000000000000000000000000000
000000001010000000000111110000000000000000000000000000

.logic_tile 14 23
000000000000000111100011100001111010000011111000000000
000000000000000000000110010000011100000011110000010000
101000000000000111100010010111011010000011111000000000
100010100000000000100110100000010000000011110000000000
010000000001000111000110000000001000111100001000000000
010000001010000101100110010000000000111100000010000000
000000001010101111100110010111101111101100000100000001
000000000111010011000110011001111001111100100011000001
000000000000001111100000000001101101111101000110000000
000000000110000001000000000101101111110100000011000100
000010101110000000000000001101111110101000010110000101
000001000000000000000000001001011000101001111010000000
000000000001000001100111100000001010000100000110000001
000000000000100000000000000000000000000000000010000001
110001000000000000000011101101011000110011000000000000
000010100110000000000100000101111011000000000000000000

.logic_tile 15 23
000000000000010000000000000111000001000000001000000000
000000000000100000000000000000001100000000000000001000
000001000000001111000000000011000000000000001000000000
000010100000000001100000000000001100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000010000000010100000001110000000000000000000
000010001110001000000000000111000000000000001000000000
000001000000000101000000000000101111000000000000000000
000000000000000001100000000011101011000011111000000000
000000000000000111100011100000111000000011110000000000
000000000000000111000010000111100001000000001000000000
000000000000000001100100000000001000000000000000000000
000000000010001001000110010111100000000000001000000000
000000000000001001000111000000101101000000000000000000
000000000000000001100110010111100001000000001000000000
000000000000000000100110010000101100000000000000000000

.logic_tile 16 23
000010100000000000000000000011001001001100110000000000
000000000000000000000010010000001100110011000000010000
101000000000000000000000000000000000000000000000000000
100000000000100101000000000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
010010101110000001000100000000000000000000000000000000
000000000001000101000010101101011010101100000100000000
000000000000000000000000001011111111111100101001000100
000010100001010111100000010111001010111101000110000100
000001001010100000100011001011001011111000000000000000
000000000000001101100110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010111011111110000110100000100
000000001100000101000011001101101000111000101001000000
110001000000101000000000000101011011111100000100000000
000000000000000101000000001111101100111000101011000100

.logic_tile 17 23
000000000000000000000110100101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000001000000000000000110110000000000000000001000000000
000000000000000000000010100000001111000000000000000000
000000000110000000000000000011101000001100111000000000
000000001100000000000000000000000000110011000001000000
000000000000000000000000000111001000001100111000000000
000000000000001111000000000000100000110011000001000000
000000000000000000000000000000001001001100111000000000
000000001110000000000000000000001001110011000000000000
000000000000000111100000000000001001001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000000000111110000001001001100111000000000
000000000000000000000111100000001111110011000001000000
000000000000000000000111100000001000001100111000000000
000000000000000000000100000000001001110011000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000001101000000000111000000000000001000000000
000000000000001001000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000001000000000000001000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000011101000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000000000001000110000000001000010100000000000000
000000000000000000100000000001000000101000000000000010
000000000000000000000000001001011100101000000000000000
000000000000000000000010001101010000111100000000000010
000000000000001000000000000011011011111100100000000000
000000000000000001000000000000111110111100100000000100

.logic_tile 5 24
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010011000000000000001000000000
000000000000010000100011100000100000000000000000000000
000000000000001111000000000000000000000000001000000000
000000001110000111100000000000001011000000000000000000
000000000000000011100011100101100001000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000000111000000000111101100000011111010000100
000000000000000000000000000000101101000011110000000001
000000000000000011100000010101000000000000001000000000
000000001100000000100010000000000000000000000000000000

.ramt_tile 6 24
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111100000011010000011111000000000
000000000000000000000100000000001100000011110011000000
000000001000000000000000010101011010000011111000000000
000000000000000000000010000000110000000011110001000101
000000000000000101000000000000000001000000001000000000
000000000000001111100010110000001100000000000000000000
000000000100001001100000010101100000000000001000000000
000000000000001011000011000000000000000000000000000000
000000000001010111000000000111000000000000001000000000
000000000000100000100000000000000000000000000000000000
000000000000000111000000000111101000000010110000000000
000000000000000000100000000011101101000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001100000000000000001000
000000000000000000000000000001101100101010101000100000
000000000000001111000000000000000000101010100000000000
000000000000000111000000000000001000110011001000100000
000000000000000000000000000000001111110011000000000000
000000000000000000000010000101001000101010101000100000
000000000000000000000100000000000000101010100000000000
000000000000000000000000000000001001110011001000000000
000000000000001001000000000000001111110011000000100000
000000000000000000000000000101101000101010101000000000
000000000000000000000000000000100000101010100000100000
000000000100000000000010000000001001110011001000000000
000000000000000000000000000000001110110011000000100000
000000000000000001000111000000001001110011001000000000
000000000000000000000011110000001111110011000000000000

.logic_tile 9 24
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 24
000000001000000000000000000011000000000000001000000000
000000000001000000000000000000000000000000000000001000
000000000000001000000000000111000001000000001000000000
000000000000001011000000000000001101000000000000000000
000000001000100000000000000011100001000000001000000000
000010100000010000000000000000101111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000011100000010000000001000000001000000000
000000000000000000100011100000001110000000000000000000
000000000000000000000111000000000000000000001000000000
000000100000000000000100000000001111000000000000000000
000010000000000011100010010000000001000000001000000000
000001100001000000000011110000001000000000000000000000
000000000000000001000010000011000001000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 11 24
000000000000000000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000000111100010100111101101100000000000000000
000000000000000000000000000011111001000000100000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000000000111100101001111110000000000000000
000000000000000001000000001111001101010000000000000000
000000000000100001100000000000000000000000000000000000
000000000001000000100010000000000000000000000000000000
000000000000000000000110000000001001110011000010000000
000000000000000000000000000000011010110011000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000001011011010010000000000000
000000000000000000000100001101011000110011000000000000

.logic_tile 12 24
000000000010100000000000000111100000000000001000000000
000000000001000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000100000000000000000111100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000001100000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000010000000000000111100000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001111000000000000000000
000000000001000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001111000000000000000000

.logic_tile 13 24
000000000000000111100011110001000000000000001000000000
000000000000000000000011000000001100000000000000001000
000000000000001000000000010101100001000000001000000000
000000000000000001000010000000101101000000000000000000
000000000000000000000010010101000000000000001000000000
000000000000000000000111100000101001000000000000000000
000000000000100000000111100111001010000011111000000000
000000000001001101000010010000111111000011110000000000
000000000000001001000000010001011111000011111000000000
000000000000000111100011010000101000000011110000000000
000001000000000001100111010011111101000011111000000000
000000000010001001000011000000011100000011110000000000
000001000010000000000110000101101101000011111000000000
000000000000000000000010000000101001000011110000000000
000000000000001000000110000111101101000011111000000000
000000000110000011000000000000111010000011110000000000

.logic_tile 14 24
000001001000000111000111100011100001000000001000000000
000010000000000000000000000000001000000000000000001000
000001000000001111000111010111000001000000001000000000
000000000000001011100110100000001000000000000000000000
000000000000000111000110100001100001000000001000000000
000000000001001111100000000000101100000000000000000000
000000000000001101100110100101000000000000001000000000
000000000000000101000011110000101000000000000000000000
000011000000000000000000000101100000000000001000000000
000010000000000000000000000000001010000000000000000000
000001000000001111100000000101100000000000001000000000
000000100000000011100000000000001010000000000000000000
000000000000000001000000000001000001000000001000000000
000000000001000000000000000000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 15 24
000000000000001000000011110011100000000000001000000000
000000000000000011000011000000101100000000000000010000
000000000000001000000110000111000000000000001000000000
000000000000000011000011100000000000000000000000000000
000000001110100000000110001011101000011100000000000001
000000000001011101000000001111001011111100000000000000
000010100000001000000010100001111111000000000000000000
000000000000001011000100000101101001000000100000000000
000000000000001011100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001100111000001001000110011000000000000
000000000000000000000100000011011001000000000000000000
000001000000000001100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000111000110001101111001100010000000000000
000000000000000000000100001011101010000100010000000000

.logic_tile 16 24
000000000000000000000000010000000001000000001000000000
000000001100000000000010000000001000000000000000001000
000000000000001000000110000000000000000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000001111100010100011001110000011111000000000
000000001100001111100000000000001001000011110000000000
000000000000000000000010100000001010000011111000000000
000000000000000000000010100000001101000011110000000000
000000000000000111000110000011011011000011111000000000
000000000000000000000000000000011100000011110000000000
000000000000001000000111000111111010000011111000000000
000000000000000001000100000000010000000011110000000000
000000000000000000000000000111111100000011111000000000
000000000000000111000000000000110000000011110000000000
000000000000000001100000010000001011000011111000000000
000000000000000000000010000000011001000011110000000000

.logic_tile 17 24
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000000000110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000100000000001101000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000110000000000001000110000000000000
000000000000000000000000001111001011001001000010000010
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000001111001001000100000010000000
000000000000001111000011110101101101000000000000010000
000010100000001111000000011011111011000000010000000000
000001000000000111000011100001011101000000000000000000
000000000000000000000000001111101101000000000000000000
000000000000000000000000000001001001001000000000000000
000000000000000011100011100000000000000000000000000000
000000001100001111000011110000000000000000000000000000
000000000000000001100000000101111010000100000000000000
000000000000000000000000000001101001000000000000000000
000010100001010000000010000000000000000000000000000000
000001000000100001000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramb_tile 6 25
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 7 25
000000000000000111000000000000000000000000001000000000
000000001100000000000010110000001001000000000000001000
101000000000001001100110000000000001000000001000000000
100000000000000001000000000000001011000000000000000000
000000000000000000000000011101001000010100001110000000
000000000000000000000010000011100000000001011011100001
000000000000000000000000000000001000000100101110000001
000000001110000000000010110001001101001000011011000100
000000000000000000000110001000001001000100101110000110
000000000000000000000000000011001000001000011010000100
000010000000000000000000010000001001000100101110000100
000001000000000001000010000001001000001000011011000000
000000000000000000000000001000001001000100101110000010
000010100000000000000000000011001101001000011010100011
110000000000000000000000000000001001000100101110000010
000000001110000000000000000001001001001000011000100111

.logic_tile 8 25
000000001010001111000011110000001000111100001000000000
000000000000001111100010000000000000111100000000010001
101000000000001011100110001001011100111111110100000110
100000000000001111000000001101001000111101110010000001
000000000000101111000000000111101100001000100000000000
000000000010001011000000001011101111010001000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000001000001111010000000000000000
000000000000000000000010111011001110100000000000000000
000000000000001000000000010001100000111111110000000000
000000000000000001000010011001000000010110100000000000
000000000000000001000010000001111000110110100000000000
000000000000000101000110100111101010010110100000000000
010000000000000011100010000111101000010000110000000000
110000000000000000000110111111111010110000110000000000

.logic_tile 9 25
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000100000000000000000000111000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 10 25
000000000000001000000110000111000000000000001000000000
000000001100001011000100000000101111000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000001010001000000000000000001001001000000000000000
000000000000000011000000000001001010000100000000000000
000000000000000111100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000011001001010000000010000000000
000000000001010000000010000111101101010000100001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000001010000000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 11 25
000000000000001000000000000101000000000000001000000000
000001000000000111000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001101000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000001111000000000000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000010000000101011000000000000000000
000010000000010000000111000000000000000000001000000000
000001000000100000000010010000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110010000000000000000001111000000000000000000
000000000000000001000010000000001000111100001000000001
000000001000000001000000000000000000111100000010000000

.logic_tile 12 25
000000000000001001100010111011001000000011100000000000
000000000000001111000110000001101001000011110010010000
000010000000000111000111100111101101001000100000000000
000001001100001101000110010011001100010001000000000000
000000000000000001000010000001101011100000000000000000
000000000010000001000000000001101101000100000000000000
000000000001011001000010011101001010110011000000000000
000000000000001111000010001011011110000000000000000000
000000000100001001000010000001011010100000000000000001
000001000000001011000010001111011101000000000000000000
000000000000001001000011101101101110100010000000000000
000000000000000011000110000111101001000100010000100000
000000001010001101100110011111011011100010000000000000
000000000000000111100011001001101100001000100000000000
000000000000000111000011101111111011010111100000000000
000000000001001001100010001111101000001011100000000000

.logic_tile 13 25
000000000000100000000110000011111010000011111000000000
000000000000000000000010110000111100000011110000010000
101001000110000101000010110111000000000000001000000000
100010000000000000100111110000000000000000000000000000
010000000000100101000010111111101001100011110000000000
000000000000000000100111101111101010000011110010000000
000000000000000101100110101001101001100010000000000000
000000001100001101000010111101111101001000100000000000
000000000000001000000010101111100000010110100110000000
000001000000000001000011101101001111101111011010100110
000000000000001000000010100101011101110011000000000000
000000000001000001000010101101001000000000000000000000
000000000000000101100111101011011010100010000000000000
000000000000000000000000001011101011001000100000000000
110000000000000001100110011011011110010000000000000000
000000000000000101000010001001101001000000000000000000

.logic_tile 14 25
000000000000101001100000010101000000000000001000000000
000000000000010101000011110000101000000000000000010000
101000000000000000000110010000011110000011111000000000
100000000000000000000011000000011000000011110000000000
010000000000101111000010000000001000111100001010000000
010000001101001111100111110000000000111100000000000000
000000000000000011100000001111100000001100110000000000
000000000000010000100011111111000000110011000000000000
000001000000000000000000000011101011000110100000000000
000010001000000000000000001101101001001111110000000000
000000000000000000000111011011111010000110100000000000
000000000000000000000111001011101010001111110000000000
000000000001011000000110000001111010101000010100000001
000000000000001011000000000101111111101001110001100010
110000000000000001000010110111100001001100110000000000
000000000000000000000110000111001111110011000000000000

.logic_tile 15 25
000000000000000000000110001101111100100010000000100000
000000000000001101000010110101111101000100010000000000
101000000000000000000111001001000000010110100110100000
100000000000000000000100000101101111101111010011000111
010000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001001011100000011011111110000110100000000000
000000000000010001000010100111001010001111110000000000
000010100000000000000000001001111111000110100000000000
000001001000000000000011110011111110001111110000000000
000000000000000000000010000000000000000000000000000000
000000000000010001000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
110000001010000111000000010001000000011111100110000001
000000000000000001100011011111001001001111001001100110

.logic_tile 16 25
000000000000001001100000000111001010000011111000000000
000000000000100111000011110000000000000011110000010000
000000000010000000000000000000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000000000000000000001000011010010011110010000000
000000000000000111000000001011001001100011110001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001000001001111000000000000
000000000000000000000000000001001001001001000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000010000000000000001100001001001000100000000
000000000000000000000000000000001100001001000001000000
101000000110000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000001000000000010000100110000000
000000000000000011000000000101001010100000010011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000111100000000000000000001000000000
000000000000000000000110000000001111000000000000001000
101000000000000000000000000011000000000000001000000000
100000000000000000000000000000101111000000000000000000
010000000000001001000000000001000001000000001000000000
010000000000001111000000000000101110000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000011100000101010000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010100000000000010000111001000111100001000000000
000000010000000000000110000000100000111100000000000000
110000010000000001000000000000001000000011110100000000
000000010000000000000000000000000000000011111000000000

.logic_tile 5 26
000000000000001000000000010000000000000000001000000000
000000000010000111000011110000001001000000000000001000
000000000000000011100000000001000001000000001000000000
000000000000000000100011110000001000000000000000000000
000000000010000000000110010101000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000011100111010101101000111100001000000000
000000000000001111100110100000000000111100000000000000
000000010000000000000110001101101001010100000000000000
000010010110100000000000001101101001110100000000000000
000000010000011000000000000011100001111001110000000000
000000010000100001000000000000001010111001110000000100
000000010000000000000000001011011011000000000010000000
000000011000000000000000001101111001100000000010000000
000000010000000000000000001101000001111111110000000100
000000011100000000000000000101101011011111100000000000

.ramt_tile 6 26
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000001111001000010100001100000001
000000000000000000000010100011000000000001011011010000
101010000000010101000010100011101000010100000100100001
100001000000100101000010100011000000000010101011000101
000001000000000000000010110000001011110011110110000000
000010101100000000000010000000011100110011111010000100
000001000000100001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000001100000001001101111000000100000000000
000000010000000000000000000001001010000000000000100000
000000010000001000000000010011111001000001000000000000
000010010000000111000010001101111001000000000000000000
000000010000001000000000001101000001010000100100000101
000000010000000001000000000011101101001001001010000000
110000010000000000000000000001001010101000000000000000
000000010000000000000000000000110000101000000000100000

.logic_tile 8 26
000001000110101000000110010101011010000011111010000000
000000101101000001000010000000101000000011110000001000
000000000000001001100000010001100001000000001000000000
000000000000000001000010100000101011000000000000000000
000000100000000000000000010111001110000011111000000000
000001000000000000000010100000101001000011110000000000
000000000000001000000000000111001100000011111000000000
000000000000001011000010010000111001000011110000000000
000010110000001000000010100111101101000011111000000000
000000011000001011000010100000011000000011110000000000
000000010010000101000110000111111101000011111000000000
000000010000000101000010100000001000000011110000000000
000000011100000000000110010111111100000011111000000000
000000010000001111000110010000101100000011110000000000
000000010000001001100110010111111101000011111000000000
000000010000001001100110000000111101000011110000000000

.logic_tile 9 26
000000000000000001100010100011101001000100000000000000
000000000000000000000100000000001000000100000000010000
000000000000001000000111101001111010110011000000000000
000000000000000111000010111001111011000000000000000000
000000000000000000000000000001001001100001000000000000
000000000000000000000010110000011110100001000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 10 26
000000001000000000000000000011000000000000001000000000
000000001100000000000000000000001100000000000000001000
000001000000000000000000000101000001000000001000000000
000000100000000000000000000000001101000000000000000000
000000000000000111000000011101011101101010101000000000
000000000000000000100010001101111101010101010000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000010000001111100110100011000001000000001000000000
000000010000001111100011110000101100000000000000000000
000000010000000000000111010111100001000000001000000000
000000010000001001000011100000101110000000000000000000
000010010000000111000000010111000001000000001000000000
000001010000001111000010100000001110000000000000000000
000000010000001101100010010011000001000000001000000000
000000010000000101000110100000101111000000000000000000

.logic_tile 11 26
000000000000010000000000000000000000000000001000000000
000000000000101001000000000000001000000000000000001000
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000011001000101010101000000000
000000000000000000000000000000100000101010100000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001100110011000000000000
000010110100000000000111000000001001110011001000000000
000001010000000000000100000000001111110011000000000000
000000010000000101000111000000001001110011001000000000
000000010000000000100000000000001001110011000000000000
000000010000000111000000000000001001110011001000000000
000000010000000000000000000000001110110011000000000000
000000010000000011100010100111001000101010101000000000
000000010000000000000100000000000000101010100000000000

.logic_tile 12 26
000000000001010111000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111100111001111001100000110100000000000
100000000000000000100011111101011000001111110000000001
010000000000001000000000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
000000000000000011100000011000011101001111100110100000
000000000000001111000011011011011111001111010001100011
000000010011000001000000011001101001001000000000000000
000000010000000000000011011111011100000010000000000000
000000010110000000000010100000000000000000000000000000
000000010000001101000110010000000000000000000000000000
000000010001000111000000000011001010010111100000000000
000001011000010000000000001011001110001011100000000000
110000010000000000000110011001111011100010000000000000
000000010000000000000010000101101001000100010000000000

.logic_tile 13 26
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000101111100001100111000000000
000000000000000000000000000000110000110011000000000010
000001000000000111000000000011101000001100111000100000
000000000000000000000000000000001101110011000000000000
000000000000000000000011100111101000001100111000100000
000000000000000000000000000000100000110011000000000000
000000010000100000000000010111001000001100111000000000
000010010000000000000010110000000000110011000000000010
000000011010000101000000010101001000001100111000000000
000000010000000000100010110000000000110011000000100000
000000010001001000000000000001001000001100111000000000
000000010000101101000000000000000000110011000000000000
000000010000000000000010000000001000111100001000000000
000000010000000000000000000000000000111100000000000000

.logic_tile 14 26
000000000000000111000000000000011110110010100000000000
000000000000001101000010001101001000110001010000000000
101000000000000101000010100101111011010111100000000000
100000000000000101000110110001101011001011100000000000
010000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111011101001100010110100110100000
000000000000000111100011100101000000010111111001100110
000000010000001000000000011011111110101010100000000000
000000010000000001000011010011000000101001010000000000
000000010000001001100010111001011101001111000000000000
000000010000001001000010101011111001001101000000000000
000000010000000000000000001101100001010110100110000000
000000010000000000000000000001001001101111011000100010
110000010000000000000000001011000001011111100110000100
000000010000001001000000000001101010101001010000100111

.logic_tile 15 26
000000000000100001000110101001111000101011110000000000
000000000000010000100011110011010000000001010000000000
000000000000000001100010110000011010000010000000000000
000000000000000000000010101001011110000001000000000000
000000000001010101000010100000011101110110000000000000
000000000000100000000100000101011100111001000000000000
000000000000000000000110110101011001000010000000000000
000000000000011101000010000001011001000000000000000000
000000010000000001100110010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000110001011001111000011010000000000
000000010000010111000011111101101010000011110000000000
000010110000000101000000001011001100000000000000000001
000001010000000111100000001011101001001000000000000100
000000010000000000000000001011001011010010100000000000
000000010000001101000000000111111011101001010000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000111000000000000000000001111000100000000
000000000000000000000000000000001110001111000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000010110100100000000
000000010000000000000000000001000000101001010000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000101000000000000011010000011110000000000
000000000000000000100010110000000000000011110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000001110001101000000000000010000000011110000000000
000000010000000000000000000101111000100000000000000000
000000010000000000000000001001001011000000000000000100
000000010000000000000000000000000001001111000000000000
000000010000000000000000000000001000001111000000000000
000000010000000000000000000001000000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000000000001010000011110000000000
000000010000000000000000000000010000000011110000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000111100011100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000111000000000111000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000010000000001000110110000000001000000001000000000
000000011000000000000010100000001111000000000000000000
000000010000000000000010110000000001000000001000000000
000000010000000000000010000000001000000000000000000000
000000010000000101100000000000001001000011111000000000
000000010000000000000000000000011101000011110010000010
000000010000000000000010000000000000000000001000000000
000000010000000000000000000000001100000000000000000000

.logic_tile 5 27
000000100000001011100000000000000001000000001000000000
000000000000101111100010010000001011000000000000001000
000000000000000000000011110101101000000011111000000000
000000000000000000000110100000011100000011110000000010
000000000000000111000110000001101100000011111000100000
000000000000000000000000000000111101000011110000000000
000000000000000101100010100101001101000011111000100001
000000000000000000100100000000101001000011110000000000
000000010001000001100010010001100000000000001000000000
000000011000001111000110000000101010000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010110000000000000000101100000000000001000000000
000000010000000000000000000000001000000000000000000000

.ramb_tile 6 27
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000001011100000000000000001000000001000000000
000000000000000011000000000000001010000000000000001000
000001000000000101000111100000000000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000110000101000000000000000001000000001000000000
000000000000000101000011100000001000000000000000000000
000000000000000111000010100111100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000010000000000000011100011000000000000001000000000
000000010000000000000100000000101111000000000000000000
000001010000000000000110001101101001011100000010000000
000000010000000000000000001011101000111100000001100000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100001001010000000000000000000
000000010000000000000100001101001010100000000000000000

.logic_tile 8 27
000000000000001001100000000111011100000011111000000000
000000001000000001000000000000011000000011110000010000
000000000000000000000000000111001100000011111000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010000000000000000001100000000000000000000
000001010000000101000000000011000000000000001000000000
000000110000000101000000000000000000000000000000000000
000000010000000000000110100000000000000000001000000000
000000010000000000000000000000001100000000000000000000
000000011110001001100000000011000000000000001000000000
000000010000001001100000000000000000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001100000000000000000000

.logic_tile 9 27
000000000000000000000010100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000011100101100000000000001000000000
000000001110000000000100000000101101000000000000000000
000000000000100000000000000001101001001100111000000000
000000000001010000000010010000101110110011000000000000
000000000000000000000011100101101001001100111000000000
000010100000000000000100000000101100110011000000000000
000000010000000000000010100011101001001100111000000000
000000011000000000000010100000101011110011000000000000
000000011000000101100110100111101001001100111000000000
000000010110000000000000000000101001110011000000000000
000000010000000000000000000001101000001100111000000000
000000010000000000000000000000101101110011000000000000
000000010000000101000010100101101000001100111000000000
000000010000000000000000000000101011110011000000000000

.logic_tile 10 27
000000000000000000000010000001100000000000001000000000
000000000000100000000100000000101101000000000000010000
101000000000000000000110000011000001000000001000000000
100000000000000000000100000000001111000000000000000000
010000000000000101000000000111001100000011111000000000
000000000000000000100000000000100000000011110000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000010000001101100000010000000000000000000000000000
000000010000000101000011100000000000000000000000000000
000000010000000001000000000011100001001111000100000000
000000010000000101000000001001001100001001001000000001
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110010010000000101000000000111101010000011010100000000
000001010000000000000011110000001001000011011000000001

.logic_tile 11 27
000000000000000000000010000001001000101010101000000000
000000000000000000000000000000100000101010100000010000
101000000000000000000110000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
010000000000000000000111010101011000000010100110000000
000000000000000000000110000000110000000010100001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000100110010000000000
000000010000000000000010101101001101011001100010000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
110000010000000000000000000000011100000010100000000001
000000010000000000000000000111010000000001010010000110

.logic_tile 12 27
000000000000000000000010100000000001000000001000000000
000000000000000000000010110000001000000000000000001000
000000000000000111100000010000000000000000001000000000
000000000000001101000011100000001001000000000000000000
000000000000100000000111100000000000000000001000000000
000000000001010001000100000000001001000000000000000000
000000000000000001100000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001011000000000000000000
000000010001010000000000000101100001000010101010100000
000000010000001111000000000000001000000001010011100110
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001100000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001010000000000000000000

.logic_tile 13 27
000000000000001111100110000111100000000000001000000000
000000000000000011100100000000000000000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000011110000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000001010000000000000110000101001000001100111000000000
000010110000000000000100000000100000110011000000000000
000000010000000000000000000001101000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000010110000100000110011000000000000
000000010000000000000000000001001000001100111000000000
000000010010001101000000000000000000110011000000000000

.logic_tile 14 27
000000000000000011100110001011011110001011000000000000
000000000000000000000000001001011101001111000000000000
000000000000001101100110110011111000000000000000000000
000000000000000101000010010011000000010100000000000000
000000000000000000000110100101100001001001000000000000
000000000000000000000000000111101100000000000000000000
000000000010000001100000011111011100000001010000000000
000000000000000000000010100001000000000000000000000000
000000010001010101000000010000001101001000000000000000
000000010000100000000010001101001100000100000000000000
000000010000000101100000000001101111010110000000000000
000000010000000001000000001001101100101001010000000000
000010110000000101000000001001001110101010100000000000
000001010000000000000010100101010000010110100000000000
000000010000000000000000010000011101000000010000000000
000000010000000000000010100011001001000000100000000000

.logic_tile 15 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000001000000000000000000010111111110001100111000000000
000000000000000000000011000000101110110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101110110011000000100000
000000000000000000000000000111101000001100111000000000
000010000000000000000000000000101101110011000000000000
000000010000010000000010000011101001001100111000000000
000000010000100000000000000000101001110011000000000000
000001010000000000000111110011101001001100111000000000
000000010000000000000110010000101101110011000000000000
000000010000001001000110000011101000001100111000000000
000000010000001111000100000000101111110011000000000000
000000010000000001000111100111101001001100111000000000
000000010000000000000111110000101111110011000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000001111000100000000
000000000000000000000000000000001101001111000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000001100000011000000000000
000000010000000000000000000000011111000011000000000000
010000010000000000000000000000000000000000000000000000
100000011000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000001000000000010111001010001100111100000000
100000000000000001000010000000010000110011000000000000
000000000000000000000110100111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000001100000000000001001001100111100000001
000000010000000000000000000000001100110011000000000100
000000010000000001100110010000001001001100111100000100
000000010000000000000010000000001001110011000000000000
010000010000000000000110000111101000001100111100000000
100000010000000000000000000000100000110011000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000010100000000001000000001000000000
000000000000000101000010110000001011000000000000001000
101000000000000000000010100001111010110011001100000000
100000000000000000000010100000111100001100110000000000
010000000000000000000111000001001000110011001100000000
110000000000000000000100000000101110001100110000000000
000000000000000101000010100111001001110011001100000000
000000000000000000000100000000001001001100110000000000
000000000000000111000000010011001000110011001100000000
000000000000000000000010100000001000001100110000000000
000000000000000000000000000101101000110011001100000000
000000000000000000000000000000001100001100110000000000
000000000001000111000000000011001000110011001100000000
000000000000100000000000000000001101001100110000000000
000000000000000000000000000001001000110011001100000000
000000000000000000000000000000101100001100110000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000111011000000011111000000000
000000000000000000000000000000010000000011110010010010
000000000000000000000111100000001000111100001000000000
000000000000000000000100000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000001000000000000101000000000000001000000000
000000000000001111000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000001110000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000011100111000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000001001000000000101000001000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000010000000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000100000000000000000011000001000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 8 28
000000000000100000000000000000000000000000001000000000
000000000001010000000000000000001110000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001010000000000000000001110000000000000000000
000000000000100000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000001000000000
000011100000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000111100111001001001100111000000000
000000000000000111000100000000101100110011000000010000
101000000000000101000111100011101000111100001000000000
100000000000000000100010110000000000111100000000000000
010000000000001000000010101001001000111100000000000000
000000000000001111000100001001100000000000000000000000
000000000000000101000010101001001010111101010110100000
000000000000000101000000000001010000111100000010000011
000000000000001000000000011001101010110011000000000000
000000000000000001000010000101101100000000000000000000
000000000000001000000000011011011100101000000000000000
000000000000001011000010000111110000000000000000100000
000000000000001111000000001111011010110011000000000000
000000000000001011100010001101001110000000000000000000
110000000000001000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000101111111010110000000000000
000000000000000000000000000000011001010110000000000000
101000000000000000000000001101100001001111000000000000
100000000000000111000010111111001010000110000000000000
010000000000000000000010101111111101101000010100000000
000000000000000000000110111101011111111000100000000011
000000000000000101000010111011000001101001010100000000
000000000000000111100110001101101110110110110000000011
000000000000000000000000010101111110010100100000000000
000000000000000000000010100000011011010100100000000000
000000000000001000000110110111011101111100010100000000
000000000000000001000010100000101110111100010000000011
000000000000001000000110101111101010010100000000000000
000000000000000001000000000001110000101001010000000000
110000000000000000000010110000011101010110000100000001
000000000000000101000011010111011110101001001000000001

.logic_tile 11 28
000000100000000000000110100000000000000000001000000000
000011000000000000000010100000001001000000000000001000
000000000000000101100110100101100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010001001001001100111000000000
000000000000000000000010100000101010110011000000000000
000000000000000001100000000101101001001100111000000000
000000000000000000100000000000001000110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000001100110000101101001001100111000000000
000000000000000000100100000000001101110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000011110000001011110011000000000000

.logic_tile 12 28
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001101000000000000010000
101000000000000111100000010000001000111100001010000000
100000000000000000000010000000000000111100000000000000
010000000000000000000000001111111100010110100100100000
000000000000000000000010111001110000101011110010000010
000000000000000000000000000000000000000000000000000000
000000000010000000000010110000000000000000000000000000
000000000000000101100010001011001100010110100100000001
000000000000000000000010001111100000010111110010100010
000000000000000001100110001000000001010000100010000001
000000000000000000000111111101001000100000010000100100
000000000000010000000000000101011101000110100000000000
000000000000100000000000001011101110001111110000000000
110000000000000111000110010000000000000000000000000000
000000000000000000000110100000000000000000000000000000

.logic_tile 13 28
000000000000001111100000010111101000001100110000000000
000000000000001111100011100000100000110011000000010000
000000000000001001100000001001101000111111110000000000
000000000000000101000000000101011010000000100000000000
000000000000001101100000000101000000000000000000000000
000000000000001111000010100101101001100000010000000000
000000000000001000000111000001001000001111000000000000
000000000000000111000100000011011111001101000000000000
000000000000000111100000000000011000001000000000000000
000000000000000000000000001001001010000100000000000000
000000000000000000000000000101111000001100110000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110010001011010110010100000000000
000000000000000000000010000000001111110010100000000000
000000000000000000000110101101111110111110100000000000
000000000000000000000010000101110000010100000000100000

.logic_tile 14 28
000000000000010001100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000001101100000010101111010101001010000000000
000000000000000101000011110111100000000001010000000000
000001000000000000000000000000011001110100010000000000
000000000000000000000000001111011110111000100000100000
000000000000000101100000010011001010001000000000000000
000000000000000000000010100011001101011110100000000000
000000000000001000000000001001101110010110000000000000
000000000000000001000000000101001000010110100000000000

.logic_tile 15 28
000000000000000000000000001000001001001100110000000000
000000001110000000000000001111001011110011000000010000
101000000000001000000011101001101010010101010100100000
100000000000000011000110111001000000101001011001000000
110000000000000001100000000101111001010000100000000000
110000000000000000000010010101011001000000100001100000
000000000000000000000011100011111001101001010000000000
000000000000001101000000001101011101011110100000000000
000000001000000000000000000101111100010100000000000000
000000000000000000000000000000000000010100000000000000
000010100000001101000111100000011101101101010000000000
000000000000000001000000001101001101011110100000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 16 28
000000000001010001100000010000000000000000000000000000
000000000000100000100010010000000000000000000000000000
000000000000000000000000001001001010100000000000000000
000000000000000000000000001101111000000000000000000100
000000000000000000000010100000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000000101000000110000101111111000010000000000000
000000000000001001000110101011101010000000000000000000
000000000000010000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000101100000001001001010000000000000000000
000000000000000000000000001101111000000100000000000000

.logic_tile 17 28
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010001
101000000000000000000000010000001000001100111100000000
100000000000000000000010000000001100110011000000000001
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
010000000000000001100000000000001001001100111100000000
100000000000000000000000000000001101110011000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000101000000000101101001110011001100000000
000000000000000000000000000000101000001100110000010000
101000000000001000000010100101001001001100110100000000
100000000000000001000010100000001011110011000000000000
110000000000001001100110000001100000010110100000000000
110000000000000011000000000000100000010110100000000000
000000000000000001100000011000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000110000001101011100000000000000000
000000000000000000000000000111101001000000000000000000
000000000000001000000110100001001011011111110000000000
000000000000000001000100001101001010111111110010000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000001000000000010000000001000000001000000000
000000000000001011000011110000001001000000000000001000
101000000000001111000000010001000000000000001000000000
100000000000000011000011000000000000000000000000000000
000000000000101000000000000000000001000000001000000000
000000000001010011000000000000001000000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001001111100000000100000
010000000000000000000000000000001000000011110100000000
110000000000000000000000000000000000000011110000000010

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000011100000000001100001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000001011100111000000000001000000001000000000
000000000000000011100100000000001001000000000000000000
000000000000000011100000011101001000100011110000000000
000000000000000000100011011111101010000001110000000010
000000000000000001100010010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000111111111000000000000000000
000000000000001101000000000011101000010000000000000000
000000000000001000000000001000000001010000100000000000
000000000000000001000000000001001001100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110011101111100000000000000000000
000000000000001101000010111101001000100000000000000000

.logic_tile 8 29
000000100000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001010000000000000000000
000000001000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111100010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000111101011000001110000000000
000000000000000000000000000000101110000001110000000000
000000000000000001000000000011000000001100110000000000
000000000000000000100000000000001011110011000000000000
000000000000000000000000000101000000001100110000000000
000000000000000000000000000011101011110011000000000000
000000000000000000000000000101001000001100110000000000
000000000000000000000000001101110000110011000000000010
000000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 10 29
000000000001000000000010100000000001000000001000000000
000000000000000000000010100000001100000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000010100101101000001100111000000000
000000001100000000000000000000000000110011000000000000
000000000000000000000110000000001000001100111000000000
000000001000000000000100000000001111110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000001000000000000100000110011000000000000
000000100000000000000010000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000010000001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 11 29
000000000000001000000010100101001000001100111000000000
000000000000000001000100000000101101110011000000010000
101000000000001000000110000111001001000110100110000000
100000000000000101000000000011001110101001001000000010
010000000000000000000000000111111000101000010110100000
000000000000000000000010000011011000110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010001011110010100000010000000
000000000000001101100010000000110000010100000000100000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000001111111100010110100000000100
000000000000000000000000000001110000010100000000000000
110000000000001000000000011000000001000110000000000000
000000000000000001000010101111001101001001000000100000

.logic_tile 12 29
000000000000001000000000000011011110111100000000000000
000000000000000011000000000001111010110100000000000000
101000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000011100011100011011110101000000000100001
110000000000000000000100000000110000101000000000000010
000000000000000011100000000001001011000000000000000000
000000000000000001000000001011001111000000100000000000
000000000000000000000010101101111111000000000000000000
000000000000000000000100001011001010100000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000111000001111001110110000000
000000000000000001000000000000001000111001111001000000
110000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000111100001111001110000000000
000000000000000000000000000000001001111001110010000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000110010001000000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000000111100110010101100000000000001000000000
100000000000000000000010000000000000000000000000000000
110000000000000000000111101000001000000100100100000000
110000000000000000000100001001001001001000010000000000
000000000000000001100011100000011000000010100100000000
000000000000000000000111111001010000000001010000000000
000000000000000000000000000000011011100000000000000000
000000000000000000000000001101011011010000000000000000
000000000000000000000000000101111000000001100100000000
000000000000000000000000000000011001000001100000000000
000000000000000000000011100001111011001000010000000000
000000000000000000000000000000111010001000010000000000
110000000000000000000000000101101001010001000000000000
000000000000000000000000001001111000000100010000000000

.logic_tile 16 29
000000000000000000000000010101011110000000100000000000
000000000000000000000010011001101110000000000000000000
000000000000000000000110010101000000101001010000000000
000000001010000000000110011111100000000000000000000000
000000000000000001100010101011111101000010000000000000
000000000000000000000010000011101101000000000000000000
000000000000001000000010110000001100000011000000000000
000000000000000001000010010000011101000011000000000000
000000000000001101100110110001101101000010000000000000
000000000000000101000010100011101001000000000000000000
000000000000001101100110111101101010100000000010000000
000000000000000101000010100101101110000000000001000000
000000000000001101000011110101111000101000000000000000
000000000000000001000110000011110000000000000000000000
000000000000000000000000000001001111100000000000000000
000000000000000001000000000011111110000000000000000000

.logic_tile 17 29
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000010111001000001100111100000000
100000000000000000000010000000000000110011000000000000
000000000000001000000000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000001001100110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 18 29
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000001100000010000000100
000000000000000000000000000111001001010000100000000100
000000000000000000000000000000001110111100000000000000
000000000000000000000010100000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000100000000001000010000010
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000

.logic_tile 8 30
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000001100000010101001000001100111000000000
000000000001000000100010000000100000110011000000010000
000000000000000000000110001111001000010010000000000000
000000000000000000000000001001001000010110100000000000
000000000000000001000000010101101011000000010000000000
000000000000000000000010011011111111000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000001011101000000000000000000
000000000000000000000010001111011011000001000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010001001001011000001000000000001
000000000000000001000000000111101100000000000010100000

.logic_tile 11 30
000000000000000011100011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111001101011000000000000000000000
000000000000001001000100001001001001010000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011100011111101101110000000000000000000
000000000000000000100011001011001000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011011000010000000000000
000000000000000000000000001101111011000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000010000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000111111101110000110000000000
000000000000001001000000001011001001110001110000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000010101000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000001001011100101001010010000000
000000000000010000000000000101001001110110100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001001111110101000000000000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000001000000000000000001000001100110100000000
000000000000000011000000000000001100110011000000010000
101000000000000000000000000001001100000010000000000000
100000000000000000000000001011001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001001100000000010000000000
000000000000000000000000000011001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010011000000010
000011010000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001001110001000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000111000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
011000000000000000
000000000000000100
000000000000000001
000010000000000000
000011110000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000010110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000001110000000010
000100001000000000
000000000000000000
000000000000000001
000000000000111110
000000000000011000
001000000000000100
000000000001000000
000000000000000000
000000000000000000
000010000000000010
000010110000010000
000001111000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
010000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
010000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000000100
001101111000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 7 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 8 P1B9$SB_IO_OUT_$glb_clk
.sym 9 rst_$glb_sr
.sym 5511 locked_SB_LUT4_I3_O
.sym 5614 rst_counter[5]
.sym 5617 rst_counter[7]
.sym 5618 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 5619 rst_counter[4]
.sym 5620 rst_counter[8]
.sym 5621 rst_counter[6]
.sym 5711 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 5827 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 5828 rst_counter_SB_LUT4_O_6_I3
.sym 5829 rst_counter_SB_LUT4_O_5_I3
.sym 5830 rst_counter_SB_LUT4_O_4_I3
.sym 5831 rst_counter_SB_LUT4_O_3_I3
.sym 5832 rst_counter_SB_LUT4_O_2_I3
.sym 5833 rst_counter_SB_LUT4_O_1_I3
.sym 6053 rst_counter_SB_LUT4_O_I3[2]
.sym 6054 rst_counter_SB_LUT4_O_I3[3]
.sym 6055 rst_counter[2]
.sym 6056 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 6057 rst_counter[1]
.sym 6058 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 6059 rst_SB_DFF_Q_D[0]
.sym 6060 rst_counter[9]
.sym 6169 $PACKER_VCC_NET
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6344 rst_SB_DFF_Q_D[0]
.sym 6366 $PACKER_VCC_NET
.sym 6400 locked_SB_LUT4_I3_O
.sym 9371 locked_SB_LUT4_I3_O
.sym 9821 vga.vs_out_SB_DFFESR_Q_E
.sym 10578 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10579 rst_counter_SB_LUT4_O_6_I3
.sym 10582 rst_counter_SB_LUT4_O_3_I3
.sym 10588 rst_counter_SB_LUT4_O_5_I3
.sym 10589 rst_counter_SB_LUT4_O_4_I3
.sym 10613 rst_counter_SB_LUT4_O_4_I3
.sym 10631 rst_counter_SB_LUT4_O_6_I3
.sym 10634 rst_counter_SB_LUT4_O_6_I3
.sym 10635 rst_counter_SB_LUT4_O_4_I3
.sym 10636 rst_counter_SB_LUT4_O_5_I3
.sym 10637 rst_counter_SB_LUT4_O_3_I3
.sym 10642 rst_counter_SB_LUT4_O_3_I3
.sym 10647 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10655 rst_counter_SB_LUT4_O_5_I3
.sym 10685 rst_counter[3]
.sym 10697 $PACKER_VCC_NET
.sym 10724 rst_counter[5]
.sym 10726 rst_counter[2]
.sym 10727 rst_counter[7]
.sym 10730 rst_counter[8]
.sym 10731 rst_counter[6]
.sym 10735 locked_SB_LUT4_I3_O
.sym 10737 rst_counter[4]
.sym 10739 rst_counter[9]
.sym 10741 $PACKER_VCC_NET
.sym 10742 rst_counter[3]
.sym 10749 $PACKER_VCC_NET
.sym 10756 $nextpnr_ICESTORM_LC_62$O
.sym 10759 rst_counter[9]
.sym 10762 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 10764 rst_counter[8]
.sym 10765 $PACKER_VCC_NET
.sym 10766 rst_counter[9]
.sym 10768 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 10770 rst_counter[7]
.sym 10771 $PACKER_VCC_NET
.sym 10772 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 10774 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 10776 $PACKER_VCC_NET
.sym 10777 rst_counter[6]
.sym 10778 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 10780 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 10782 $PACKER_VCC_NET
.sym 10783 rst_counter[5]
.sym 10784 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 10786 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 10788 rst_counter[4]
.sym 10789 $PACKER_VCC_NET
.sym 10790 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 10792 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 10794 $PACKER_VCC_NET
.sym 10795 rst_counter[3]
.sym 10796 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 10798 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 10800 rst_counter[2]
.sym 10801 $PACKER_VCC_NET
.sym 10802 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 10803 locked_SB_LUT4_I3_O
.sym 10804 P1B9$SB_IO_OUT_$glb_clk
.sym 10866 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 10872 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10875 rst_counter[1]
.sym 10877 rst_counter_SB_LUT4_O_2_I3
.sym 10878 rst_counter_SB_LUT4_O_1_I3
.sym 10879 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 10880 rst_counter_SB_LUT4_O_I3[3]
.sym 10882 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 10884 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 10885 $PACKER_VCC_NET
.sym 10894 rst_counter[9]
.sym 10895 rst_counter_SB_LUT4_O_I3[2]
.sym 10898 locked_SB_LUT4_I3_O
.sym 10903 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 10905 $PACKER_VCC_NET
.sym 10906 rst_counter[1]
.sym 10907 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 10911 rst_counter_SB_LUT4_O_I3[3]
.sym 10912 $PACKER_VCC_NET
.sym 10913 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 10917 rst_counter_SB_LUT4_O_1_I3
.sym 10922 rst_counter[9]
.sym 10931 rst_counter_SB_LUT4_O_I3[2]
.sym 10934 rst_counter_SB_LUT4_O_I3[2]
.sym 10935 rst_counter_SB_LUT4_O_2_I3
.sym 10936 rst_counter_SB_LUT4_O_1_I3
.sym 10937 rst_counter_SB_LUT4_O_I3[3]
.sym 10940 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 10941 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10942 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 10943 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 10947 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 10950 locked_SB_LUT4_I3_O
.sym 10951 P1B9$SB_IO_OUT_$glb_clk
.sym 11024 rst_SB_DFF_Q_D[0]
.sym 11043 P1B10$SB_IO_OUT
.sym 11051 P1B10$SB_IO_OUT
.sym 11053 rst_SB_DFF_Q_D[0]
.sym 11060 P1B10$SB_IO_OUT
.sym 11117 P1B10$SB_IO_OUT
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 13989 vga.count_v[2]
.sym 14646 rst_counter_SB_LUT4_O_2_I3
.sym 14680 rst_counter_SB_LUT4_O_2_I3
.sym 14972 rst
.sym 17561 vga.vs_out
.sym 17568 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 17586 $PACKER_VCC_NET
.sym 17591 $PACKER_VCC_NET
.sym 17596 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 17685 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17686 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17687 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17688 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17689 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17690 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17691 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17807 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17808 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17810 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 17811 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 17812 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 17814 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 17819 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17825 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17827 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17934 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17936 vga.vs_out_SB_DFFESR_Q_E
.sym 17937 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17946 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 17948 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 17961 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 18056 vga.blank_v
.sym 18059 P1A9$SB_IO_OUT
.sym 18071 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 18083 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18182 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 18183 vga.blank_h
.sym 18189 P1A9$SB_IO_OUT
.sym 18305 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 18316 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18317 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 18318 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18319 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18329 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 18422 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 18423 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 18431 $PACKER_VCC_NET
.sym 18434 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 18435 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 18442 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18457 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 18559 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 18673 rst
.sym 18818 rst_SB_DFF_Q_D[0]
.sym 18924 P1B4$SB_IO_OUT
.sym 19054 P1A9$SB_IO_OUT
.sym 19059 P1A9$SB_IO_OUT
.sym 19336 P1A9$SB_IO_OUT
.sym 19823 P1A9$SB_IO_OUT
.sym 20314 P1A9$SB_IO_OUT
.sym 20810 P1A9$SB_IO_OUT
.sym 21294 P1A9$SB_IO_OUT
.sym 21298 vga.count_v[2]
.sym 21300 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21302 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21304 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21311 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21313 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21314 vga.count_v[2]
.sym 21316 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21330 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21331 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21332 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21335 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21336 $PACKER_VCC_NET
.sym 21342 $nextpnr_ICESTORM_LC_1$O
.sym 21345 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21348 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 21350 vga.count_v[2]
.sym 21354 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21356 $PACKER_VCC_NET
.sym 21357 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21360 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 21363 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21366 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 21368 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21372 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 21374 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21378 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 21381 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21384 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21387 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21393 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21416 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21417 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21418 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21421 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21422 $PACKER_VCC_NET
.sym 21425 $PACKER_VCC_NET
.sym 21426 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21427 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21428 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21448 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21451 vga.count_v[2]
.sym 21452 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21453 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21458 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21459 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 21460 vga.vs_out_SB_DFFESR_Q_E
.sym 21466 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21468 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21469 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21508 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 21509 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21511 vga.count_v[2]
.sym 21512 vga.vs_out_SB_DFFESR_Q_E
.sym 21513 P1B9$SB_IO_OUT_$glb_clk
.sym 21514 rst_$glb_sr
.sym 21517 vga.count_v[2]
.sym 21518 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21519 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21520 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21521 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21522 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21527 vga.vs_out
.sym 21544 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21546 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21549 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21558 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21561 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21566 $PACKER_VCC_NET
.sym 21567 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21568 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 21569 $PACKER_VCC_NET
.sym 21571 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21573 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21574 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21576 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21582 vga.count_v[2]
.sym 21583 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21584 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21585 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21586 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21587 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21588 $nextpnr_ICESTORM_LC_40$O
.sym 21590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 21594 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 21596 $PACKER_VCC_NET
.sym 21597 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21598 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21600 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 21603 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21604 vga.count_v[2]
.sym 21606 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21608 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21609 $PACKER_VCC_NET
.sym 21610 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21612 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21614 $PACKER_VCC_NET
.sym 21615 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21616 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21618 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21620 $PACKER_VCC_NET
.sym 21621 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21622 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21624 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21626 $PACKER_VCC_NET
.sym 21627 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21628 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21630 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21632 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21633 $PACKER_VCC_NET
.sym 21634 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21638 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21640 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21641 vga.count_v_SB_DFFESS_Q_E
.sym 21643 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21651 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21653 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21655 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21661 vga.count_v[2]
.sym 21663 vga.vs_out_SB_DFFESR_Q_E
.sym 21666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21668 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21672 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21674 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21685 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21686 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21687 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21689 vga.count_v[2]
.sym 21690 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21691 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21692 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21694 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 21695 $PACKER_VCC_NET
.sym 21700 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 21703 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21705 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21706 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 21708 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21711 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21714 $PACKER_VCC_NET
.sym 21715 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21719 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 21720 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 21721 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 21730 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21731 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21732 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21733 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21736 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 21743 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21744 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21745 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 21754 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21755 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21756 vga.count_v[2]
.sym 21767 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21780 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21782 $PACKER_VCC_NET
.sym 21784 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21785 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21786 P1A9$SB_IO_OUT
.sym 21791 rst
.sym 21794 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21796 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 21802 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21803 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21814 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21816 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21817 rst
.sym 21820 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21823 $PACKER_VCC_NET
.sym 21825 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 21828 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21830 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 21834 $nextpnr_ICESTORM_LC_38$O
.sym 21836 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21840 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 21843 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21846 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 21848 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21852 $nextpnr_ICESTORM_LC_39$I3
.sym 21854 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21858 $nextpnr_ICESTORM_LC_39$COUT
.sym 21860 $PACKER_VCC_NET
.sym 21862 $nextpnr_ICESTORM_LC_39$I3
.sym 21865 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21868 $nextpnr_ICESTORM_LC_39$COUT
.sym 21871 rst
.sym 21872 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21874 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 21878 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21879 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 21880 rst
.sym 21884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 21885 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 21886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 21888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 21897 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21909 $PACKER_VCC_NET
.sym 21911 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21913 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 21914 $PACKER_VCC_NET
.sym 21915 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 21916 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21917 $PACKER_VCC_NET
.sym 21936 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 21940 vga.blank_h
.sym 21944 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21952 vga.blank_v
.sym 21978 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21994 vga.blank_v
.sym 21996 vga.blank_h
.sym 22004 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 22005 P1B9$SB_IO_OUT_$glb_clk
.sym 22006 rst_$glb_sr
.sym 22010 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22011 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 22012 vga.blank_h_SB_DFFESS_Q_E
.sym 22013 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22014 vga.hs_out_SB_DFFSR_Q_R
.sym 22020 vga.count_h[2]
.sym 22024 vga.count_h[3]
.sym 22026 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 22028 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 22032 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 22034 vga.blank_h_SB_DFFESS_Q_E
.sym 22036 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22042 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22050 vga.blank_h_SB_DFFESS_Q_E
.sym 22051 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22056 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22057 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 22062 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22066 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22074 $PACKER_VCC_NET
.sym 22075 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 22077 $PACKER_VCC_NET
.sym 22080 $nextpnr_ICESTORM_LC_17$O
.sym 22083 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 22086 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 22088 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22089 $PACKER_VCC_NET
.sym 22092 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 22094 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22095 $PACKER_VCC_NET
.sym 22098 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 22101 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22104 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 22106 $PACKER_VCC_NET
.sym 22107 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 22110 $nextpnr_ICESTORM_LC_18$I3
.sym 22113 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22116 $nextpnr_ICESTORM_LC_18$COUT
.sym 22118 $PACKER_VCC_NET
.sym 22120 $nextpnr_ICESTORM_LC_18$I3
.sym 22126 $nextpnr_ICESTORM_LC_18$COUT
.sym 22127 vga.blank_h_SB_DFFESS_Q_E
.sym 22128 P1B9$SB_IO_OUT_$glb_clk
.sym 22129 rst_$glb_sr
.sym 22131 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 22132 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 22133 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 22143 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22144 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 22151 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22155 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22159 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22161 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 22163 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 22164 vga.hs_out_SB_DFFSR_Q_R
.sym 22174 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22176 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 22181 $PACKER_VCC_NET
.sym 22188 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 22189 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 22190 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 22193 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 22194 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 22196 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 22202 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22203 $nextpnr_ICESTORM_LC_63$O
.sym 22205 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 22209 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[2]
.sym 22211 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 22215 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[3]
.sym 22217 $PACKER_VCC_NET
.sym 22218 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 22221 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[4]
.sym 22224 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 22227 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[5]
.sym 22230 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22233 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[6]
.sym 22236 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 22239 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[7]
.sym 22242 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 22243 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22245 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 22248 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 22254 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 22260 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 22272 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 22274 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22277 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22286 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 22287 rst
.sym 22288 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22289 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 22301 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22318 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 22326 $nextpnr_ICESTORM_LC_64$I3
.sym 22328 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 22330 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22336 $nextpnr_ICESTORM_LC_64$I3
.sym 22382 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22383 vga.hs_out
.sym 22388 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 22395 vga.count_h[1]
.sym 22520 $PACKER_VCC_NET
.sym 22567 rst_SB_DFF_Q_D[0]
.sym 22604 rst_SB_DFF_Q_D[0]
.sym 22620 P1B9$SB_IO_OUT_$glb_clk
.sym 22632 rst
.sym 22697 P1A9$SB_IO_OUT
.sym 22721 P1A9$SB_IO_OUT
.sym 22757 P1A9$SB_IO_OUT
.sym 23026 P1A9$SB_IO_OUT
.sym 25120 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25159 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25161 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25163 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25164 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25165 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25166 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25167 $PACKER_VCC_NET
.sym 25169 vga.count_v[2]
.sym 25170 $PACKER_VCC_NET
.sym 25171 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25173 $nextpnr_ICESTORM_LC_43$O
.sym 25175 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25179 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 25181 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25182 $PACKER_VCC_NET
.sym 25185 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 25187 vga.count_v[2]
.sym 25188 $PACKER_VCC_NET
.sym 25191 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 25194 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25197 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 25199 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25203 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 25205 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25209 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 25212 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25215 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 25217 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25248 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25250 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25256 vga.count_v[2]
.sym 25257 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25258 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25259 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 25288 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25296 $nextpnr_ICESTORM_LC_44$I3
.sym 25298 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25306 $nextpnr_ICESTORM_LC_44$I3
.sym 25368 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 25370 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25372 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25374 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25375 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25376 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25379 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25389 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25390 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25392 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25397 vga.count_v[2]
.sym 25398 vga.count_v_SB_DFFESS_Q_E
.sym 25400 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25402 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25406 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25409 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25414 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25419 $nextpnr_ICESTORM_LC_26$O
.sym 25421 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25425 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 25427 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25431 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 25432 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25433 vga.count_v[2]
.sym 25435 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 25437 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 25438 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25440 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25441 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 25443 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 25444 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25446 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25447 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 25449 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 25450 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25451 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25453 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 25455 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 25456 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25458 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25459 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 25461 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 25462 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25463 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25465 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 25466 vga.count_v_SB_DFFESS_Q_E
.sym 25467 P1B9$SB_IO_OUT_$glb_clk
.sym 25468 rst_$glb_sr
.sym 25483 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25487 vga.count_v[2]
.sym 25489 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25491 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25495 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25496 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25498 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25500 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 25501 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25502 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25504 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25505 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 25512 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25521 vga.count_v_SB_DFFESS_Q_E
.sym 25526 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25530 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 25531 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25536 rst
.sym 25539 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25544 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25545 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25546 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 25555 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25557 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25558 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25562 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 25563 rst
.sym 25575 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25576 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25589 vga.count_v_SB_DFFESS_Q_E
.sym 25590 P1B9$SB_IO_OUT_$glb_clk
.sym 25591 rst_$glb_sr
.sym 25604 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25606 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 25609 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 25610 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25611 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25616 vga.count_h[1]
.sym 25617 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 25619 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 25642 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 25643 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25645 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25646 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 25650 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25651 $PACKER_VCC_NET
.sym 25652 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 25655 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 25658 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 25662 $PACKER_VCC_NET
.sym 25663 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25665 $nextpnr_ICESTORM_LC_45$O
.sym 25668 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 25671 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 25673 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 25677 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 25679 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 25683 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 25686 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25689 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 25691 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25692 $PACKER_VCC_NET
.sym 25695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 25697 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 25701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 25703 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25704 $PACKER_VCC_NET
.sym 25705 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 25709 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 25728 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 25729 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25734 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 25741 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 25748 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 25756 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25758 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 25760 vga.count_h[2]
.sym 25761 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25762 vga.count_h[3]
.sym 25768 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25769 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25770 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25771 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25773 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 25776 vga.count_h[1]
.sym 25778 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 25779 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 25782 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 25784 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 25789 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25790 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 25791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 25792 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 25795 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25796 vga.count_h[1]
.sym 25797 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 25798 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25801 vga.count_h[2]
.sym 25802 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 25803 vga.count_h[3]
.sym 25804 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 25813 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25814 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25815 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 25816 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25850 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25854 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 25856 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25858 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 25873 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 25879 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25881 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25884 $PACKER_VCC_NET
.sym 25885 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 25889 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25890 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 25891 rst
.sym 25892 $PACKER_VCC_NET
.sym 25893 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 25894 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 25898 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 25899 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 25911 $nextpnr_ICESTORM_LC_20$O
.sym 25914 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25917 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 25919 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25920 $PACKER_VCC_NET
.sym 25923 $nextpnr_ICESTORM_LC_21$I3
.sym 25925 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25929 $nextpnr_ICESTORM_LC_21$COUT
.sym 25931 $PACKER_VCC_NET
.sym 25933 $nextpnr_ICESTORM_LC_21$I3
.sym 25936 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 25937 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 25938 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 25939 $nextpnr_ICESTORM_LC_21$COUT
.sym 25943 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 25944 rst
.sym 25948 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 25949 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 25950 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 25951 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 25954 rst
.sym 25955 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 25956 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 25975 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25979 rst
.sym 25981 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 25983 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25993 vga.count_h[2]
.sym 25995 vga.count_h[3]
.sym 26002 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 26003 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 26004 vga.count_h[2]
.sym 26008 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 26009 $PACKER_VCC_NET
.sym 26011 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26013 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 26015 $PACKER_VCC_NET
.sym 26017 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 26018 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 26019 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 26020 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 26021 vga.count_h[3]
.sym 26034 $nextpnr_ICESTORM_LC_50$O
.sym 26037 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 26040 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 26042 $PACKER_VCC_NET
.sym 26043 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 26044 vga.count_h[2]
.sym 26046 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 26048 $PACKER_VCC_NET
.sym 26049 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 26050 vga.count_h[3]
.sym 26052 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 26054 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 26055 $PACKER_VCC_NET
.sym 26056 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 26058 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 26060 $PACKER_VCC_NET
.sym 26061 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 26064 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 26066 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 26070 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 26073 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 26076 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 26078 $PACKER_VCC_NET
.sym 26079 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 26100 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 26101 $PACKER_VCC_NET
.sym 26105 $PACKER_VCC_NET
.sym 26111 vga.hs_out
.sym 26120 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 26125 vga.count_h[1]
.sym 26133 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 26157 $nextpnr_ICESTORM_LC_51$I3
.sym 26159 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 26167 $nextpnr_ICESTORM_LC_51$I3
.sym 26201 vga.count_h[1]
.sym 26248 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 26250 $PACKER_VCC_NET
.sym 26252 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26253 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 26254 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 26256 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26261 vga.hs_out_SB_DFFSR_Q_R
.sym 26263 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 26280 $nextpnr_ICESTORM_LC_22$O
.sym 26283 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 26286 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 26288 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 26292 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 26295 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26298 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 26301 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26304 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 26306 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 26307 $PACKER_VCC_NET
.sym 26310 $nextpnr_ICESTORM_LC_23$I3
.sym 26312 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 26316 $nextpnr_ICESTORM_LC_23$COUT
.sym 26319 $PACKER_VCC_NET
.sym 26320 $nextpnr_ICESTORM_LC_23$I3
.sym 26326 $nextpnr_ICESTORM_LC_23$COUT
.sym 26328 P1B9$SB_IO_OUT_$glb_clk
.sym 26329 vga.hs_out_SB_DFFSR_Q_R
.sym 26349 vga.hs_out_SB_DFFSR_Q_R
.sym 26463 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26525 P1B9$SB_IO_OUT
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26544 P1A9$SB_IO_OUT
.sym 26546 P1B4$SB_IO_OUT
.sym 26685 P1A9$SB_IO_OUT
.sym 26824 P1A9$SB_IO_OUT
.sym 27239 P1A9$SB_IO_OUT
.sym 27646 P1A9$SB_IO_OUT
.sym 28049 P1A9$SB_IO_OUT
.sym 28461 P1A9$SB_IO_OUT
.sym 28501 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 28543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28545 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28547 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28548 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28549 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 28550 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28553 vga.count_v[2]
.sym 28603 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 28605 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 28646 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28655 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28656 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 28660 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 28661 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 28748 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28749 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28756 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28757 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 28808 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[9]
.sym 28809 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[10]
.sym 28849 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28855 vga.count_v[2]
.sym 28861 P1A9$SB_IO_OUT
.sym 28910 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28911 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 28915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28953 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28955 vga.count_v[2]
.sym 28959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[11]
.sym 28961 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28963 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 28965 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 28966 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 28968 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 28971 vga.count_h[2]
.sym 28972 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 29013 vga.count_h[2]
.sym 29014 vga.count_h[3]
.sym 29015 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 29016 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29017 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 29018 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 29054 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 29055 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 29056 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 29057 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29059 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 29061 vga.ball_pos_v[8]
.sym 29062 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 29064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 29065 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 29066 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 29067 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29072 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 29076 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 29113 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 29114 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 29115 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 29117 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 29118 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29119 vga.count_h[1]
.sym 29120 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29155 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 29156 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 29158 vga.count_h[3]
.sym 29160 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 29161 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 29165 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 29166 vga.count_h[2]
.sym 29169 vga.count_h[3]
.sym 29171 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 29173 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29176 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 29178 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 29220 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 29222 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 29258 vga.count_h[1]
.sym 29268 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 29269 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 29274 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29276 vga.count_h[3]
.sym 29277 vga.count_h[1]
.sym 29280 vga.count_h[2]
.sym 29363 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 29372 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 29374 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 29421 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29423 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 29424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 29426 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 29528 P1B7$SB_IO_OUT
.sym 29665 rst
.sym 29671 vga.hs_out
.sym 29697 P1B9$SB_IO_OUT
.sym 29721 P1B9$SB_IO_OUT
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29739 P1A9$SB_IO_OUT
.sym 29742 P1B4$SB_IO_OUT
.sym 29950 P1B4$SB_IO_OUT
.sym 30074 P1B4$SB_IO_OUT
.sym 31896 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 31911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 31912 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 32008 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32131 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32142 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32150 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32162 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 32164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 32165 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 32172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 32185 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32205 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 32207 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32264 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32266 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 32280 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 32295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 32298 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 32300 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 32303 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 32311 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 32315 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 32319 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 32322 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 32328 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 32329 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 32330 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 32331 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 32340 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 32341 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 32342 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 32343 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 32399 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 32401 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 32403 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 32404 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[2]
.sym 32406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[3]
.sym 32408 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[4]
.sym 32410 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[5]
.sym 32412 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[6]
.sym 32418 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[4]
.sym 32425 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 32427 vga.count_v[2]
.sym 32428 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[2]
.sym 32430 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[3]
.sym 32431 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 32434 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[5]
.sym 32436 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[6]
.sym 32437 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 32438 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[7]
.sym 32440 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32442 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32444 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32446 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32448 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32450 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.sym 32452 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 32453 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 32456 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
.sym 32458 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 32459 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 32462 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[3]
.sym 32464 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[2]
.sym 32465 vga.count_v[2]
.sym 32468 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[4]
.sym 32470 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[3]
.sym 32474 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[5]
.sym 32476 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32477 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[4]
.sym 32480 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[6]
.sym 32482 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[5]
.sym 32483 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 32486 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[7]
.sym 32488 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32489 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[6]
.sym 32492 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[8]
.sym 32494 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[7]
.sym 32495 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32500 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 32502 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 32504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 32505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 32507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 32512 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32516 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32517 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32523 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32524 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[7]
.sym 32528 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 32529 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 32533 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 32536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[8]
.sym 32557 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32564 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[8]
.sym 32566 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[9]
.sym 32568 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 32573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[9]
.sym 32575 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[8]
.sym 32576 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32579 $nextpnr_ICESTORM_LC_33$I3
.sym 32581 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[9]
.sym 32583 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 32589 $nextpnr_ICESTORM_LC_33$I3
.sym 32624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[2]
.sym 32625 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[3]
.sym 32626 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[4]
.sym 32627 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[5]
.sym 32628 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[6]
.sym 32629 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[7]
.sym 32630 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[8]
.sym 32639 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 32647 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32648 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32649 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[31]
.sym 32650 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32652 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 32653 vga.ball_pos_v[5]
.sym 32654 rst
.sym 32658 vga.count_h[3]
.sym 32671 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 32674 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 32676 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 32677 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32678 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32680 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32681 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32682 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32685 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 32689 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 32694 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 32696 $nextpnr_ICESTORM_LC_61$O
.sym 32698 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 32702 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[1]
.sym 32705 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32706 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32708 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[2]
.sym 32710 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 32712 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32714 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]
.sym 32717 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 32720 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[4]
.sym 32722 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 32726 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32728 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 32733 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32734 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 32735 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32736 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32746 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 32747 P1B4$SB_IO_OUT
.sym 32748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 32750 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 32751 vga.red_SB_DFFSR_Q_R
.sym 32752 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 32753 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 32762 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32764 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 32767 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32770 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32771 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 32774 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32775 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32777 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32788 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32789 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 32791 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32792 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32794 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32797 vga.count_h[2]
.sym 32801 vga.count_h[1]
.sym 32806 vga.count_h[3]
.sym 32807 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32809 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32819 $nextpnr_ICESTORM_LC_32$O
.sym 32822 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 32825 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 32828 vga.count_h[1]
.sym 32831 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 32832 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32833 vga.count_h[2]
.sym 32835 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 32837 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 32838 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32840 vga.count_h[3]
.sym 32841 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 32843 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 32844 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32846 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32847 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 32849 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 32850 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32852 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32853 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 32855 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 32856 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32858 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32859 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 32861 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 32862 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32864 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32865 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 32867 P1B9$SB_IO_OUT_$glb_clk
.sym 32868 rst_$glb_sr
.sym 32869 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 32871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]
.sym 32872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 32873 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[4]
.sym 32874 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[5]
.sym 32875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[6]
.sym 32876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[7]
.sym 32883 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32887 vga.count_h[2]
.sym 32888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 32889 vga.count_h[3]
.sym 32891 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32892 P1A9$SB_IO_OUT
.sym 32894 vga.count_h[2]
.sym 32897 vga.count_h[1]
.sym 32900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 32902 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32903 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32904 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32905 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 32912 vga.count_h[2]
.sym 32914 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32915 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32916 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32917 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32920 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 32921 vga.count_h[3]
.sym 32923 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32927 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32930 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32932 vga.count_h[1]
.sym 32934 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32942 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 32943 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32944 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32946 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 32949 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32950 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32952 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 32957 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32958 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 32967 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 32968 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 32969 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32970 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 32973 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 32974 vga.count_h[1]
.sym 32975 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32976 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32979 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 32980 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 32981 vga.count_h[1]
.sym 32986 vga.count_h[2]
.sym 32988 vga.count_h[3]
.sym 32990 P1B9$SB_IO_OUT_$glb_clk
.sym 32991 rst_$glb_sr
.sym 32992 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[8]
.sym 32993 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[9]
.sym 33004 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 33008 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33009 vga.count_h[2]
.sym 33010 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 33011 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 33017 $PACKER_VCC_NET
.sym 33020 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 33022 $PACKER_VCC_NET
.sym 33033 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 33034 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 33037 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 33038 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 33040 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 33041 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 33042 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33043 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 33046 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 33048 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 33052 $PACKER_VCC_NET
.sym 33056 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 33064 $PACKER_VCC_NET
.sym 33065 $nextpnr_ICESTORM_LC_12$O
.sym 33068 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 33071 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 33074 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 33077 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 33080 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 33083 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 33085 $PACKER_VCC_NET
.sym 33086 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 33089 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 33091 $PACKER_VCC_NET
.sym 33092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 33096 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 33097 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 33098 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 33099 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 33108 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 33109 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 33110 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 33111 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33133 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 33140 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[31]
.sym 33150 rst
.sym 33161 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 33163 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 33164 vga.count_h[2]
.sym 33167 vga.count_h[3]
.sym 33168 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 33169 vga.count_h[1]
.sym 33172 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33174 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33177 $PACKER_VCC_NET
.sym 33188 $nextpnr_ICESTORM_LC_0$O
.sym 33190 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 33194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 33196 vga.count_h[1]
.sym 33200 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 33202 vga.count_h[2]
.sym 33206 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 33208 vga.count_h[3]
.sym 33209 $PACKER_VCC_NET
.sym 33212 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[4]
.sym 33214 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 33218 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[5]
.sym 33221 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 33224 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[6]
.sym 33227 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33230 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[7]
.sym 33232 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33233 $PACKER_VCC_NET
.sym 33251 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 33274 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[7]
.sym 33280 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 33283 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 33284 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 33286 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33288 vga.count_h[1]
.sym 33289 vga.count_h[2]
.sym 33292 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 33293 vga.count_h[3]
.sym 33294 $PACKER_VCC_NET
.sym 33295 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 33299 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 33307 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33309 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33310 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 33311 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[8]
.sym 33313 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 33314 $PACKER_VCC_NET
.sym 33317 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 33320 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33324 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 33325 vga.count_h[2]
.sym 33326 vga.count_h[1]
.sym 33327 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 33336 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 33337 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33338 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 33339 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33342 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 33344 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 33354 vga.count_h[3]
.sym 33355 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 33356 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 33357 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 33361 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[31]
.sym 33407 vga.hs_out
.sym 33477 vga.hs_out
.sym 33559 P1B4$SB_IO_OUT
.sym 33570 P1B4$SB_IO_OUT
.sym 33604 P1B4$SB_IO_OUT
.sym 33617 P1B4$SB_IO_OUT
.sym 33749 P1A9$SB_IO_OUT
.sym 33881 P1B4$SB_IO_OUT
.sym 35357 P1B4$SB_IO_OUT
.sym 35867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 35871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 35880 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 35883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 35884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 35885 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 35886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 35887 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 35890 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 35894 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 35895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 35896 vga.count_v[2]
.sym 35898 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 35899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 35900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 35901 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 35902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 35903 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35904 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 35906 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 35907 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 35908 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 35909 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 35910 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 35911 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 35914 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 35915 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 35916 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 35918 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 35920 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 35921 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 35924 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 35926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 35927 vga.count_v[2]
.sym 35928 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 35930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 35932 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 35933 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 35934 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 35936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 35938 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 35940 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 35942 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 35944 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35945 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 35946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 35948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 35950 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 35951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 35952 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 35954 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 35956 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 35957 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 35958 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 35964 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 35965 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 35966 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 35967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 35968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 35969 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 35989 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35995 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 35997 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 35998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 36003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36020 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36026 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 36027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 36037 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36038 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 36041 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 36044 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 36049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36053 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 36056 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 36061 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36065 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 36068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 36073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36077 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 36080 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36085 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36088 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 36089 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 36090 P1B8$SB_IO_OUT
.sym 36099 vga.ball_pos_v[2]
.sym 36101 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 36111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 36114 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 36115 $PACKER_VCC_NET
.sym 36119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 36120 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 36121 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 36142 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36158 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 36161 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36164 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 36166 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36170 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 36173 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 36178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36182 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 36185 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36188 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 36190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 36197 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36200 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 36202 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36211 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 36223 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 36225 vga.vs_out
.sym 36228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36236 vga.ball_pos_v[2]
.sym 36238 P1B8$SB_IO_OUT
.sym 36244 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 36257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36281 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 36283 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36287 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 36290 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36293 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 36295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36299 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 36302 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 36307 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36311 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 36314 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36317 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 36319 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36323 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[31]
.sym 36326 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 36341 P1B4$SB_IO_OUT
.sym 36343 vga.count_v[2]
.sym 36344 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36346 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 36348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 36349 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36351 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36353 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 36361 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 36362 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36364 vga.ball_pos_v[7]
.sym 36365 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 36367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[31]
.sym 36374 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[10]
.sym 36375 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36376 $PACKER_VCC_NET
.sym 36377 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 36382 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 36383 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 36384 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 36387 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 36391 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 36392 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36394 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[31]
.sym 36396 vga.ball_pos_v[2]
.sym 36397 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 36398 vga.count_v[2]
.sym 36401 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36402 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[11]
.sym 36403 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 36405 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[31]
.sym 36406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[11]
.sym 36407 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[10]
.sym 36408 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[31]
.sym 36417 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 36418 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 36419 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36420 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36429 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 36430 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 36431 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36432 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 36435 vga.count_v[2]
.sym 36436 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 36437 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 36438 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 36447 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36449 vga.ball_pos_v[2]
.sym 36450 $PACKER_VCC_NET
.sym 36468 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 36469 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36472 $PACKER_VCC_NET
.sym 36473 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36476 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36477 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 36478 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36483 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 36484 vga.ball_pos_v[6]
.sym 36487 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36499 vga.ball_pos_v[2]
.sym 36504 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 36510 vga.ball_pos_v[6]
.sym 36511 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36522 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36524 vga.ball_pos_v[7]
.sym 36525 vga.ball_pos_v[8]
.sym 36526 vga.ball_pos_v[5]
.sym 36527 $nextpnr_ICESTORM_LC_47$O
.sym 36530 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36533 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 36535 vga.ball_pos_v[2]
.sym 36537 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36539 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 36542 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 36543 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 36545 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 36547 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 36549 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 36551 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 36554 vga.ball_pos_v[5]
.sym 36555 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 36557 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 36559 vga.ball_pos_v[6]
.sym 36561 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 36563 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 36566 vga.ball_pos_v[7]
.sym 36567 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 36569 $nextpnr_ICESTORM_LC_48$I3
.sym 36572 vga.ball_pos_v[8]
.sym 36573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 36591 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 36595 vga.ball_pos_v[2]
.sym 36599 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 36607 $PACKER_VCC_NET
.sym 36609 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 36611 P1B4$SB_IO_OUT
.sym 36613 $nextpnr_ICESTORM_LC_48$I3
.sym 36618 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 36619 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 36620 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 36621 rst
.sym 36622 P1A9$SB_IO_OUT
.sym 36623 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 36625 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 36626 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 36627 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 36631 vga.red_SB_DFFSR_Q_R
.sym 36632 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 36635 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36636 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 36638 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 36640 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36642 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36643 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 36644 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 36645 vga.ball_pos_h[1]
.sym 36647 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36648 vga.count_h[1]
.sym 36649 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 36654 $nextpnr_ICESTORM_LC_48$I3
.sym 36657 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 36658 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 36659 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 36660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 36663 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 36664 vga.count_h[1]
.sym 36665 vga.ball_pos_h[1]
.sym 36666 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36675 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36677 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36678 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36681 rst
.sym 36682 P1A9$SB_IO_OUT
.sym 36687 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 36688 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 36689 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 36690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 36693 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 36694 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 36695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 36696 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 36698 P1B9$SB_IO_OUT_$glb_clk
.sym 36699 vga.red_SB_DFFSR_Q_R
.sym 36700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 36702 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 36713 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 36715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 36716 P1B4$SB_IO_OUT
.sym 36719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 36730 P1B8$SB_IO_OUT
.sym 36731 vga.ball_pos_h[1]
.sym 36735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 36741 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 36743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]
.sym 36744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 36745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[4]
.sym 36746 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[5]
.sym 36747 vga.count_h[1]
.sym 36751 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 36753 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36755 vga.ball_pos_h[1]
.sym 36757 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 36760 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 36761 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 36762 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 36763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 36764 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[7]
.sym 36765 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 36767 vga.count_h[2]
.sym 36768 vga.count_h[3]
.sym 36769 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36770 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 36771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[6]
.sym 36772 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 36773 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 36775 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 36776 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 36777 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 36781 vga.count_h[1]
.sym 36782 vga.ball_pos_h[1]
.sym 36785 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 36787 vga.count_h[2]
.sym 36788 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]
.sym 36789 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 36791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 36793 vga.count_h[3]
.sym 36794 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 36795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 36797 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 36799 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36800 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[4]
.sym 36801 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 36803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 36805 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 36806 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[5]
.sym 36807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 36809 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 36811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[6]
.sym 36812 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 36815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 36817 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 36818 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[7]
.sym 36819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 36825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 36826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 36827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 36828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 36829 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 36830 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 36835 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 36837 vga.count_h[3]
.sym 36839 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 36844 vga.ball_pos_v[5]
.sym 36848 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 36859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 36864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[8]
.sym 36865 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[9]
.sym 36880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 36881 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 36887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 36888 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36889 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36896 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 36898 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[8]
.sym 36900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 36902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 36904 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[9]
.sym 36906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 36908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 36910 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 36914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 36917 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 36920 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 36922 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 36926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 36929 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 36932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 36934 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 36938 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 36941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 36946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 36947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 36948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 36949 vga.ball_pos_h[1]
.sym 36950 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.sym 36951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 36952 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 36959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36960 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36966 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36979 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36982 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 37012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 37022 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37025 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 37027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 37034 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37037 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 37039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 37046 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 37051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 37058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37061 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 37063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37072 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 37073 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 37074 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 37075 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 37084 vga.ball_pos_h[1]
.sym 37085 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 37088 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 37089 vga.count_h[2]
.sym 37093 $PACKER_VCC_NET
.sym 37099 P1B4$SB_IO_OUT
.sym 37105 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 37119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37142 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 37145 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37148 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 37150 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37154 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 37157 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 37162 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37166 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 37169 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 37174 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[31]
.sym 37181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37184 $nextpnr_ICESTORM_LC_2$I3
.sym 37186 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 37213 $PACKER_VCC_NET
.sym 37227 P1B8$SB_IO_OUT
.sym 37228 $nextpnr_ICESTORM_LC_2$I3
.sym 37269 $nextpnr_ICESTORM_LC_2$I3
.sym 37331 rst
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37383 P1B4$SB_IO_OUT
.sym 37384 P1B7$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37411 P1A9$SB_IO_OUT
.sym 37412 P1B4$SB_IO_OUT
.sym 39577 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39580 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 39675 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[5]
.sym 39697 vga.ball_pos_v[7]
.sym 39810 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 39813 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39827 vga.ball_pos_v[6]
.sym 39842 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 39846 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 39849 vga.ball_pos_v[2]
.sym 39852 $PACKER_VCC_NET
.sym 39853 vga.ball_pos_v[6]
.sym 39855 vga.ball_pos_v[5]
.sym 39857 vga.ball_pos_v[7]
.sym 39858 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 39860 $PACKER_VCC_NET
.sym 39862 vga.ball_pos_v[8]
.sym 39866 $nextpnr_ICESTORM_LC_55$O
.sym 39868 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 39872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39874 vga.ball_pos_v[2]
.sym 39875 $PACKER_VCC_NET
.sym 39878 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 39880 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 39881 $PACKER_VCC_NET
.sym 39882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 39886 $PACKER_VCC_NET
.sym 39887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 39888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 39890 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 39892 vga.ball_pos_v[5]
.sym 39893 $PACKER_VCC_NET
.sym 39894 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 39896 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 39898 $PACKER_VCC_NET
.sym 39899 vga.ball_pos_v[6]
.sym 39900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 39902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 39904 vga.ball_pos_v[7]
.sym 39905 $PACKER_VCC_NET
.sym 39906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 39908 $nextpnr_ICESTORM_LC_56$I3
.sym 39910 $PACKER_VCC_NET
.sym 39911 vga.ball_pos_v[8]
.sym 39912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 39932 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 39941 vga.ball_pos_v[5]
.sym 39942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 39945 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 39947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 39948 vga.ball_pos_v[8]
.sym 39952 $nextpnr_ICESTORM_LC_56$I3
.sym 39959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 39960 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 39962 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 39963 vga.vs_out
.sym 39971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 39972 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39977 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39983 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39988 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39993 $nextpnr_ICESTORM_LC_56$I3
.sym 40008 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 40009 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 40011 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 40015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 40016 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40017 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40023 vga.vs_out
.sym 40051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40061 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 40071 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40081 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40084 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40085 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 40086 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40087 vga.count_v[2]
.sym 40089 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 40090 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40092 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 40093 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40095 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 40097 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40102 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40104 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40105 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 40110 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40112 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 40114 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 40115 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 40118 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 40120 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 40121 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 40124 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 40126 vga.count_v[2]
.sym 40127 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 40130 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 40132 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40133 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40134 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 40136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 40138 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40139 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40142 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 40144 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40145 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40148 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 40150 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40151 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40154 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 40156 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40157 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40162 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[31]
.sym 40163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 40165 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 40166 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 40175 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40176 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 40180 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40181 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40183 vga.count_v[2]
.sym 40185 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40186 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40187 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 40189 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[31]
.sym 40198 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 40206 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40218 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40227 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 40237 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40238 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 40244 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40247 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[10]
.sym 40249 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40253 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[11]
.sym 40256 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40259 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[12]
.sym 40261 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40265 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[13]
.sym 40268 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40271 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[14]
.sym 40273 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40277 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 40280 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40297 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40298 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 40302 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40304 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40307 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40309 vga.count_h[1]
.sym 40313 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40317 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 40321 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 40340 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40358 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[16]
.sym 40360 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[17]
.sym 40367 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40370 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[18]
.sym 40372 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40376 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[19]
.sym 40379 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40382 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[20]
.sym 40384 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40388 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[21]
.sym 40391 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40394 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[22]
.sym 40396 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40400 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[23]
.sym 40403 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40410 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 40412 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 40424 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 40427 vga.ball_pos_v[2]
.sym 40428 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40433 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[10]
.sym 40435 $PACKER_VCC_NET
.sym 40439 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[11]
.sym 40444 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[23]
.sym 40473 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40481 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[24]
.sym 40483 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40487 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[25]
.sym 40490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40493 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[26]
.sym 40495 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40499 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[27]
.sym 40502 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[28]
.sym 40507 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40511 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[29]
.sym 40514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40517 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[30]
.sym 40519 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40523 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[31]
.sym 40526 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 40533 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[2]
.sym 40543 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[10]
.sym 40544 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 40553 vga.ball_pos_v[7]
.sym 40561 vga.ball_pos_h[1]
.sym 40567 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[31]
.sym 40573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 40575 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 40576 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 40578 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 40579 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 40582 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 40587 vga.count_h[3]
.sym 40593 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[10]
.sym 40601 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[10]
.sym 40607 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 40608 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[31]
.sym 40611 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 40612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 40613 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 40614 vga.count_h[3]
.sym 40618 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 40619 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40620 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 40656 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[10]
.sym 40657 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[11]
.sym 40659 vga.ball_pos_h[4]
.sym 40661 vga.ball_pos_h[5]
.sym 40671 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 40675 vga.ball_pos_v[6]
.sym 40681 vga.ball_pos_h[8]
.sym 40683 vga.count_h[3]
.sym 40684 vga.ball_pos_h[9]
.sym 40686 vga.ball_motion_l
.sym 40698 vga.ball_pos_h[1]
.sym 40702 $PACKER_VCC_NET
.sym 40705 vga.ball_pos_h[8]
.sym 40710 $PACKER_VCC_NET
.sym 40713 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40714 vga.ball_pos_h[2]
.sym 40716 vga.ball_pos_h[4]
.sym 40718 vga.ball_pos_h[5]
.sym 40724 vga.ball_pos_h[3]
.sym 40726 vga.ball_pos_h[6]
.sym 40727 $nextpnr_ICESTORM_LC_5$O
.sym 40729 vga.ball_pos_h[1]
.sym 40733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 40735 $PACKER_VCC_NET
.sym 40736 vga.ball_pos_h[2]
.sym 40739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 40741 $PACKER_VCC_NET
.sym 40742 vga.ball_pos_h[3]
.sym 40743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 40745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 40747 $PACKER_VCC_NET
.sym 40748 vga.ball_pos_h[4]
.sym 40749 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 40751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 40753 vga.ball_pos_h[5]
.sym 40754 $PACKER_VCC_NET
.sym 40755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 40757 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 40759 vga.ball_pos_h[6]
.sym 40760 $PACKER_VCC_NET
.sym 40761 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 40763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 40765 $PACKER_VCC_NET
.sym 40766 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 40769 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[8]
.sym 40771 $PACKER_VCC_NET
.sym 40772 vga.ball_pos_h[8]
.sym 40773 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 40777 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 40778 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 40779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40780 vga.ball_pos_h[2]
.sym 40781 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 40782 vga.ball_pos_h[3]
.sym 40783 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 40784 vga.ball_pos_h[6]
.sym 40796 P1B4$SB_IO_OUT
.sym 40798 $PACKER_VCC_NET
.sym 40802 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 40813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[8]
.sym 40818 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 40821 vga.count_h[2]
.sym 40823 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 40824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 40825 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40826 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40829 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 40830 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 40831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 40833 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 40834 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 40836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 40838 $PACKER_VCC_NET
.sym 40840 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 40842 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40843 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40844 vga.ball_pos_h[9]
.sym 40846 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.sym 40850 $nextpnr_ICESTORM_LC_6$I3
.sym 40852 vga.ball_pos_h[9]
.sym 40853 $PACKER_VCC_NET
.sym 40854 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[8]
.sym 40856 $nextpnr_ICESTORM_LC_6$COUT
.sym 40858 $PACKER_VCC_NET
.sym 40860 $nextpnr_ICESTORM_LC_6$I3
.sym 40863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 40864 vga.count_h[2]
.sym 40866 $nextpnr_ICESTORM_LC_6$COUT
.sym 40869 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 40870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 40872 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 40875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 40876 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40877 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 40878 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40881 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.sym 40882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 40884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 40887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 40888 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40889 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40890 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 40897 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 40898 P1B9$SB_IO_OUT_$glb_clk
.sym 40899 rst_$glb_sr
.sym 40902 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 40903 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 40904 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 40905 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 40906 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 40907 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 40920 vga.ball_pos_h[1]
.sym 40926 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40927 vga.ball_pos_h[1]
.sym 40932 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40944 vga.ball_pos_h[2]
.sym 40950 vga.ball_motion_l
.sym 40951 $PACKER_VCC_NET
.sym 40952 vga.ball_pos_h[1]
.sym 40958 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 40969 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 40972 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 40994 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 40995 vga.ball_motion_l
.sym 40999 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 41000 vga.ball_pos_h[1]
.sym 41004 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 41005 vga.ball_pos_h[1]
.sym 41006 $PACKER_VCC_NET
.sym 41010 vga.ball_pos_h[1]
.sym 41011 $PACKER_VCC_NET
.sym 41013 vga.ball_pos_h[2]
.sym 41023 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 41024 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 41025 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 41027 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 41030 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 41035 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 41046 vga.ball_motion_l
.sym 41155 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41159 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 41171 vga.ball_motion_l
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41207 P1B8$SB_IO_OUT
.sym 41215 P1B4$SB_IO_OUT
.sym 41218 P1B9$SB_IO_OUT
.sym 43404 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 43406 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 43501 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 43502 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[3]
.sym 43505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[4]
.sym 43507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[6]
.sym 43508 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[7]
.sym 43526 vga.ball_pos_v[7]
.sym 43536 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43543 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 43544 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43545 vga.count_v[2]
.sym 43546 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 43547 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 43548 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 43553 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 43555 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43556 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 43565 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[7]
.sym 43566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 43567 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43569 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[3]
.sym 43570 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[4]
.sym 43571 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[5]
.sym 43572 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[6]
.sym 43574 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 43576 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 43577 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 43580 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 43582 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43583 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 43586 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 43588 vga.count_v[2]
.sym 43589 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 43592 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 43594 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[3]
.sym 43595 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43598 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[4]
.sym 43600 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[4]
.sym 43601 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43604 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[5]
.sym 43606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[5]
.sym 43607 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 43608 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 43610 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[6]
.sym 43612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[6]
.sym 43613 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 43616 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 43618 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43619 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[7]
.sym 43624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[8]
.sym 43636 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 43637 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 43638 vga.ball_pos_v[5]
.sym 43639 vga.count_v[2]
.sym 43642 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 43643 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43644 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 43645 vga.ball_pos_v[6]
.sym 43660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 43673 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 43680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43681 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[8]
.sym 43697 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[8]
.sym 43699 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 43700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[8]
.sym 43703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[9]
.sym 43705 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43709 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[10]
.sym 43712 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43715 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[11]
.sym 43717 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43721 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[12]
.sym 43724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[13]
.sym 43729 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[14]
.sym 43736 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[15]
.sym 43741 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43759 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 43761 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43767 vga.ball_pos_v[8]
.sym 43771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 43773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 43781 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 43783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[15]
.sym 43810 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43820 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[16]
.sym 43823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[17]
.sym 43828 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43832 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[18]
.sym 43835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43838 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[19]
.sym 43840 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43844 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[20]
.sym 43847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43850 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[21]
.sym 43852 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[22]
.sym 43859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43862 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[23]
.sym 43864 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43882 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 43885 vga.ball_pos_v[6]
.sym 43886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43892 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 43893 vga.ball_pos_v[7]
.sym 43903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 43905 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 43906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[23]
.sym 43933 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[24]
.sym 43946 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[25]
.sym 43951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43955 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[26]
.sym 43958 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43961 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[27]
.sym 43963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[28]
.sym 43970 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43973 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[29]
.sym 43975 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[30]
.sym 43982 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43985 $nextpnr_ICESTORM_LC_24$I3
.sym 43987 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 43994 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 43995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 43996 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 43997 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43998 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 44000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 44005 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 44008 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 44011 vga.count_v[2]
.sym 44013 vga.ball_pos_v[6]
.sym 44018 vga.ball_pos_v[7]
.sym 44024 vga.count_h[3]
.sym 44026 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44028 vga.count_h[2]
.sym 44029 $nextpnr_ICESTORM_LC_24$I3
.sym 44038 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 44040 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 44042 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 44045 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 44048 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44053 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 44060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 44070 $nextpnr_ICESTORM_LC_24$I3
.sym 44073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 44074 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 44075 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44076 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 44085 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44086 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 44087 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44088 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 44091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 44092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 44093 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 44094 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 44117 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 44119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 44121 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 44123 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 44128 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[10]
.sym 44130 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44131 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44132 vga.count_v[2]
.sym 44133 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 44134 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 44135 vga.ball_pos_v[6]
.sym 44137 vga.ball_pos_v[5]
.sym 44138 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44139 vga.ball_pos_v[8]
.sym 44142 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44143 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44147 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44161 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 44174 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 44175 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 44180 $PACKER_VCC_NET
.sym 44182 vga.count_h[1]
.sym 44183 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44184 vga.count_h[3]
.sym 44186 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44188 vga.count_h[2]
.sym 44189 $nextpnr_ICESTORM_LC_14$O
.sym 44191 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 44195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 44197 vga.count_h[1]
.sym 44198 $PACKER_VCC_NET
.sym 44201 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 44203 $PACKER_VCC_NET
.sym 44204 vga.count_h[2]
.sym 44207 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 44209 vga.count_h[3]
.sym 44210 $PACKER_VCC_NET
.sym 44213 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 44216 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 44222 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44225 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 44228 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 44231 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 44233 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 44234 $PACKER_VCC_NET
.sym 44246 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 44251 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 44252 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44254 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44255 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 44256 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44257 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44258 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 44259 vga.ball_pos_v[8]
.sym 44262 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 44265 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 44266 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 44273 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 44275 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 44280 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[31]
.sym 44283 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 44288 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 44293 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[10]
.sym 44298 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 44303 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44306 $PACKER_VCC_NET
.sym 44307 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44309 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 44312 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 44314 $PACKER_VCC_NET
.sym 44315 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44318 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[9]
.sym 44321 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44325 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[31]
.sym 44327 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[10]
.sym 44328 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[9]
.sym 44337 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 44338 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 44339 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 44340 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 44364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[3]
.sym 44365 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[4]
.sym 44366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[5]
.sym 44367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[6]
.sym 44368 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[7]
.sym 44369 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[8]
.sym 44377 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44379 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 44380 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44381 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 44383 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44384 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 44387 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 44390 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44392 vga.ball_pos_h[2]
.sym 44396 vga.ball_pos_h[3]
.sym 44412 vga.count_h[1]
.sym 44413 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[2]
.sym 44418 vga.ball_pos_h[2]
.sym 44419 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 44420 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 44421 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 44422 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[4]
.sym 44423 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44425 vga.count_h[2]
.sym 44426 vga.ball_pos_h[1]
.sym 44427 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 44428 vga.count_h[3]
.sym 44429 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[3]
.sym 44431 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[5]
.sym 44432 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[6]
.sym 44433 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[7]
.sym 44434 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44435 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[1]
.sym 44437 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 44438 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 44441 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[2]
.sym 44443 vga.count_h[1]
.sym 44444 vga.ball_pos_h[1]
.sym 44447 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[3]
.sym 44448 vga.ball_pos_h[2]
.sym 44449 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[2]
.sym 44450 vga.count_h[2]
.sym 44451 vga.ball_pos_h[1]
.sym 44453 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[4]
.sym 44455 vga.count_h[3]
.sym 44456 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[3]
.sym 44459 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[5]
.sym 44461 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[4]
.sym 44462 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44465 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 44467 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44468 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[5]
.sym 44471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 44473 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 44474 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[6]
.sym 44477 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 44479 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 44480 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[7]
.sym 44485 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[9]
.sym 44486 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 44487 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44489 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 44492 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44498 vga.count_h[1]
.sym 44509 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44514 vga.ball_pos_h[8]
.sym 44516 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44518 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44520 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44521 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 44529 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44533 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[8]
.sym 44535 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 44542 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[9]
.sym 44543 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 44544 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44546 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 44547 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 44552 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[10]
.sym 44555 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 44556 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44558 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[9]
.sym 44560 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[8]
.sym 44561 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44564 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[10]
.sym 44566 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[9]
.sym 44567 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44570 $nextpnr_ICESTORM_LC_13$I3
.sym 44572 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[10]
.sym 44574 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 44580 $nextpnr_ICESTORM_LC_13$I3
.sym 44589 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44590 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 44591 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 44602 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 44603 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44604 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 44605 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 44606 P1B9$SB_IO_OUT_$glb_clk
.sym 44607 rst_$glb_sr
.sym 44610 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 44611 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 44612 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 44613 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 44614 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 44615 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 44624 $PACKER_VCC_NET
.sym 44625 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44626 vga.ball_pos_v[6]
.sym 44631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44632 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44634 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 44638 vga.ball_pos_h[6]
.sym 44639 vga.ball_pos_h[4]
.sym 44643 vga.ball_pos_h[5]
.sym 44653 vga.ball_motion_l
.sym 44655 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 44659 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 44660 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 44661 vga.ball_motion_l
.sym 44662 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 44663 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 44664 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 44667 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 44669 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 44671 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 44672 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 44673 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 44676 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 44677 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 44683 vga.ball_motion_l
.sym 44684 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 44685 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44688 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44689 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 44690 vga.ball_motion_l
.sym 44694 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 44695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 44697 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 44700 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 44701 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 44702 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44707 vga.ball_motion_l
.sym 44708 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 44709 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44713 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 44714 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44715 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 44718 vga.ball_motion_l
.sym 44719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44721 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 44724 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 44726 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44727 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 44728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 44729 P1B9$SB_IO_OUT_$glb_clk
.sym 44730 rst_$glb_sr
.sym 44731 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 44732 vga.ball_pos_h[9]
.sym 44733 vga.ball_pos_h[8]
.sym 44735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 44737 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 44738 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 44747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 44751 vga.ball_pos_v[8]
.sym 44756 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44758 vga.ball_pos_h[2]
.sym 44762 vga.ball_pos_h[3]
.sym 44766 vga.ball_pos_h[6]
.sym 44774 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44775 vga.ball_pos_h[2]
.sym 44785 vga.ball_pos_h[3]
.sym 44787 vga.ball_pos_h[6]
.sym 44791 vga.ball_pos_h[1]
.sym 44792 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44799 vga.ball_pos_h[4]
.sym 44803 vga.ball_pos_h[5]
.sym 44804 $nextpnr_ICESTORM_LC_36$O
.sym 44807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44810 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44813 vga.ball_pos_h[1]
.sym 44816 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44818 vga.ball_pos_h[2]
.sym 44820 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 44822 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 44824 vga.ball_pos_h[3]
.sym 44826 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44828 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 44831 vga.ball_pos_h[4]
.sym 44832 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 44834 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 44836 vga.ball_pos_h[5]
.sym 44838 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 44840 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 44843 vga.ball_pos_h[6]
.sym 44844 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 44846 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 44848 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44850 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 44855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 44857 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 44861 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 44872 vga.ball_motion_l
.sym 44875 vga.ball_pos_h[9]
.sym 44877 vga.ball_pos_h[8]
.sym 44884 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44886 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 44890 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 44896 vga.ball_pos_h[9]
.sym 44897 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44904 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44905 vga.ball_pos_h[8]
.sym 44909 vga.ball_pos_h[4]
.sym 44910 vga.ball_pos_h[1]
.sym 44913 vga.ball_pos_h[5]
.sym 44916 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44918 vga.ball_pos_h[2]
.sym 44920 vga.ball_motion_l
.sym 44922 vga.ball_pos_h[3]
.sym 44923 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44926 vga.ball_pos_h[6]
.sym 44927 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 44929 vga.ball_pos_h[8]
.sym 44931 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 44934 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 44935 vga.ball_motion_l
.sym 44936 vga.ball_pos_h[9]
.sym 44937 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 44940 vga.ball_pos_h[5]
.sym 44941 vga.ball_pos_h[4]
.sym 44942 vga.ball_pos_h[6]
.sym 44943 vga.ball_pos_h[8]
.sym 44952 vga.ball_pos_h[3]
.sym 44953 vga.ball_pos_h[9]
.sym 44954 vga.ball_pos_h[1]
.sym 44955 vga.ball_pos_h[2]
.sym 44970 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44971 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44972 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44989 rst
.sym 47235 vga.ball_pos_v[2]
.sym 47238 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 47240 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47243 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 47244 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47334 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47335 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 47336 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 47337 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 47338 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 47339 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47357 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47361 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 47363 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47364 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 47365 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 47373 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 47375 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 47376 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 47378 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[5]
.sym 47379 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[6]
.sym 47380 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[7]
.sym 47381 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47383 vga.ball_pos_v[6]
.sym 47387 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47388 vga.ball_pos_v[5]
.sym 47389 vga.ball_pos_v[7]
.sym 47393 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[4]
.sym 47394 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47395 vga.ball_pos_v[2]
.sym 47396 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47398 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47399 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47400 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[3]
.sym 47401 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 47402 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 47403 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 47404 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47405 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47407 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 47408 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 47409 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47411 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 47413 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47414 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47415 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 47417 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 47419 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47420 vga.ball_pos_v[2]
.sym 47423 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 47425 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[3]
.sym 47426 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 47427 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47429 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 47431 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47432 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[4]
.sym 47433 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47435 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 47437 vga.ball_pos_v[5]
.sym 47438 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[5]
.sym 47441 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 47443 vga.ball_pos_v[6]
.sym 47444 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[6]
.sym 47445 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 47447 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 47449 vga.ball_pos_v[7]
.sym 47450 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[7]
.sym 47451 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 47455 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 47460 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47462 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47468 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 47470 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 47472 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47478 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47479 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 47480 vga.ball_pos_v[5]
.sym 47481 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 47482 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47483 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 47489 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47491 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 47503 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47507 vga.ball_pos_v[8]
.sym 47510 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 47520 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[8]
.sym 47528 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 47530 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[8]
.sym 47531 vga.ball_pos_v[8]
.sym 47532 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 47534 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 47537 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47540 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[10]
.sym 47542 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47546 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[11]
.sym 47549 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47552 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[12]
.sym 47554 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47558 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[13]
.sym 47561 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[14]
.sym 47566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47570 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 47573 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47582 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 47583 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 47584 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 47585 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 47592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47594 vga.paddle_r_pos_v[3]
.sym 47602 $PACKER_VCC_NET
.sym 47606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 47607 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 47608 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47611 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 47612 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47614 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[15]
.sym 47649 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[16]
.sym 47653 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47657 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[17]
.sym 47660 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47663 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[18]
.sym 47665 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47669 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[19]
.sym 47672 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[20]
.sym 47677 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47681 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[21]
.sym 47684 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[22]
.sym 47689 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47693 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[23]
.sym 47696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 47719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47726 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 47728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47730 vga.ball_pos_v[2]
.sym 47731 vga.ball_pos_v[2]
.sym 47734 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 47735 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 47736 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47737 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[23]
.sym 47761 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47774 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[24]
.sym 47776 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[25]
.sym 47783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47786 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[26]
.sym 47788 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47792 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[27]
.sym 47795 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47798 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[28]
.sym 47800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[29]
.sym 47807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47810 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[30]
.sym 47812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47816 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[31]
.sym 47819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47838 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47853 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47854 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 47855 vga.paddle_l_pos_v[5]
.sym 47856 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 47859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47860 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[31]
.sym 47865 vga.ball_pos_v[6]
.sym 47866 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 47867 vga.ball_pos_v[5]
.sym 47868 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47869 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 47870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 47871 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47873 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47874 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 47877 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 47878 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 47879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 47880 vga.count_v[2]
.sym 47881 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 47883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47884 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 47887 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 47889 vga.ball_pos_v[7]
.sym 47890 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 47892 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47893 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47894 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 47895 vga.ball_pos_v[8]
.sym 47898 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 47899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47900 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[31]
.sym 47904 vga.ball_pos_v[8]
.sym 47905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 47906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 47907 vga.ball_pos_v[5]
.sym 47910 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 47912 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 47913 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 47916 vga.ball_pos_v[7]
.sym 47917 vga.ball_pos_v[6]
.sym 47918 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 47919 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 47922 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47924 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 47925 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47928 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47929 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 47930 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 47931 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 47936 vga.count_v[2]
.sym 47937 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47940 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 47941 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 47959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 47963 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 47964 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 47965 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 47966 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47972 vga.count_v[2]
.sym 47973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 47974 rst
.sym 47975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 47976 vga.ball_pos_v[5]
.sym 47977 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 47978 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47979 vga.paddle_l_pos_v[4]
.sym 47980 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 47981 vga.ball_pos_v[8]
.sym 47982 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 47988 vga.count_v[2]
.sym 47990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47993 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 47995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 47997 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 47998 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48000 vga.ball_pos_v[2]
.sym 48003 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 48005 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 48006 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 48013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 48014 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 48019 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 48027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 48028 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 48029 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 48030 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 48040 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 48041 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 48042 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 48053 vga.ball_pos_v[2]
.sym 48054 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48063 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48064 vga.count_v[2]
.sym 48065 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 48066 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 48070 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 48071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 48072 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 48073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 48074 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 48075 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 48076 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 48077 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48092 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 48095 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48096 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48097 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 48099 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48100 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 48103 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 48104 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48105 $PACKER_VCC_NET
.sym 48111 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 48119 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48125 vga.paddle_l_pos_v[5]
.sym 48129 $PACKER_VCC_NET
.sym 48130 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 48139 vga.paddle_l_pos_v[4]
.sym 48140 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 48142 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 48143 $nextpnr_ICESTORM_LC_7$O
.sym 48145 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48149 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 48152 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 48155 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 48157 vga.paddle_l_pos_v[4]
.sym 48158 $PACKER_VCC_NET
.sym 48161 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 48163 $PACKER_VCC_NET
.sym 48164 vga.paddle_l_pos_v[5]
.sym 48167 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 48170 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 48173 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 48175 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 48179 $nextpnr_ICESTORM_LC_8$I3
.sym 48182 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 48189 $nextpnr_ICESTORM_LC_8$I3
.sym 48194 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 48196 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48197 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 48199 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48200 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 48205 vga.ball_pos_v[7]
.sym 48207 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 48208 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48212 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 48215 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 48216 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48220 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48222 vga.ball_pos_v[2]
.sym 48226 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 48227 vga.ball_pos_h[1]
.sym 48228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 48234 vga.ball_pos_h[1]
.sym 48241 vga.ball_pos_h[6]
.sym 48253 vga.ball_pos_h[3]
.sym 48255 vga.ball_pos_h[4]
.sym 48257 vga.ball_pos_h[2]
.sym 48259 vga.ball_pos_h[8]
.sym 48263 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 48265 vga.ball_pos_h[5]
.sym 48266 $nextpnr_ICESTORM_LC_41$O
.sym 48269 vga.ball_pos_h[1]
.sym 48272 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 48275 vga.ball_pos_h[2]
.sym 48278 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 48280 vga.ball_pos_h[3]
.sym 48282 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 48284 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 48287 vga.ball_pos_h[4]
.sym 48288 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 48290 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 48293 vga.ball_pos_h[5]
.sym 48294 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 48296 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 48299 vga.ball_pos_h[6]
.sym 48300 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 48302 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 48305 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 48306 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 48308 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 48310 vga.ball_pos_h[8]
.sym 48312 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 48321 $PACKER_VCC_NET
.sym 48331 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48333 vga.ball_pos_v[6]
.sym 48335 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48337 vga.ball_pos_h[6]
.sym 48338 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 48340 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 48341 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 48342 vga.ball_pos_h[9]
.sym 48343 $PACKER_VCC_NET
.sym 48344 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48345 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 48346 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48352 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 48360 vga.ball_pos_h[9]
.sym 48364 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48367 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 48368 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48375 vga.ball_pos_v[2]
.sym 48379 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 48381 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 48389 $nextpnr_ICESTORM_LC_42$I3
.sym 48391 vga.ball_pos_h[9]
.sym 48393 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 48399 $nextpnr_ICESTORM_LC_42$I3
.sym 48403 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 48405 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48414 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48416 vga.ball_pos_v[2]
.sym 48432 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 48435 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 48436 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 48437 P1B9$SB_IO_OUT_$glb_clk
.sym 48438 rst_$glb_sr
.sym 48440 P2_7_SB_LUT4_I1_O[0]
.sym 48441 vga.ball_pos_v[2]
.sym 48443 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 48444 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 48445 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 48451 vga.ball_pos_v[5]
.sym 48456 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 48459 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 48461 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 48466 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 48470 rst
.sym 48482 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 48483 vga.ball_pos_h[2]
.sym 48485 vga.ball_pos_h[3]
.sym 48487 vga.ball_pos_h[6]
.sym 48490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 48493 $PACKER_VCC_NET
.sym 48501 vga.ball_pos_h[4]
.sym 48503 vga.ball_pos_h[5]
.sym 48510 vga.ball_pos_h[1]
.sym 48512 $nextpnr_ICESTORM_LC_37$O
.sym 48515 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 48518 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 48520 $PACKER_VCC_NET
.sym 48521 vga.ball_pos_h[1]
.sym 48524 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 48526 vga.ball_pos_h[2]
.sym 48527 $PACKER_VCC_NET
.sym 48528 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 48530 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 48532 $PACKER_VCC_NET
.sym 48533 vga.ball_pos_h[3]
.sym 48534 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 48536 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 48538 vga.ball_pos_h[4]
.sym 48539 $PACKER_VCC_NET
.sym 48540 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 48542 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 48544 $PACKER_VCC_NET
.sym 48545 vga.ball_pos_h[5]
.sym 48546 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 48548 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 48550 vga.ball_pos_h[6]
.sym 48551 $PACKER_VCC_NET
.sym 48552 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 48554 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 48556 $PACKER_VCC_NET
.sym 48557 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 48558 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 48562 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 48564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 48565 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[1]
.sym 48566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 48568 vga.ball_motion_l
.sym 48574 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 48583 P2_7_SB_LUT4_I1_O[0]
.sym 48585 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 48595 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 48598 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 48603 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 48606 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 48607 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 48610 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 48613 $PACKER_VCC_NET
.sym 48619 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 48620 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 48621 vga.ball_pos_h[8]
.sym 48626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 48628 vga.ball_pos_h[9]
.sym 48631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 48633 vga.ball_motion_l
.sym 48635 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 48637 $PACKER_VCC_NET
.sym 48638 vga.ball_pos_h[8]
.sym 48639 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 48642 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 48643 vga.ball_pos_h[9]
.sym 48644 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 48645 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 48648 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 48649 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 48650 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 48651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 48661 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 48663 vga.ball_motion_l
.sym 48672 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 48673 vga.ball_motion_l
.sym 48675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 48678 vga.ball_motion_l
.sym 48680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 48682 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 48683 P1B9$SB_IO_OUT_$glb_clk
.sym 48684 rst_$glb_sr
.sym 48685 $PACKER_GND_NET
.sym 48714 vga.ball_pos_h[1]
.sym 48727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 48728 vga.ball_pos_h[8]
.sym 48729 vga.ball_pos_h[3]
.sym 48730 vga.ball_pos_h[1]
.sym 48733 vga.ball_pos_h[2]
.sym 48735 vga.ball_pos_h[9]
.sym 48736 vga.ball_pos_h[5]
.sym 48739 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 48740 vga.ball_pos_h[4]
.sym 48741 vga.ball_pos_h[6]
.sym 48749 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 48751 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 48765 vga.ball_pos_h[2]
.sym 48766 vga.ball_pos_h[9]
.sym 48767 vga.ball_pos_h[3]
.sym 48768 vga.ball_pos_h[1]
.sym 48777 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 48778 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 48779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 48780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 48801 vga.ball_pos_h[5]
.sym 48802 vga.ball_pos_h[8]
.sym 48803 vga.ball_pos_h[4]
.sym 48804 vga.ball_pos_h[6]
.sym 48810 P1B9$SB_IO_OUT
.sym 48823 $PACKER_GND_NET
.sym 50558 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51067 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 51165 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 51166 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51167 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 51168 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 51169 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 51170 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 51187 vga.right_down_pressed
.sym 51188 vga.paddle_r_pos_v[8]
.sym 51192 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 51195 vga.paddle_r_pos_v[7]
.sym 51196 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51210 $PACKER_VCC_NET
.sym 51212 vga.paddle_r_pos_v[8]
.sym 51218 $PACKER_VCC_NET
.sym 51225 vga.paddle_r_pos_v[3]
.sym 51227 vga.paddle_r_pos_v[4]
.sym 51229 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51230 vga.paddle_r_pos_v[7]
.sym 51231 vga.paddle_r_pos_v[5]
.sym 51234 vga.paddle_r_pos_v[6]
.sym 51236 $nextpnr_ICESTORM_LC_10$O
.sym 51239 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51242 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]
.sym 51244 $PACKER_VCC_NET
.sym 51245 vga.paddle_r_pos_v[3]
.sym 51248 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 51250 vga.paddle_r_pos_v[4]
.sym 51252 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]
.sym 51254 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[4]
.sym 51256 vga.paddle_r_pos_v[5]
.sym 51257 $PACKER_VCC_NET
.sym 51258 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 51260 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[5]
.sym 51262 vga.paddle_r_pos_v[6]
.sym 51263 $PACKER_VCC_NET
.sym 51264 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[4]
.sym 51266 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[6]
.sym 51268 $PACKER_VCC_NET
.sym 51269 vga.paddle_r_pos_v[7]
.sym 51270 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[5]
.sym 51272 $nextpnr_ICESTORM_LC_11$I3
.sym 51274 vga.paddle_r_pos_v[8]
.sym 51275 $PACKER_VCC_NET
.sym 51276 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[6]
.sym 51278 $nextpnr_ICESTORM_LC_11$COUT
.sym 51281 $PACKER_VCC_NET
.sym 51282 $nextpnr_ICESTORM_LC_11$I3
.sym 51286 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 51287 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51288 vga.paddle_r_pos_v[7]
.sym 51289 vga.paddle_r_pos_v[5]
.sym 51291 vga.paddle_r_pos_v[3]
.sym 51292 vga.paddle_r_pos_v[6]
.sym 51293 vga.paddle_r_pos_v[4]
.sym 51300 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 51306 $PACKER_VCC_NET
.sym 51308 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 51311 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 51314 vga.paddle_r_pos_v[8]
.sym 51318 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 51322 $nextpnr_ICESTORM_LC_11$COUT
.sym 51342 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 51343 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 51344 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51345 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51347 $PACKER_VCC_NET
.sym 51348 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 51356 vga.paddle_r_pos_v[3]
.sym 51361 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 51362 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 51363 $nextpnr_ICESTORM_LC_11$COUT
.sym 51391 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 51402 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51403 $PACKER_VCC_NET
.sym 51405 vga.paddle_r_pos_v[3]
.sym 51406 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51407 P1B9$SB_IO_OUT_$glb_clk
.sym 51408 rst_$glb_sr
.sym 51409 vga.paddle_r_pos_v[8]
.sym 51411 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 51413 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51414 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 51415 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51421 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 51422 vga.paddle_r_pos_v[6]
.sym 51423 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51426 vga.paddle_r_pos_v[4]
.sym 51427 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 51429 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 51433 vga.paddle_r_pos_v[7]
.sym 51435 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51436 $PACKER_VCC_NET
.sym 51439 vga.paddle_r_pos_v[3]
.sym 51441 vga.paddle_l_pos_v[4]
.sym 51442 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 51443 vga.paddle_l_pos_v[5]
.sym 51453 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51454 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 51456 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 51457 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51462 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51463 vga.ball_pos_v[5]
.sym 51465 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 51467 vga.ball_pos_v[7]
.sym 51468 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51469 vga.ball_pos_v[6]
.sym 51470 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 51471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 51474 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51475 vga.ball_pos_v[2]
.sym 51476 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 51477 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 51478 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 51479 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 51480 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 51481 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 51482 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 51484 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 51485 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 51488 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
.sym 51490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 51491 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51494 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 51496 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51497 vga.ball_pos_v[2]
.sym 51500 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 51502 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51503 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51506 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[4]
.sym 51508 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51509 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 51510 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 51512 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[5]
.sym 51514 vga.ball_pos_v[5]
.sym 51515 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 51516 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 51518 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[6]
.sym 51520 vga.ball_pos_v[6]
.sym 51521 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 51522 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 51524 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[7]
.sym 51526 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 51527 vga.ball_pos_v[7]
.sym 51528 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 51534 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 51535 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 51536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 51537 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 51538 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 51539 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51544 vga.right_down_pressed
.sym 51549 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51550 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51553 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 51555 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 51559 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51560 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51563 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51568 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[7]
.sym 51585 vga.ball_pos_v[8]
.sym 51589 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 51596 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51603 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 51605 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[8]
.sym 51607 vga.ball_pos_v[8]
.sym 51608 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 51609 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 51611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[9]
.sym 51614 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51617 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[10]
.sym 51619 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51623 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[11]
.sym 51626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51629 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[12]
.sym 51631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51635 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[13]
.sym 51638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51641 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[14]
.sym 51643 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51647 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[15]
.sym 51650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51655 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51656 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51658 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 51661 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 51667 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 51668 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 51669 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 51670 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 51673 vga.ball_pos_v[8]
.sym 51676 rst
.sym 51677 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 51678 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 51679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 51680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 51681 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 51683 vga.paddle_r_pos_v[7]
.sym 51685 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 51686 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51687 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 51688 vga.ball_pos_v[7]
.sym 51689 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51690 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[15]
.sym 51711 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[16]
.sym 51731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51734 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[17]
.sym 51736 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51740 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[18]
.sym 51743 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51746 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[19]
.sym 51748 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51752 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[20]
.sym 51755 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51758 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[21]
.sym 51760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[22]
.sym 51767 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51770 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[23]
.sym 51772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 51782 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 51783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 51784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 51785 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 51790 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51792 $PACKER_VCC_NET
.sym 51793 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 51794 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 51796 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51797 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 51799 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 51801 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 51802 vga.paddle_r_pos_v[8]
.sym 51803 vga.count_v[2]
.sym 51804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 51808 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51809 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 51810 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 51812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 51813 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 51814 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[23]
.sym 51849 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[24]
.sym 51853 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51857 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[25]
.sym 51860 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[26]
.sym 51865 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51869 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[27]
.sym 51872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[28]
.sym 51877 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51881 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[29]
.sym 51884 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[30]
.sym 51889 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51893 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 51896 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 51903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 51904 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 51905 vga.ball_pos_v[7]
.sym 51906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 51907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 51908 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 51914 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 51917 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 51919 vga.ball_pos_v[2]
.sym 51925 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51926 vga.ball_pos_v[7]
.sym 51930 vga.paddle_r_pos_v[7]
.sym 51932 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 51935 $PACKER_VCC_NET
.sym 51936 vga.paddle_r_pos_v[3]
.sym 51937 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 51942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 51943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51944 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 51945 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51946 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 51947 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 51948 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 51949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51950 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 51951 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 51953 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 51954 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 51955 vga.paddle_r_pos_v[7]
.sym 51956 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51957 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 51958 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 51959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 51960 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51961 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51962 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51963 vga.count_v[2]
.sym 51964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51965 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51966 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 51968 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 51969 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51970 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 51971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51972 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 51973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 51975 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 51976 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 51977 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 51978 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 51981 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 51982 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51983 vga.count_v[2]
.sym 51984 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 51987 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 51988 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 51989 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 51990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 51993 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51994 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 51995 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 51996 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 51999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 52000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 52001 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 52002 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52005 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 52006 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 52007 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52008 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 52011 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 52012 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 52013 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52014 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 52017 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 52018 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 52019 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 52020 vga.paddle_r_pos_v[7]
.sym 52025 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 52026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 52027 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 52028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 52029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 52030 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 52031 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 52036 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 52037 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 52038 P1B4$SB_IO_OUT
.sym 52039 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52044 vga.paddle_l_pos_v[5]
.sym 52045 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52052 vga.ball_pos_v[2]
.sym 52054 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 52056 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 52058 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 52059 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52066 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52068 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 52070 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52071 vga.ball_pos_v[8]
.sym 52072 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 52073 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 52077 vga.ball_pos_v[5]
.sym 52078 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 52079 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 52082 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 52083 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 52085 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 52087 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52088 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52090 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 52095 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52096 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 52104 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 52105 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 52106 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52107 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 52116 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52118 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52119 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52122 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 52123 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52124 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 52125 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 52134 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 52135 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 52136 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 52137 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 52140 vga.ball_pos_v[5]
.sym 52141 vga.ball_pos_v[8]
.sym 52142 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 52143 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 52144 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 52145 P1B9$SB_IO_OUT_$glb_clk
.sym 52146 rst_$glb_sr
.sym 52149 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 52150 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 52151 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 52152 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 52153 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 52154 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 52161 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 52162 rst
.sym 52164 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 52165 vga.ball_pos_v[5]
.sym 52167 vga.ball_pos_v[8]
.sym 52168 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 52170 vga.paddle_l_pos_v[4]
.sym 52173 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52174 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52175 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 52176 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52190 vga.ball_pos_v[2]
.sym 52191 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52192 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 52193 vga.ball_pos_v[5]
.sym 52194 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 52196 vga.ball_pos_v[7]
.sym 52199 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52201 $PACKER_VCC_NET
.sym 52208 vga.ball_pos_v[6]
.sym 52220 $nextpnr_ICESTORM_LC_53$O
.sym 52223 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 52226 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[1]
.sym 52229 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52232 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[2]
.sym 52235 vga.ball_pos_v[2]
.sym 52238 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[3]
.sym 52240 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 52244 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[4]
.sym 52247 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52250 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[5]
.sym 52252 $PACKER_VCC_NET
.sym 52253 vga.ball_pos_v[5]
.sym 52256 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[6]
.sym 52259 vga.ball_pos_v[6]
.sym 52262 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[7]
.sym 52265 vga.ball_pos_v[7]
.sym 52270 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 52271 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 52272 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52273 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 52274 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 52275 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 52276 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 52277 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52284 $PACKER_VCC_NET
.sym 52288 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 52289 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52291 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 52294 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 52296 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 52302 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 52303 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 52306 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[7]
.sym 52316 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 52317 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 52321 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 52325 vga.ball_motion_l
.sym 52328 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 52329 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52330 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 52332 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 52333 vga.ball_pos_v[8]
.sym 52334 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52340 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52341 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 52342 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52343 $nextpnr_ICESTORM_LC_54$I3
.sym 52346 vga.ball_pos_v[8]
.sym 52353 $nextpnr_ICESTORM_LC_54$I3
.sym 52356 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 52357 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 52359 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52368 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52369 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 52371 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 52374 vga.ball_motion_l
.sym 52376 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 52380 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52381 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 52382 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52383 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 52390 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 52391 P1B9$SB_IO_OUT_$glb_clk
.sym 52392 rst_$glb_sr
.sym 52400 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 52406 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 52409 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52411 vga.ball_pos_v[2]
.sym 52412 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 52415 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 52428 P1B4$SB_IO_OUT
.sym 52434 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 52438 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 52443 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 52445 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 52446 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52447 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52453 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 52456 vga.ball_motion_l
.sym 52458 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 52462 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 52464 vga.ball_motion_l
.sym 52467 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 52468 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 52469 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 52470 vga.ball_motion_l
.sym 52480 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 52482 vga.ball_motion_l
.sym 52485 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 52486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 52487 vga.ball_motion_l
.sym 52488 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 52491 vga.ball_motion_l
.sym 52492 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52493 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52494 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 52504 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 52505 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 52513 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 52514 P1B9$SB_IO_OUT_$glb_clk
.sym 52515 rst_$glb_sr
.sym 52521 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52533 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 52651 rst
.sym 52681 rst
.sym 52683 rst
.sym 52707 rst
.sym 52711 P1B9$SB_IO_OUT
.sym 54513 vga.paddle_r_pos_v[6]
.sym 54635 vga.paddle_r_pos_v[4]
.sym 54881 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 54903 vga.right_down_pressed
.sym 54905 vga.paddle_r_pos_v[3]
.sym 55001 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55018 vga.paddle_r_pos_v[8]
.sym 55021 vga.paddle_r_pos_v[4]
.sym 55025 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55029 vga.paddle_r_pos_v[5]
.sym 55044 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55045 vga.paddle_r_pos_v[7]
.sym 55046 vga.paddle_r_pos_v[5]
.sym 55048 vga.paddle_r_pos_v[3]
.sym 55049 vga.paddle_r_pos_v[6]
.sym 55050 vga.paddle_r_pos_v[4]
.sym 55063 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 55064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55067 $nextpnr_ICESTORM_LC_19$O
.sym 55070 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55073 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 55076 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 55079 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 55082 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55083 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 55085 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 55087 vga.paddle_r_pos_v[3]
.sym 55089 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 55091 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 55094 vga.paddle_r_pos_v[4]
.sym 55095 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 55097 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 55099 vga.paddle_r_pos_v[5]
.sym 55101 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 55103 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 55105 vga.paddle_r_pos_v[6]
.sym 55107 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 55109 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 55112 vga.paddle_r_pos_v[7]
.sym 55113 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 55119 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55120 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55121 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55122 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55123 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55124 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55133 $PACKER_VCC_NET
.sym 55146 vga.paddle_r_pos_v[8]
.sym 55151 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55153 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 55160 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55161 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55162 vga.right_down_pressed
.sym 55164 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55165 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55166 vga.paddle_r_pos_v[8]
.sym 55168 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55170 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55171 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55173 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55175 vga.right_down_pressed
.sym 55176 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55178 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55181 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55185 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55187 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55188 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55192 vga.paddle_r_pos_v[8]
.sym 55194 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 55197 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 55198 vga.right_down_pressed
.sym 55199 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55200 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55203 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 55204 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 55205 vga.right_down_pressed
.sym 55206 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55209 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55210 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 55211 vga.right_down_pressed
.sym 55212 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 55221 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55222 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 55223 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 55224 vga.right_down_pressed
.sym 55227 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 55228 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55229 vga.right_down_pressed
.sym 55230 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55233 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 55234 vga.right_down_pressed
.sym 55235 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55236 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 55237 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55238 P1B9$SB_IO_OUT_$glb_clk
.sym 55239 rst_$glb_sr
.sym 55240 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55254 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55256 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55258 vga.paddle_r_pos_v[7]
.sym 55260 vga.paddle_r_pos_v[5]
.sym 55267 vga.paddle_r_pos_v[5]
.sym 55268 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 55269 vga.ball_pos_v[5]
.sym 55270 vga.ball_pos_v[6]
.sym 55273 vga.paddle_r_pos_v[6]
.sym 55274 $PACKER_VCC_NET
.sym 55283 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55286 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55287 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55289 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55291 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55294 vga.right_down_pressed
.sym 55297 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55299 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 55302 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55307 $PACKER_VCC_NET
.sym 55311 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55314 vga.right_down_pressed
.sym 55315 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 55316 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 55317 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55326 vga.right_down_pressed
.sym 55327 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55328 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55329 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55339 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 55340 vga.right_down_pressed
.sym 55341 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55344 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55346 $PACKER_VCC_NET
.sym 55347 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 55352 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 55353 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 55360 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55361 P1B9$SB_IO_OUT_$glb_clk
.sym 55362 rst_$glb_sr
.sym 55363 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55364 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 55366 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 55368 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 55369 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 55370 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 55375 vga.paddle_r_pos_v[8]
.sym 55376 vga.right_down_pressed
.sym 55379 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55388 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 55392 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55394 vga.ball_pos_v[8]
.sym 55409 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 55410 vga.paddle_l_pos_v[5]
.sym 55411 $PACKER_VCC_NET
.sym 55416 vga.paddle_l_pos_v[4]
.sym 55419 $PACKER_VCC_NET
.sym 55423 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 55424 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55425 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 55428 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 55436 $nextpnr_ICESTORM_LC_57$O
.sym 55439 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55442 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55444 $PACKER_VCC_NET
.sym 55445 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 55448 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55450 vga.paddle_l_pos_v[4]
.sym 55452 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55454 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 55456 vga.paddle_l_pos_v[5]
.sym 55457 $PACKER_VCC_NET
.sym 55458 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55460 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 55462 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 55463 $PACKER_VCC_NET
.sym 55464 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 55466 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 55468 $PACKER_VCC_NET
.sym 55469 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 55470 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 55472 $nextpnr_ICESTORM_LC_58$I3
.sym 55474 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 55475 $PACKER_VCC_NET
.sym 55476 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 55478 $nextpnr_ICESTORM_LC_58$COUT
.sym 55480 $PACKER_VCC_NET
.sym 55482 $nextpnr_ICESTORM_LC_58$I3
.sym 55486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 55487 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 55488 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[10]
.sym 55489 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 55490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55491 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 55492 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 55493 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 55498 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 55505 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 55507 vga.count_v[2]
.sym 55509 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 55510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 55511 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55513 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55514 vga.paddle_r_pos_v[4]
.sym 55515 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 55516 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 55517 vga.paddle_r_pos_v[5]
.sym 55518 vga.ball_pos_v[7]
.sym 55520 vga.ball_pos_v[6]
.sym 55522 $nextpnr_ICESTORM_LC_58$COUT
.sym 55531 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 55532 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 55537 $PACKER_VCC_NET
.sym 55538 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55539 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 55540 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 55541 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55543 vga.ball_pos_v[7]
.sym 55546 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 55547 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55548 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 55554 vga.ball_pos_v[6]
.sym 55557 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 55558 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 55560 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55561 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 55563 $nextpnr_ICESTORM_LC_58$COUT
.sym 55566 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 55567 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 55568 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 55569 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 55578 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 55579 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55580 $PACKER_VCC_NET
.sym 55584 vga.ball_pos_v[6]
.sym 55585 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 55586 vga.ball_pos_v[7]
.sym 55587 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 55597 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 55598 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55621 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 55622 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 55624 vga.paddle_l_pos_v[5]
.sym 55626 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 55627 $PACKER_VCC_NET
.sym 55628 vga.ball_pos_v[7]
.sym 55629 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55631 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 55632 vga.paddle_l_pos_v[4]
.sym 55633 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 55634 vga.paddle_r_pos_v[8]
.sym 55635 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55638 vga.count_v[2]
.sym 55639 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 55640 vga.ball_pos_v[6]
.sym 55641 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 55651 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 55652 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55653 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 55654 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 55656 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 55660 vga.ball_pos_v[2]
.sym 55661 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55662 vga.ball_pos_v[7]
.sym 55664 vga.ball_pos_v[6]
.sym 55665 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 55666 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55667 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 55668 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 55670 vga.ball_pos_v[5]
.sym 55671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 55672 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 55673 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55676 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 55677 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 55678 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 55681 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 55682 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 55684 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 55685 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55688 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55690 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 55691 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55694 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 55696 vga.ball_pos_v[2]
.sym 55697 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55700 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 55702 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 55703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 55704 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55706 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 55708 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 55709 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 55710 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 55712 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 55714 vga.ball_pos_v[5]
.sym 55715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 55716 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 55718 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 55720 vga.ball_pos_v[6]
.sym 55721 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 55722 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 55724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 55726 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 55727 vga.ball_pos_v[7]
.sym 55728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 55733 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 55734 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[10]
.sym 55735 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55736 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 55737 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 55738 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 55739 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55746 vga.ball_pos_v[2]
.sym 55755 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 55756 vga.ball_pos_v[5]
.sym 55758 vga.ball_pos_v[8]
.sym 55761 vga.paddle_r_pos_v[6]
.sym 55763 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 55764 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55765 $PACKER_VCC_NET
.sym 55766 vga.ball_pos_v[6]
.sym 55767 vga.paddle_r_pos_v[5]
.sym 55768 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 55775 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 55776 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 55778 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 55779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 55780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 55782 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 55784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 55785 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 55786 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 55787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 55788 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55789 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 55791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 55792 vga.ball_pos_v[6]
.sym 55793 vga.ball_pos_v[7]
.sym 55795 vga.ball_pos_v[5]
.sym 55796 vga.ball_pos_v[8]
.sym 55798 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 55800 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55801 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55802 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 55803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 55804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 55805 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 55807 vga.ball_pos_v[8]
.sym 55808 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 55809 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 55811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 55813 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 55818 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 55819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 55820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 55821 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 55824 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 55825 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 55826 vga.ball_pos_v[8]
.sym 55827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 55830 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55831 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55832 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55836 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 55837 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 55838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 55839 vga.ball_pos_v[7]
.sym 55842 vga.ball_pos_v[5]
.sym 55843 vga.ball_pos_v[6]
.sym 55844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 55845 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 55848 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 55849 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 55850 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 55851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 55852 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 55853 P1B9$SB_IO_OUT_$glb_clk
.sym 55854 rst_$glb_sr
.sym 55855 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 55856 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 55858 vga.ball_pos_v[6]
.sym 55859 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55860 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55861 vga.ball_pos_v[5]
.sym 55862 vga.ball_pos_v[8]
.sym 55868 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55869 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 55871 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55873 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 55874 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 55875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 55876 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55877 vga.ball_pos_v[7]
.sym 55878 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[10]
.sym 55882 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 55886 vga.ball_pos_v[8]
.sym 55890 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 55897 vga.paddle_r_pos_v[8]
.sym 55905 vga.paddle_r_pos_v[7]
.sym 55911 vga.paddle_r_pos_v[3]
.sym 55914 vga.paddle_r_pos_v[4]
.sym 55917 $PACKER_VCC_NET
.sym 55918 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55920 vga.paddle_r_pos_v[6]
.sym 55927 vga.paddle_r_pos_v[5]
.sym 55928 $nextpnr_ICESTORM_LC_59$O
.sym 55931 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55934 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 55936 vga.paddle_r_pos_v[3]
.sym 55938 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55940 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 55942 $PACKER_VCC_NET
.sym 55943 vga.paddle_r_pos_v[4]
.sym 55944 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 55946 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 55948 vga.paddle_r_pos_v[5]
.sym 55950 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 55952 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 55954 vga.paddle_r_pos_v[6]
.sym 55956 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 55958 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 55960 vga.paddle_r_pos_v[7]
.sym 55962 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 55964 $nextpnr_ICESTORM_LC_60$I3
.sym 55966 vga.paddle_r_pos_v[8]
.sym 55968 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 55974 $nextpnr_ICESTORM_LC_60$I3
.sym 55978 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55979 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55980 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55981 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55982 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55983 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55984 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 55985 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 55993 vga.ball_pos_v[6]
.sym 55995 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 55998 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 56000 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 56004 vga.ball_pos_v[6]
.sym 56012 vga.ball_pos_v[8]
.sym 56019 vga.ball_pos_v[7]
.sym 56020 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 56022 vga.ball_pos_v[6]
.sym 56025 vga.ball_pos_v[5]
.sym 56029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 56038 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56045 vga.ball_pos_v[2]
.sym 56047 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 56051 $nextpnr_ICESTORM_LC_9$O
.sym 56053 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 56057 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56060 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56063 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 56065 vga.ball_pos_v[2]
.sym 56067 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56069 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 56072 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 56073 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 56075 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 56077 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 56079 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 56081 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 56083 vga.ball_pos_v[5]
.sym 56085 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 56087 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 56089 vga.ball_pos_v[6]
.sym 56091 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 56093 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 56095 vga.ball_pos_v[7]
.sym 56097 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 56105 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56106 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 56107 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56108 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 56121 vga.ball_pos_v[7]
.sym 56134 rst
.sym 56137 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 56142 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 56143 vga.ball_pos_v[2]
.sym 56144 P2_7_SB_LUT4_I1_O[1]
.sym 56146 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 56147 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 56150 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 56151 P2_7_SB_LUT4_I1_O[0]
.sym 56152 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 56154 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 56157 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56159 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 56168 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 56169 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 56172 vga.ball_pos_v[8]
.sym 56173 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 56176 vga.ball_pos_v[8]
.sym 56178 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 56181 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 56182 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 56183 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 56184 P2_7_SB_LUT4_I1_O[1]
.sym 56187 P2_7_SB_LUT4_I1_O[0]
.sym 56188 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 56189 P2_7_SB_LUT4_I1_O[1]
.sym 56193 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 56194 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 56195 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 56196 P2_7_SB_LUT4_I1_O[1]
.sym 56199 P2_7_SB_LUT4_I1_O[1]
.sym 56201 P2_7_SB_LUT4_I1_O[0]
.sym 56202 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 56206 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56208 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 56212 vga.ball_pos_v[2]
.sym 56213 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 56214 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 56217 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 56218 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56220 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 56238 P2_7_SB_LUT4_I1_O[1]
.sym 56272 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 56294 rst
.sym 56341 rst
.sym 56342 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 56368 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 56395 rst
.sym 56407 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[1]
.sym 56408 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 56417 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 56451 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[1]
.sym 56452 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 56453 rst
.sym 56454 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 56484 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56499 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 56514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56518 P1B4$SB_IO_OUT
.sym 56529 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56534 P1B4$SB_IO_OUT
.sym 58872 $PACKER_VCC_NET
.sym 58880 $PACKER_VCC_NET
.sym 58882 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 58884 vga.paddle_r_pos_v[5]
.sym 58887 vga.paddle_r_pos_v[6]
.sym 58890 vga.paddle_r_pos_v[8]
.sym 58891 vga.paddle_r_pos_v[7]
.sym 58894 vga.paddle_r_pos_v[3]
.sym 58896 vga.paddle_r_pos_v[4]
.sym 58897 $nextpnr_ICESTORM_LC_27$O
.sym 58899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 58903 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 58905 vga.paddle_r_pos_v[3]
.sym 58909 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 58911 $PACKER_VCC_NET
.sym 58912 vga.paddle_r_pos_v[4]
.sym 58915 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 58917 $PACKER_VCC_NET
.sym 58918 vga.paddle_r_pos_v[5]
.sym 58921 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 58924 vga.paddle_r_pos_v[6]
.sym 58927 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 58930 vga.paddle_r_pos_v[7]
.sym 58933 $nextpnr_ICESTORM_LC_28$I3
.sym 58936 vga.paddle_r_pos_v[8]
.sym 58943 $nextpnr_ICESTORM_LC_28$I3
.sym 58949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 58950 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 58951 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 58952 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 58953 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 58954 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 58991 vga.paddle_r_pos_v[5]
.sym 58993 vga.paddle_r_pos_v[3]
.sym 58994 vga.paddle_r_pos_v[6]
.sym 58997 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 58998 vga.paddle_r_pos_v[7]
.sym 59003 vga.paddle_r_pos_v[4]
.sym 59006 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 59010 $PACKER_VCC_NET
.sym 59014 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 59018 $PACKER_VCC_NET
.sym 59020 $nextpnr_ICESTORM_LC_25$O
.sym 59023 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 59026 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59028 $PACKER_VCC_NET
.sym 59029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 59032 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59034 $PACKER_VCC_NET
.sym 59035 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 59036 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59038 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 59040 $PACKER_VCC_NET
.sym 59041 vga.paddle_r_pos_v[3]
.sym 59042 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59044 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 59046 $PACKER_VCC_NET
.sym 59047 vga.paddle_r_pos_v[4]
.sym 59048 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 59050 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 59052 $PACKER_VCC_NET
.sym 59053 vga.paddle_r_pos_v[5]
.sym 59054 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 59056 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 59058 $PACKER_VCC_NET
.sym 59059 vga.paddle_r_pos_v[6]
.sym 59060 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 59062 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 59064 $PACKER_VCC_NET
.sym 59065 vga.paddle_r_pos_v[7]
.sym 59066 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 59070 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59071 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 59075 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 59085 vga.paddle_r_pos_v[3]
.sym 59093 vga.right_down_pressed
.sym 59097 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 59106 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 59119 vga.paddle_r_pos_v[8]
.sym 59138 $PACKER_VCC_NET
.sym 59144 $PACKER_VCC_NET
.sym 59145 vga.paddle_r_pos_v[8]
.sym 59147 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 59195 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 59196 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 59197 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 59198 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 59199 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 59200 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 59212 vga.right_up_pressed
.sym 59218 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 59220 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 59222 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 59223 vga.paddle_r_pos_v[3]
.sym 59225 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59227 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 59228 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59234 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 59237 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 59238 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 59239 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 59240 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 59241 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 59242 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 59243 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59244 vga.count_v[2]
.sym 59246 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 59247 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 59248 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59250 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59254 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 59256 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 59257 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 59258 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 59259 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 59261 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 59262 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 59263 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 59265 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 59266 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 59268 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 59269 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59270 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59272 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 59274 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 59275 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 59276 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59278 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 59280 vga.count_v[2]
.sym 59281 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 59284 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[4]
.sym 59286 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 59287 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 59288 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 59290 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[5]
.sym 59292 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 59293 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 59296 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[6]
.sym 59298 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 59299 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 59300 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 59302 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[7]
.sym 59304 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 59305 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 59306 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 59308 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[8]
.sym 59310 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 59311 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 59312 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 59320 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 59328 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 59329 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59340 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 59341 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 59342 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 59343 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 59344 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59345 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 59346 vga.left_down_pressed
.sym 59347 vga.ball_pos_v[7]
.sym 59348 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59350 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 59352 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[8]
.sym 59358 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59359 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59360 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59362 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 59363 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 59364 vga.left_down_pressed
.sym 59365 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59366 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59367 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 59368 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 59369 vga.ball_pos_v[5]
.sym 59370 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59371 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 59372 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 59373 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 59374 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59382 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 59384 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59388 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59389 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[9]
.sym 59391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 59392 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 59393 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 59395 $nextpnr_ICESTORM_LC_52$I3
.sym 59397 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 59399 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 59405 $nextpnr_ICESTORM_LC_52$I3
.sym 59408 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59409 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59410 vga.left_down_pressed
.sym 59411 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59414 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59415 vga.left_down_pressed
.sym 59416 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59417 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59420 vga.left_down_pressed
.sym 59421 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59422 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59423 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59429 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59432 vga.ball_pos_v[5]
.sym 59433 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 59434 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 59435 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 59436 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59437 P1B9$SB_IO_OUT_$glb_clk
.sym 59438 rst_$glb_sr
.sym 59441 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 59442 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 59444 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 59446 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 59451 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 59452 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59453 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 59456 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59457 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[10]
.sym 59459 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59461 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 59462 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59464 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59465 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 59466 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59467 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 59469 vga.ball_pos_v[6]
.sym 59471 vga.ball_pos_v[6]
.sym 59472 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59481 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 59483 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 59484 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 59485 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 59486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 59487 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 59488 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 59489 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 59491 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 59492 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 59493 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 59494 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 59495 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 59500 vga.count_v[2]
.sym 59501 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59505 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 59512 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 59514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59515 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 59518 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 59520 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 59521 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 59524 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.sym 59526 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 59527 vga.count_v[2]
.sym 59530 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[4]
.sym 59532 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 59533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 59536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[5]
.sym 59538 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 59539 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 59542 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[6]
.sym 59544 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 59545 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 59548 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[7]
.sym 59550 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 59551 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 59554 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 59556 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 59557 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 59562 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 59563 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 59565 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 59566 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 59569 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 59574 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 59575 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 59577 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 59581 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 59582 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 59587 vga.ball_pos_v[5]
.sym 59588 vga.paddle_l_pos_v[5]
.sym 59589 vga.ball_pos_v[8]
.sym 59590 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59593 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 59595 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 59597 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 59598 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[8]
.sym 59603 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 59604 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 59605 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59609 vga.paddle_r_pos_v[5]
.sym 59610 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 59611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 59612 vga.left_down_pressed
.sym 59613 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 59614 vga.paddle_l_pos_v[5]
.sym 59616 vga.paddle_r_pos_v[8]
.sym 59617 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59625 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 59626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 59627 $PACKER_VCC_NET
.sym 59630 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59632 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59633 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59634 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 59635 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[9]
.sym 59637 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 59638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 59641 $nextpnr_ICESTORM_LC_29$I3
.sym 59644 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 59645 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 59651 $nextpnr_ICESTORM_LC_29$I3
.sym 59654 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59660 vga.paddle_l_pos_v[5]
.sym 59661 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 59662 vga.paddle_r_pos_v[5]
.sym 59663 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 59666 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 59667 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 59668 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 59669 vga.paddle_r_pos_v[8]
.sym 59672 vga.left_down_pressed
.sym 59673 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 59674 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59675 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59678 $PACKER_VCC_NET
.sym 59679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 59680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 59682 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59683 P1B9$SB_IO_OUT_$glb_clk
.sym 59684 rst_$glb_sr
.sym 59685 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 59686 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 59687 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 59688 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 59690 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59691 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59692 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59698 vga.left_down_pressed
.sym 59701 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 59704 vga.paddle_r_pos_v[4]
.sym 59705 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 59706 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 59709 P2_7_SB_LUT4_I1_O[0]
.sym 59711 vga.paddle_r_pos_v[3]
.sym 59712 P2_7_SB_LUT4_I1_O[1]
.sym 59714 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59717 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 59720 vga.ball_ratio_SB_DFFESR_Q_E
.sym 59726 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59727 vga.paddle_r_pos_v[6]
.sym 59728 P2_7_SB_LUT4_I1_O[1]
.sym 59730 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 59731 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 59732 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 59733 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59735 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 59737 vga.ball_pos_v[6]
.sym 59738 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 59739 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 59740 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 59741 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 59742 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 59744 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 59746 vga.ball_pos_v[7]
.sym 59747 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59748 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59749 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 59754 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 59759 vga.ball_pos_v[6]
.sym 59761 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59762 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 59765 vga.paddle_r_pos_v[6]
.sym 59766 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 59767 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 59768 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 59777 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 59778 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 59780 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 59783 vga.ball_pos_v[7]
.sym 59784 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59786 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 59789 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 59790 P2_7_SB_LUT4_I1_O[1]
.sym 59791 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59792 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59795 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 59796 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 59797 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 59801 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 59802 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 59803 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 59805 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 59806 P1B9$SB_IO_OUT_$glb_clk
.sym 59807 rst_$glb_sr
.sym 59809 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 59810 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 59811 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 59812 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 59813 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 59814 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 59815 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 59836 vga.ball_pos_v[7]
.sym 59840 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 59843 vga.ball_pos_v[8]
.sym 59850 vga.ball_pos_v[5]
.sym 59852 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59853 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 59854 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 59855 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59856 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 59860 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 59862 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59863 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 59866 P2_7_SB_LUT4_I1_O[1]
.sym 59867 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59869 P2_7_SB_LUT4_I1_O[0]
.sym 59870 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 59874 P2_7_SB_LUT4_I1_O[1]
.sym 59875 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 59879 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 59882 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59883 P2_7_SB_LUT4_I1_O[1]
.sym 59884 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59885 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 59888 P2_7_SB_LUT4_I1_O[1]
.sym 59889 P2_7_SB_LUT4_I1_O[0]
.sym 59891 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 59894 P2_7_SB_LUT4_I1_O[1]
.sym 59895 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 59896 P2_7_SB_LUT4_I1_O[0]
.sym 59900 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 59901 P2_7_SB_LUT4_I1_O[1]
.sym 59903 P2_7_SB_LUT4_I1_O[0]
.sym 59906 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 59908 P2_7_SB_LUT4_I1_O[0]
.sym 59909 P2_7_SB_LUT4_I1_O[1]
.sym 59912 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59913 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59914 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 59915 P2_7_SB_LUT4_I1_O[1]
.sym 59918 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59919 vga.ball_pos_v[5]
.sym 59921 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 59924 P2_7_SB_LUT4_I1_O[1]
.sym 59926 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 59927 P2_7_SB_LUT4_I1_O[0]
.sym 59931 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 59932 P2_7_SB_LUT4_I1_O[1]
.sym 59933 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 59934 vga.ball_motion_d_SB_DFFESS_Q_E
.sym 59935 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 59936 vga.ball_ratio_SB_DFFESR_Q_E
.sym 59973 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 59976 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 59978 vga.ball_pos_v[8]
.sym 59980 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 59984 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 59986 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59988 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 59989 P2_7_SB_LUT4_I1_O[1]
.sym 59990 P2_7_SB_LUT4_I1_O[0]
.sym 59997 P2_7_SB_LUT4_I1_O[1]
.sym 59998 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 60000 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 60029 P2_7_SB_LUT4_I1_O[1]
.sym 60030 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 60032 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60035 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 60037 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 60038 vga.ball_pos_v[8]
.sym 60041 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 60042 P2_7_SB_LUT4_I1_O[1]
.sym 60043 P2_7_SB_LUT4_I1_O[0]
.sym 60044 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 60047 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 60048 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 60049 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 60050 P2_7_SB_LUT4_I1_O[1]
.sym 60056 vga.ball_ratio[2]
.sym 60057 vga.ball_ratio[0]
.sym 60058 P2_7_SB_LUT4_I1_O[2]
.sym 60059 P2_7_SB_LUT4_I0_O[1]
.sym 60060 P2_7_SB_LUT4_I1_O[3]
.sym 60061 P2_7_SB_LUT4_I0_O[2]
.sym 60189 P2_7$SB_IO_IN
.sym 60193 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 60194 vga.interval_counter[5]
.sym 60197 P2_7$SB_IO_IN
.sym 60208 vga.ball_ratio_SB_DFFESR_Q_E
.sym 62807 rst
.sym 62820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 62821 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 62824 vga.paddle_r_pos_v[3]
.sym 62830 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 62832 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 62835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 62838 vga.paddle_r_pos_v[7]
.sym 62839 $PACKER_VCC_NET
.sym 62840 vga.paddle_r_pos_v[5]
.sym 62843 $PACKER_VCC_NET
.sym 62844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 62845 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 62846 vga.paddle_r_pos_v[6]
.sym 62847 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 62848 vga.paddle_r_pos_v[4]
.sym 62849 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 62850 $nextpnr_ICESTORM_LC_30$O
.sym 62852 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 62856 vga.right_up_pressed_SB_LUT4_I2_I1[1]
.sym 62858 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 62862 vga.right_up_pressed_SB_LUT4_I2_I1[2]
.sym 62864 $PACKER_VCC_NET
.sym 62865 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 62866 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 62868 vga.right_up_pressed_SB_LUT4_I2_I1[3]
.sym 62871 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 62872 vga.paddle_r_pos_v[3]
.sym 62874 vga.right_up_pressed_SB_LUT4_I2_I1[4]
.sym 62876 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 62877 $PACKER_VCC_NET
.sym 62878 vga.paddle_r_pos_v[4]
.sym 62880 vga.right_up_pressed_SB_LUT4_I2_I1[5]
.sym 62882 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 62884 vga.paddle_r_pos_v[5]
.sym 62886 vga.right_up_pressed_SB_LUT4_I2_I1[6]
.sym 62888 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 62890 vga.paddle_r_pos_v[6]
.sym 62892 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 62894 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 62896 vga.paddle_r_pos_v[7]
.sym 62925 $PACKER_VCC_NET
.sym 62929 $PACKER_VCC_NET
.sym 62930 $PACKER_VCC_NET
.sym 62931 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 62932 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 62933 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62934 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 62935 $PACKER_VCC_NET
.sym 62936 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 62949 vga.right_up_pressed
.sym 62950 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 62957 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 62965 vga.paddle_r_pos_v[8]
.sym 62967 rst
.sym 62973 $nextpnr_ICESTORM_LC_31$I3
.sym 62976 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 62977 vga.paddle_r_pos_v[8]
.sym 62983 $nextpnr_ICESTORM_LC_31$I3
.sym 63004 vga.right_up_pressed
.sym 63006 rst
.sym 63007 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 63025 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 63026 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 63027 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 63028 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 63029 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 63030 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 63047 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63052 vga.ball_pos_v[2]
.sym 63083 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63084 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 63087 vga.paddle_l_pos_v[5]
.sym 63091 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 63092 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 63093 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 63094 vga.paddle_l_pos_v[4]
.sym 63095 $PACKER_VCC_NET
.sym 63096 $nextpnr_ICESTORM_LC_15$O
.sym 63098 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 63102 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63105 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63108 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63110 vga.paddle_l_pos_v[4]
.sym 63111 $PACKER_VCC_NET
.sym 63112 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63114 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 63117 vga.paddle_l_pos_v[5]
.sym 63118 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63120 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63123 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 63124 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 63126 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63128 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 63130 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63132 $nextpnr_ICESTORM_LC_16$I3
.sym 63135 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 63136 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63142 $nextpnr_ICESTORM_LC_16$I3
.sym 63146 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 63149 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 63150 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 63152 vga.paddle_l_pos_v[4]
.sym 63153 vga.paddle_l_pos_v[5]
.sym 63162 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63165 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 63172 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63173 vga.left_down_pressed
.sym 63177 vga.paddle_l_pos_v[5]
.sym 63179 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 63191 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 63192 vga.ball_pos_v[5]
.sym 63197 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 63199 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 63203 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 63204 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 63205 vga.ball_pos_v[6]
.sym 63207 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63208 vga.ball_pos_v[7]
.sym 63210 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 63212 vga.ball_pos_v[2]
.sym 63213 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63214 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 63216 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 63217 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 63218 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 63219 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 63221 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 63222 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63225 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 63227 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 63228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 63231 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 63233 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 63234 vga.ball_pos_v[2]
.sym 63237 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 63239 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 63240 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63243 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 63245 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63246 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 63247 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 63249 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 63251 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 63252 vga.ball_pos_v[5]
.sym 63255 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 63257 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 63258 vga.ball_pos_v[6]
.sym 63261 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 63263 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 63264 vga.ball_pos_v[7]
.sym 63271 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 63272 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 63273 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 63274 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 63275 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 63276 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 63283 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 63286 vga.paddle_l_pos_v[5]
.sym 63288 vga.ball_pos_v[5]
.sym 63293 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 63295 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 63296 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63297 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 63301 vga.paddle_l_pos_v[4]
.sym 63303 rst
.sym 63305 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 63310 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 63312 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 63313 vga.ball_pos_v[7]
.sym 63314 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 63316 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 63317 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63318 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 63321 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 63322 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 63325 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63326 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 63327 vga.ball_pos_v[6]
.sym 63331 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 63333 vga.ball_pos_v[8]
.sym 63335 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 63339 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 63341 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 63342 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 63344 vga.ball_pos_v[8]
.sym 63345 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 63348 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 63350 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 63355 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 63356 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 63357 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 63358 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 63361 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 63362 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 63363 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63364 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 63373 vga.ball_pos_v[6]
.sym 63374 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 63375 vga.ball_pos_v[7]
.sym 63376 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 63385 vga.ball_pos_v[8]
.sym 63386 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63387 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 63388 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 63392 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 63393 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 63394 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63396 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 63410 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63411 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 63415 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 63419 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 63420 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 63421 $PACKER_VCC_NET
.sym 63422 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63426 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63433 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 63435 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 63436 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 63440 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63441 vga.paddle_r_pos_v[4]
.sym 63445 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 63446 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 63447 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 63451 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 63453 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 63456 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63459 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 63461 vga.paddle_l_pos_v[4]
.sym 63462 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 63463 vga.paddle_r_pos_v[3]
.sym 63466 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 63467 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 63468 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 63469 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63472 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 63473 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 63474 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 63484 vga.paddle_l_pos_v[4]
.sym 63485 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 63486 vga.paddle_r_pos_v[4]
.sym 63487 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 63490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 63491 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63492 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 63493 vga.paddle_r_pos_v[3]
.sym 63508 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 63509 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 63510 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 63512 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O_$glb_ce
.sym 63513 P1B9$SB_IO_OUT_$glb_clk
.sym 63514 rst_$glb_sr
.sym 63531 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63536 vga.left_down_pressed
.sym 63538 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63542 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63543 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 63544 vga.ball_pos_v[2]
.sym 63548 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63550 vga.ball_pos_v[2]
.sym 63557 vga.ball_pos_v[2]
.sym 63558 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 63559 vga.ball_pos_v[6]
.sym 63561 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63562 vga.ball_pos_v[5]
.sym 63563 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63565 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63567 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 63568 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 63570 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 63571 vga.ball_pos_v[8]
.sym 63573 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 63574 P2_7_SB_LUT4_I1_O[1]
.sym 63575 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 63576 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 63578 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63579 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63580 vga.ball_pos_v[7]
.sym 63581 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63584 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63589 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 63590 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63595 vga.ball_pos_v[6]
.sym 63597 vga.ball_pos_v[7]
.sym 63598 vga.ball_pos_v[8]
.sym 63601 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63603 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 63604 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63607 vga.ball_pos_v[2]
.sym 63608 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63609 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63610 vga.ball_pos_v[5]
.sym 63619 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 63620 P2_7_SB_LUT4_I1_O[1]
.sym 63621 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 63622 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63625 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63626 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 63627 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 63628 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 63631 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63632 P2_7_SB_LUT4_I1_O[1]
.sym 63633 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 63634 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 63641 vga.interval_counter[0]
.sym 63644 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 63654 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 63673 P1B4$SB_IO_OUT
.sym 63685 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63698 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63701 vga.ball_pos_v[5]
.sym 63702 $PACKER_VCC_NET
.sym 63703 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 63704 vga.ball_pos_v[2]
.sym 63706 vga.ball_pos_v[6]
.sym 63708 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63709 vga.ball_pos_v[7]
.sym 63710 $PACKER_VCC_NET
.sym 63711 $nextpnr_ICESTORM_LC_65$O
.sym 63714 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63717 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 63719 $PACKER_VCC_NET
.sym 63720 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 63721 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 63723 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63725 $PACKER_VCC_NET
.sym 63726 vga.ball_pos_v[2]
.sym 63727 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 63729 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 63731 $PACKER_VCC_NET
.sym 63732 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63733 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63735 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 63737 $PACKER_VCC_NET
.sym 63738 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 63739 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 63741 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 63743 vga.ball_pos_v[5]
.sym 63744 $PACKER_VCC_NET
.sym 63745 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 63747 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 63749 $PACKER_VCC_NET
.sym 63750 vga.ball_pos_v[6]
.sym 63751 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 63753 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 63755 $PACKER_VCC_NET
.sym 63756 vga.ball_pos_v[7]
.sym 63757 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 63762 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 63764 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 63768 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 63788 rst
.sym 63796 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 63797 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 63806 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 63808 P2_7_SB_LUT4_I1_O[3]
.sym 63809 P2_7_SB_LUT4_I1_O[0]
.sym 63811 P2_7_SB_LUT4_I1_O[1]
.sym 63812 rst
.sym 63814 P2_7_SB_LUT4_I1_O[2]
.sym 63817 vga.ball_pos_v[8]
.sym 63822 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 63823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 63825 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 63829 vga.ball_motion_d_SB_DFFESS_Q_E
.sym 63833 $PACKER_VCC_NET
.sym 63835 $PACKER_VCC_NET
.sym 63837 vga.ball_pos_v[8]
.sym 63838 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 63841 P2_7_SB_LUT4_I1_O[0]
.sym 63842 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 63844 P2_7_SB_LUT4_I1_O[1]
.sym 63847 P2_7_SB_LUT4_I1_O[1]
.sym 63848 P2_7_SB_LUT4_I1_O[2]
.sym 63849 P2_7_SB_LUT4_I1_O[3]
.sym 63850 P2_7_SB_LUT4_I1_O[0]
.sym 63853 rst
.sym 63854 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 63855 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 63856 P2_7_SB_LUT4_I1_O[3]
.sym 63860 P2_7_SB_LUT4_I1_O[2]
.sym 63862 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 63865 rst
.sym 63867 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 63868 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 63881 vga.ball_motion_d_SB_DFFESS_Q_E
.sym 63882 P1B9$SB_IO_OUT_$glb_clk
.sym 63883 rst_$glb_sr
.sym 63884 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 63885 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 63886 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 63887 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 63888 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 63889 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 63890 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 63891 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 63905 P2_7_SB_LUT4_I1_O[0]
.sym 63919 $PACKER_VCC_NET
.sym 63927 vga.ball_ratio[2]
.sym 63928 vga.ball_ratio[0]
.sym 63930 P2_7$SB_IO_IN
.sym 63931 P2_7_SB_LUT4_I1_O[3]
.sym 63932 P2_7_SB_LUT4_I0_O[2]
.sym 63936 P2_7$SB_IO_IN
.sym 63938 P2_7_SB_LUT4_I0_O[1]
.sym 63939 P2_8$SB_IO_IN
.sym 63940 P2_9$SB_IO_IN
.sym 63952 vga.ball_ratio_SB_DFFESR_Q_E
.sym 63957 $nextpnr_ICESTORM_LC_4$O
.sym 63959 vga.ball_ratio[0]
.sym 63963 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 63965 P2_7_SB_LUT4_I0_O[1]
.sym 63970 P2_7_SB_LUT4_I1_O[3]
.sym 63972 vga.ball_ratio[2]
.sym 63973 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 63976 vga.ball_ratio[0]
.sym 63979 P2_7_SB_LUT4_I1_O[3]
.sym 63982 P2_7$SB_IO_IN
.sym 63984 P2_9$SB_IO_IN
.sym 63985 P2_8$SB_IO_IN
.sym 63989 P2_7_SB_LUT4_I0_O[1]
.sym 63990 vga.ball_ratio[0]
.sym 63991 P2_7_SB_LUT4_I1_O[3]
.sym 63995 P2_7_SB_LUT4_I0_O[2]
.sym 63996 P2_7_SB_LUT4_I0_O[1]
.sym 63997 P2_8$SB_IO_IN
.sym 64000 vga.ball_ratio[0]
.sym 64001 P2_9$SB_IO_IN
.sym 64002 P2_7$SB_IO_IN
.sym 64003 vga.ball_ratio[2]
.sym 64004 vga.ball_ratio_SB_DFFESR_Q_E
.sym 64005 P1B9$SB_IO_OUT_$glb_clk
.sym 64006 rst_$glb_sr
.sym 64009 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 64012 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1]
.sym 64027 P2_8$SB_IO_IN
.sym 64028 P2_9$SB_IO_IN
.sym 64149 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 64150 P1B4$SB_IO_OUT
.sym 64166 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64192 $PACKER_GND_NET
.sym 66756 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 66760 $PACKER_VCC_NET
.sym 66761 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66872 vga.right_down_pressed
.sym 66898 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 66901 vga.paddle_l_pos_v[4]
.sym 66902 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 66903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 66905 $PACKER_VCC_NET
.sym 66906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 66908 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 66910 vga.paddle_l_pos_v[5]
.sym 66920 $PACKER_VCC_NET
.sym 66921 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66927 $nextpnr_ICESTORM_LC_3$O
.sym 66929 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66933 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66935 $PACKER_VCC_NET
.sym 66936 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 66939 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66941 $PACKER_VCC_NET
.sym 66942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 66943 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66945 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 66947 $PACKER_VCC_NET
.sym 66948 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 66949 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66951 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 66953 $PACKER_VCC_NET
.sym 66954 vga.paddle_l_pos_v[4]
.sym 66955 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 66957 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 66959 vga.paddle_l_pos_v[5]
.sym 66960 $PACKER_VCC_NET
.sym 66961 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 66963 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 66965 $PACKER_VCC_NET
.sym 66966 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 66967 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 66969 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 66971 $PACKER_VCC_NET
.sym 66972 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 66973 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 66979 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 66980 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 66981 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 66982 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 66983 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 66984 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 67009 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67013 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 67020 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67022 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 67026 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 67029 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67031 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 67033 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 67035 $PACKER_VCC_NET
.sym 67036 vga.left_down_pressed
.sym 67038 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 67039 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 67041 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 67042 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 67044 vga.left_down_pressed
.sym 67046 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 67052 $PACKER_VCC_NET
.sym 67053 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 67054 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 67069 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 67070 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67071 vga.left_down_pressed
.sym 67072 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 67075 vga.left_down_pressed
.sym 67076 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 67077 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67078 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 67087 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67088 vga.left_down_pressed
.sym 67089 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 67090 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 67093 vga.left_down_pressed
.sym 67094 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67095 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 67096 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 67097 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67098 P1B9$SB_IO_OUT_$glb_clk
.sym 67099 rst_$glb_sr
.sym 67100 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 67117 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67143 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 67145 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67148 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 67149 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 67150 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 67152 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 67155 vga.paddle_l_pos_v[4]
.sym 67156 vga.paddle_l_pos_v[5]
.sym 67158 $PACKER_VCC_NET
.sym 67160 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 67161 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 67164 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 67165 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 67170 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 67171 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 67173 $nextpnr_ICESTORM_LC_34$O
.sym 67176 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67179 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 67182 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 67185 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 67187 $PACKER_VCC_NET
.sym 67188 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 67189 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 67191 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 67194 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 67195 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 67197 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 67199 $PACKER_VCC_NET
.sym 67200 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 67201 vga.paddle_l_pos_v[4]
.sym 67203 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 67205 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 67207 vga.paddle_l_pos_v[5]
.sym 67209 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 67211 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 67213 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 67215 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 67218 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 67219 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 67259 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 67264 vga.left_up_pressed
.sym 67265 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 67266 vga.left_down_pressed
.sym 67270 rst
.sym 67272 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 67276 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 67286 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67288 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 67296 $nextpnr_ICESTORM_LC_35$I3
.sym 67298 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 67300 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 67306 $nextpnr_ICESTORM_LC_35$I3
.sym 67309 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 67311 vga.left_down_pressed
.sym 67312 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 67321 vga.left_up_pressed
.sym 67322 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 67323 rst
.sym 67362 vga.left_down_pressed
.sym 67368 vga.left_up_pressed
.sym 67470 vga.interval_counter[1]
.sym 67471 vga.interval_counter[2]
.sym 67472 vga.interval_counter[3]
.sym 67473 vga.interval_counter[4]
.sym 67474 vga.interval_counter[5]
.sym 67475 vga.interval_counter[6]
.sym 67476 vga.interval_counter[7]
.sym 67496 vga.interval_counter[5]
.sym 67529 vga.interval_counter[0]
.sym 67537 vga.interval_counter[3]
.sym 67563 vga.interval_counter[0]
.sym 67581 vga.interval_counter[3]
.sym 67582 vga.interval_counter[0]
.sym 67590 P1B9$SB_IO_OUT_$glb_clk
.sym 67591 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 67592 vga.interval_counter[8]
.sym 67593 vga.interval_counter[9]
.sym 67594 vga.interval_counter[10]
.sym 67595 vga.interval_counter[11]
.sym 67596 vga.interval_counter[12]
.sym 67597 vga.interval_counter[13]
.sym 67598 vga.interval_counter[14]
.sym 67599 vga.interval_counter[15]
.sym 67617 vga.interval_counter[12]
.sym 67624 vga.interval_counter[6]
.sym 67634 vga.interval_counter[1]
.sym 67635 vga.interval_counter[2]
.sym 67644 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 67645 vga.interval_counter[4]
.sym 67647 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 67648 vga.interval_counter[7]
.sym 67652 vga.interval_counter[11]
.sym 67662 vga.interval_counter[13]
.sym 67672 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 67673 vga.interval_counter[2]
.sym 67674 vga.interval_counter[1]
.sym 67675 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 67684 vga.interval_counter[11]
.sym 67685 vga.interval_counter[7]
.sym 67686 vga.interval_counter[4]
.sym 67687 vga.interval_counter[13]
.sym 67708 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 67709 vga.interval_counter[2]
.sym 67710 vga.interval_counter[1]
.sym 67711 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 67715 vga.interval_counter[16]
.sym 67716 vga.interval_counter[17]
.sym 67717 vga.interval_counter[18]
.sym 67718 vga.interval_counter[19]
.sym 67719 vga.interval_counter[20]
.sym 67720 vga.interval_counter[21]
.sym 67721 vga.interval_counter[22]
.sym 67722 vga.interval_counter[23]
.sym 67758 vga.interval_counter[10]
.sym 67762 vga.interval_counter[14]
.sym 67763 vga.interval_counter[15]
.sym 67765 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 67766 vga.interval_counter[5]
.sym 67767 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67768 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 67770 vga.interval_counter[14]
.sym 67771 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 67772 vga.interval_counter[16]
.sym 67773 vga.interval_counter[17]
.sym 67774 vga.interval_counter[18]
.sym 67775 vga.interval_counter[19]
.sym 67776 vga.interval_counter[20]
.sym 67777 vga.interval_counter[21]
.sym 67778 vga.interval_counter[22]
.sym 67779 vga.interval_counter[23]
.sym 67780 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 67781 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 67782 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 67783 vga.interval_counter[5]
.sym 67784 vga.interval_counter[6]
.sym 67789 vga.interval_counter[10]
.sym 67790 vga.interval_counter[5]
.sym 67791 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 67792 vga.interval_counter[6]
.sym 67795 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 67796 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67801 vga.interval_counter[20]
.sym 67802 vga.interval_counter[23]
.sym 67803 vga.interval_counter[22]
.sym 67804 vga.interval_counter[21]
.sym 67809 vga.interval_counter[19]
.sym 67810 vga.interval_counter[18]
.sym 67813 vga.interval_counter[16]
.sym 67814 vga.interval_counter[15]
.sym 67815 vga.interval_counter[14]
.sym 67816 vga.interval_counter[17]
.sym 67819 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 67820 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 67821 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 67822 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 67825 vga.interval_counter[16]
.sym 67826 vga.interval_counter[14]
.sym 67828 vga.interval_counter[15]
.sym 67831 vga.interval_counter[17]
.sym 67832 vga.interval_counter[10]
.sym 67833 vga.interval_counter[6]
.sym 67834 vga.interval_counter[5]
.sym 67838 vga.interval_counter[24]
.sym 67839 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 67843 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 67880 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 67881 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 67885 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 67886 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 67892 rst
.sym 67900 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1]
.sym 67908 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 67924 rst
.sym 67925 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 67926 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 67927 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1]
.sym 67942 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 67943 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 67945 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 67976 rst
.sym 67994 P1B9$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68016 P1B4$SB_IO_OUT
.sym 68025 $PACKER_VCC_NET
.sym 68028 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 70563 vga.right_up_pressed
.sym 70568 vga.right_down_pressed
.sym 70685 vga.right_down_1d
.sym 70688 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 70692 vga.right_up_1d
.sym 70698 vga.right_down_pressed
.sym 70706 P2_4$SB_IO_IN
.sym 70717 vga.right_down_pressed
.sym 70831 P2_4$SB_IO_IN
.sym 70835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 70838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 70852 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 70855 vga.paddle_l_pos_v[4]
.sym 70856 vga.paddle_l_pos_v[5]
.sym 70861 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 70875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 70876 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 70880 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 70881 $nextpnr_ICESTORM_LC_46$O
.sym 70883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70887 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70890 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 70893 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 70897 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70899 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 70901 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 70903 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70905 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 70908 vga.paddle_l_pos_v[4]
.sym 70909 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 70911 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 70914 vga.paddle_l_pos_v[5]
.sym 70915 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 70917 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 70920 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 70921 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 70923 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 70926 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 70927 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 70949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70956 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 70967 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 71000 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 71006 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 71008 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 71054 vga.left_up_pressed
.sym 71059 vga.left_down_pressed
.sym 71083 P2_1$SB_IO_IN
.sym 71177 vga.left_down_1d
.sym 71182 vga.left_up_1d
.sym 71195 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 71326 vga.interval_counter[5]
.sym 71327 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 71330 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 71344 vga.interval_counter[0]
.sym 71345 vga.interval_counter[4]
.sym 71347 vga.interval_counter[6]
.sym 71352 vga.interval_counter[0]
.sym 71362 vga.interval_counter[5]
.sym 71366 vga.interval_counter[1]
.sym 71367 vga.interval_counter[2]
.sym 71368 vga.interval_counter[3]
.sym 71372 vga.interval_counter[7]
.sym 71373 $nextpnr_ICESTORM_LC_49$O
.sym 71375 vga.interval_counter[0]
.sym 71379 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71381 vga.interval_counter[1]
.sym 71383 vga.interval_counter[0]
.sym 71385 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 71387 vga.interval_counter[2]
.sym 71389 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71391 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 71393 vga.interval_counter[3]
.sym 71395 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 71397 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 71400 vga.interval_counter[4]
.sym 71401 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 71403 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 71406 vga.interval_counter[5]
.sym 71407 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 71409 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 71412 vga.interval_counter[6]
.sym 71413 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 71415 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 71417 vga.interval_counter[7]
.sym 71419 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 71421 P1B9$SB_IO_OUT_$glb_clk
.sym 71422 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 71455 vga.interval_counter[8]
.sym 71457 vga.interval_counter[9]
.sym 71459 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 71470 vga.interval_counter[14]
.sym 71474 vga.interval_counter[10]
.sym 71476 vga.interval_counter[12]
.sym 71481 vga.interval_counter[9]
.sym 71487 vga.interval_counter[15]
.sym 71488 vga.interval_counter[8]
.sym 71491 vga.interval_counter[11]
.sym 71493 vga.interval_counter[13]
.sym 71496 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 71498 vga.interval_counter[8]
.sym 71500 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 71502 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 71505 vga.interval_counter[9]
.sym 71506 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 71508 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 71510 vga.interval_counter[10]
.sym 71512 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 71514 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 71516 vga.interval_counter[11]
.sym 71518 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 71520 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 71522 vga.interval_counter[12]
.sym 71524 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 71526 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 71528 vga.interval_counter[13]
.sym 71530 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 71532 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 71535 vga.interval_counter[14]
.sym 71536 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 71538 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 71541 vga.interval_counter[15]
.sym 71542 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 71544 P1B9$SB_IO_OUT_$glb_clk
.sym 71545 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 71575 P2_1$SB_IO_IN
.sym 71582 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 71593 vga.interval_counter[22]
.sym 71595 vga.interval_counter[16]
.sym 71597 vga.interval_counter[18]
.sym 71599 vga.interval_counter[20]
.sym 71600 vga.interval_counter[21]
.sym 71602 vga.interval_counter[23]
.sym 71612 vga.interval_counter[17]
.sym 71614 vga.interval_counter[19]
.sym 71619 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 71621 vga.interval_counter[16]
.sym 71623 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 71625 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 71627 vga.interval_counter[17]
.sym 71629 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 71631 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 71633 vga.interval_counter[18]
.sym 71635 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 71637 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 71639 vga.interval_counter[19]
.sym 71641 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 71643 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 71645 vga.interval_counter[20]
.sym 71647 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 71649 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 71651 vga.interval_counter[21]
.sym 71653 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 71655 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 71658 vga.interval_counter[22]
.sym 71659 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 71661 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 71663 vga.interval_counter[23]
.sym 71665 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 71667 P1B9$SB_IO_OUT_$glb_clk
.sym 71668 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 71705 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 71710 vga.interval_counter[12]
.sym 71726 vga.interval_counter[24]
.sym 71727 vga.interval_counter[8]
.sym 71729 vga.interval_counter[9]
.sym 71745 vga.interval_counter[24]
.sym 71746 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 71749 vga.interval_counter[9]
.sym 71750 vga.interval_counter[12]
.sym 71751 vga.interval_counter[8]
.sym 71752 vga.interval_counter[24]
.sym 71773 vga.interval_counter[8]
.sym 71774 vga.interval_counter[12]
.sym 71775 vga.interval_counter[9]
.sym 71776 vga.interval_counter[24]
.sym 71790 P1B9$SB_IO_OUT_$glb_clk
.sym 71791 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_sr
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71813 P2_7$SB_IO_IN
.sym 71832 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71850 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71913 P2_3$SB_IO_IN
.sym 72018 P2_9$SB_IO_IN
.sym 73297 P2_3$SB_IO_IN
.sym 74175 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 74434 vga.right_down_1d
.sym 74436 P2_4$SB_IO_IN
.sym 74441 vga.right_up_1d
.sym 74447 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 74454 P2_3$SB_IO_IN
.sym 74473 vga.right_up_1d
.sym 74474 P2_3$SB_IO_IN
.sym 74503 P2_4$SB_IO_IN
.sym 74505 vga.right_down_1d
.sym 74514 P1B9$SB_IO_OUT_$glb_clk
.sym 74515 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 74532 vga.right_up_pressed
.sym 74561 P2_4$SB_IO_IN
.sym 74575 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 74584 P2_3$SB_IO_IN
.sym 74588 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 74592 P2_4$SB_IO_IN
.sym 74611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 74635 P2_3$SB_IO_IN
.sym 74636 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 74637 P1B9$SB_IO_OUT_$glb_clk
.sym 74659 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 74666 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 74914 P2_2$SB_IO_IN
.sym 74931 vga.left_up_1d
.sym 74934 vga.left_down_1d
.sym 74938 P2_2$SB_IO_IN
.sym 74939 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 74946 P2_1$SB_IO_IN
.sym 74960 vga.left_up_1d
.sym 74961 P2_1$SB_IO_IN
.sym 74989 P2_2$SB_IO_IN
.sym 74991 vga.left_down_1d
.sym 75006 P1B9$SB_IO_OUT_$glb_clk
.sym 75007 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 75022 vga.left_down_pressed
.sym 75029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 75050 P2_1$SB_IO_IN
.sym 75067 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 75074 P2_2$SB_IO_IN
.sym 75084 P2_2$SB_IO_IN
.sym 75112 P2_1$SB_IO_IN
.sym 75128 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 75129 P1B9$SB_IO_OUT_$glb_clk
.sym 75158 P2_9$SB_IO_IN
.sym 75406 P2_2$SB_IO_IN
.sym 75516 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 75623 P2_8$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 75644 P2_8$SB_IO_IN
.sym 75735 P2_9$SB_IO_IN
.sym 76488 P2_9$SB_IO_IN
.sym 77712 P2_9$SB_IO_IN
.sym 78858 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 78867 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 78884 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 79049 P2_4$SB_IO_IN
.sym 79079 P2_4$SB_IO_IN
.sym 79357 P2_4$SB_IO_IN
.sym 79849 P2_4$SB_IO_IN
.sym 80341 P2_4$SB_IO_IN
.sym 80838 P2_4$SB_IO_IN
.sym 81205 P2_4$SB_IO_IN
.sym 81330 P2_4$SB_IO_IN
.sym 82775 P2_4$SB_IO_IN
.sym 84159 P2_4$SB_IO_IN
.sym 104228 rst_counter_SB_LUT4_O_4_I3
.sym 104240 rst_counter_SB_LUT4_O_6_I3
.sym 104241 rst_counter_SB_LUT4_O_6_I3
.sym 104242 rst_counter_SB_LUT4_O_5_I3
.sym 104243 rst_counter_SB_LUT4_O_4_I3
.sym 104244 rst_counter_SB_LUT4_O_3_I3
.sym 104248 rst_counter_SB_LUT4_O_3_I3
.sym 104252 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 104256 rst_counter_SB_LUT4_O_5_I3
.sym 104258 rst_counter[9]
.sym 104262 rst_counter[8]
.sym 104263 $PACKER_VCC_NET
.sym 104264 rst_counter[9]
.sym 104266 rst_counter[7]
.sym 104267 $PACKER_VCC_NET
.sym 104268 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 104270 rst_counter[6]
.sym 104271 $PACKER_VCC_NET
.sym 104272 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 104274 rst_counter[5]
.sym 104275 $PACKER_VCC_NET
.sym 104276 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 104278 rst_counter[4]
.sym 104279 $PACKER_VCC_NET
.sym 104280 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 104282 rst_counter[3]
.sym 104283 $PACKER_VCC_NET
.sym 104284 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 104286 rst_counter[2]
.sym 104287 $PACKER_VCC_NET
.sym 104288 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 104290 rst_counter[1]
.sym 104291 $PACKER_VCC_NET
.sym 104292 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 104293 rst_counter_SB_LUT4_O_I3[3]
.sym 104295 $PACKER_VCC_NET
.sym 104296 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 104300 rst_counter_SB_LUT4_O_1_I3
.sym 104301 rst_counter[9]
.sym 104308 rst_counter_SB_LUT4_O_I3[2]
.sym 104309 rst_counter_SB_LUT4_O_2_I3
.sym 104310 rst_counter_SB_LUT4_O_1_I3
.sym 104311 rst_counter_SB_LUT4_O_I3[2]
.sym 104312 rst_counter_SB_LUT4_O_I3[3]
.sym 104313 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 104314 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 104315 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 104316 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 104320 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 105228 rst_counter_SB_LUT4_O_2_I3
.sym 106882 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106886 vga.count_v[2]
.sym 106890 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106891 $PACKER_VCC_NET
.sym 106894 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106898 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106902 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106906 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106910 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 106914 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 106915 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 106916 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 106941 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106942 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 106943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106944 vga.count_v[2]
.sym 106946 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 106950 $PACKER_VCC_NET
.sym 106951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 106952 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106955 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 106956 vga.count_v[2]
.sym 106958 $PACKER_VCC_NET
.sym 106959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106960 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106962 $PACKER_VCC_NET
.sym 106963 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106964 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106966 $PACKER_VCC_NET
.sym 106967 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106968 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106970 $PACKER_VCC_NET
.sym 106971 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106972 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106974 $PACKER_VCC_NET
.sym 106975 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106976 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106978 $PACKER_VCC_NET
.sym 106979 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106980 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 106982 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 106983 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 106984 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 106989 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 106990 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106991 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 106992 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106996 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 106998 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 106999 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 107000 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107006 vga.count_v[2]
.sym 107007 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107008 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107010 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107014 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107018 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107022 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107026 $PACKER_VCC_NET
.sym 107028 $nextpnr_ICESTORM_LC_39$I3
.sym 107031 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 107032 $nextpnr_ICESTORM_LC_39$COUT
.sym 107034 rst
.sym 107035 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 107036 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 107038 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107039 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 107040 rst
.sym 107053 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 107067 vga.blank_h
.sym 107068 vga.blank_v
.sym 107074 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107078 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 107079 $PACKER_VCC_NET
.sym 107082 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107083 $PACKER_VCC_NET
.sym 107086 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 107090 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107091 $PACKER_VCC_NET
.sym 107094 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 107098 $PACKER_VCC_NET
.sym 107100 $nextpnr_ICESTORM_LC_18$I3
.sym 107104 $nextpnr_ICESTORM_LC_18$COUT
.sym 107106 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 107111 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 107114 $PACKER_VCC_NET
.sym 107115 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 107119 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 107123 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107127 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 107131 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 107132 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 107135 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 107139 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 107140 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 107144 $nextpnr_ICESTORM_LC_64$I3
.sym 107221 rst_SB_DFF_Q_D[0]
.sym 107842 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 107846 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 107847 $PACKER_VCC_NET
.sym 107850 vga.count_v[2]
.sym 107851 $PACKER_VCC_NET
.sym 107854 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107862 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107880 $nextpnr_ICESTORM_LC_44$I3
.sym 107906 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 107911 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 107913 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107915 vga.count_v[2]
.sym 107916 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 107917 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107919 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107920 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 107921 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107923 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107924 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 107925 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107927 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107928 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 107929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107931 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107932 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 107933 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107936 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 107937 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107940 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 107945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 107948 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 107951 rst
.sym 107952 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107960 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 107970 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 107975 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 107979 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 107983 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107986 $PACKER_VCC_NET
.sym 107987 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 107991 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 107994 $PACKER_VCC_NET
.sym 107995 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 107996 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 108001 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 108002 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 108004 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 108005 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 108006 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108007 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 108008 vga.count_h[1]
.sym 108009 vga.count_h[2]
.sym 108010 vga.count_h[3]
.sym 108011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 108012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 108017 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108018 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108019 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108020 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108034 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108038 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108039 $PACKER_VCC_NET
.sym 108042 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 108046 $PACKER_VCC_NET
.sym 108048 $nextpnr_ICESTORM_LC_21$I3
.sym 108049 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 108050 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 108051 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 108052 $nextpnr_ICESTORM_LC_21$COUT
.sym 108055 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 108056 rst
.sym 108057 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 108058 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 108059 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 108060 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 108062 rst
.sym 108063 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 108064 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 108066 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 108070 $PACKER_VCC_NET
.sym 108071 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 108072 vga.count_h[2]
.sym 108074 $PACKER_VCC_NET
.sym 108075 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 108076 vga.count_h[3]
.sym 108078 $PACKER_VCC_NET
.sym 108079 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 108080 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108082 $PACKER_VCC_NET
.sym 108083 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108087 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 108091 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 108094 $PACKER_VCC_NET
.sym 108095 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 108099 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 108104 $nextpnr_ICESTORM_LC_51$I3
.sym 108128 vga.count_h[1]
.sym 108130 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108134 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108138 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108142 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108146 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108147 $PACKER_VCC_NET
.sym 108150 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 108154 $PACKER_VCC_NET
.sym 108156 $nextpnr_ICESTORM_LC_23$I3
.sym 108160 $nextpnr_ICESTORM_LC_23$COUT
.sym 108803 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 108804 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 108833 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 108834 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 108835 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 108836 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 108841 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 108842 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 108843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 108844 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[3]
.sym 108866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 108867 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 108870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 108871 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 108874 vga.count_v[2]
.sym 108875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[2]
.sym 108878 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[3]
.sym 108882 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[4]
.sym 108886 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 108887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[5]
.sym 108890 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[6]
.sym 108894 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[7]
.sym 108898 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[8]
.sym 108903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1[9]
.sym 108904 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 108908 $nextpnr_ICESTORM_LC_33$I3
.sym 108930 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 108935 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108936 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108939 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 108940 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108943 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 108947 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 108951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 108953 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 108954 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 108955 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108956 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108962 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 108967 vga.count_h[1]
.sym 108969 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108971 vga.count_h[2]
.sym 108972 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 108973 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108975 vga.count_h[3]
.sym 108976 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 108977 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108979 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 108980 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 108981 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108983 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 108984 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 108985 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108987 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108988 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 108989 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108991 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108992 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 108993 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108995 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 108996 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 108997 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108999 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109000 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 109003 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 109004 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 109009 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109010 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109011 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 109012 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109013 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 109014 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109015 vga.count_h[1]
.sym 109016 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 109017 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 109019 vga.count_h[1]
.sym 109020 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 109023 vga.count_h[2]
.sym 109024 vga.count_h[3]
.sym 109026 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 109031 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 109035 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 109038 $PACKER_VCC_NET
.sym 109039 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 109042 $PACKER_VCC_NET
.sym 109043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 109045 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109046 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109047 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 109048 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 109053 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 109054 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109055 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109056 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109058 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 109062 vga.count_h[1]
.sym 109066 vga.count_h[2]
.sym 109070 vga.count_h[3]
.sym 109071 $PACKER_VCC_NET
.sym 109074 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109078 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 109082 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109086 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 109087 $PACKER_VCC_NET
.sym 109090 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109091 $PACKER_VCC_NET
.sym 109094 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109097 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 109098 vga.count_h[1]
.sym 109099 vga.count_h[2]
.sym 109100 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 109105 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 109106 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109107 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 109108 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109111 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109112 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109117 vga.count_h[3]
.sym 109118 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 109119 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 109120 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 109152 vga.hs_out
.sym 109730 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 109731 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 109732 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 109734 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 109735 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 109738 vga.count_v[2]
.sym 109739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109740 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 109742 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 109743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 109744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 109746 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 109748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 109750 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 109751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 109752 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 109754 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 109756 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 109758 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 109760 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 109762 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 109764 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 109767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109857 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[11]
.sym 109858 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[10]
.sym 109859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[31]
.sym 109860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[31]
.sym 109865 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 109866 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 109867 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109868 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 109873 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 109874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 109876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 109877 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 109878 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 109879 vga.count_v[2]
.sym 109880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 109886 vga.ball_pos_v[2]
.sym 109887 $PACKER_VCC_NET
.sym 109888 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 109890 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 109895 vga.ball_pos_v[2]
.sym 109896 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 109899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 109900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 109903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 109904 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 109907 vga.ball_pos_v[5]
.sym 109908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 109911 vga.ball_pos_v[6]
.sym 109912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 109915 vga.ball_pos_v[7]
.sym 109916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 109919 vga.ball_pos_v[8]
.sym 109920 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 109924 $nextpnr_ICESTORM_LC_48$I3
.sym 109925 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 109926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 109927 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 109928 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 109929 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 109930 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109931 vga.count_h[1]
.sym 109932 vga.ball_pos_h[1]
.sym 109938 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109940 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109943 rst
.sym 109944 P1A9$SB_IO_OUT
.sym 109945 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 109946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 109947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 109948 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 109949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 109950 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 109951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 109952 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 109954 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 109955 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 109956 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109958 vga.count_h[1]
.sym 109959 vga.ball_pos_h[1]
.sym 109962 vga.count_h[2]
.sym 109963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]
.sym 109964 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 109966 vga.count_h[3]
.sym 109967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[3]
.sym 109968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 109970 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 109971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[4]
.sym 109972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 109974 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 109975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[5]
.sym 109976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 109978 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[6]
.sym 109980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 109982 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 109983 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[7]
.sym 109984 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 109986 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 109987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[8]
.sym 109988 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 109990 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[9]
.sym 109992 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 109995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 109999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110075 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_I3_O[10]
.sym 110084 $nextpnr_ICESTORM_LC_2$I3
.sym 110722 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 110726 vga.ball_pos_v[2]
.sym 110727 $PACKER_VCC_NET
.sym 110730 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 110731 $PACKER_VCC_NET
.sym 110732 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110734 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110735 $PACKER_VCC_NET
.sym 110736 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110738 vga.ball_pos_v[5]
.sym 110739 $PACKER_VCC_NET
.sym 110740 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110742 vga.ball_pos_v[6]
.sym 110743 $PACKER_VCC_NET
.sym 110744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 110746 vga.ball_pos_v[7]
.sym 110747 $PACKER_VCC_NET
.sym 110748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 110750 vga.ball_pos_v[8]
.sym 110751 $PACKER_VCC_NET
.sym 110752 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 110756 $nextpnr_ICESTORM_LC_56$I3
.sym 110765 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110766 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 110767 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110768 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 110769 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 110770 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110771 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 110772 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 110776 vga.vs_out
.sym 110786 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 110787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 110790 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 110791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 110794 vga.count_v[2]
.sym 110795 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 110798 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 110799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 110800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 110802 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 110806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 110807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 110810 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 110814 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 110818 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 110823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 110915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[10]
.sym 110916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[31]
.sym 110917 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 110918 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[7]
.sym 110919 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 110920 vga.count_h[3]
.sym 110922 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 110923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[4]
.sym 110924 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 110946 vga.ball_pos_h[1]
.sym 110950 vga.ball_pos_h[2]
.sym 110951 $PACKER_VCC_NET
.sym 110954 vga.ball_pos_h[3]
.sym 110955 $PACKER_VCC_NET
.sym 110956 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 110958 vga.ball_pos_h[4]
.sym 110959 $PACKER_VCC_NET
.sym 110960 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 110962 vga.ball_pos_h[5]
.sym 110963 $PACKER_VCC_NET
.sym 110964 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[4]
.sym 110966 vga.ball_pos_h[6]
.sym 110967 $PACKER_VCC_NET
.sym 110968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[5]
.sym 110970 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110971 $PACKER_VCC_NET
.sym 110972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[6]
.sym 110974 vga.ball_pos_h[8]
.sym 110975 $PACKER_VCC_NET
.sym 110976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[7]
.sym 110978 vga.ball_pos_h[9]
.sym 110979 $PACKER_VCC_NET
.sym 110980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[8]
.sym 110982 $PACKER_VCC_NET
.sym 110984 $nextpnr_ICESTORM_LC_6$I3
.sym 110986 vga.count_h[2]
.sym 110987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 110988 $nextpnr_ICESTORM_LC_6$COUT
.sym 110990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 110991 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 110992 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 110993 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 110994 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[9]
.sym 110995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[6]
.sym 110996 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 110998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 111000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.sym 111001 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111002 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[8]
.sym 111003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[5]
.sym 111004 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111022 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 111023 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 111024 vga.ball_motion_l
.sym 111027 vga.ball_pos_h[1]
.sym 111028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111030 vga.ball_pos_h[1]
.sym 111031 $PACKER_VCC_NET
.sym 111032 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111034 vga.ball_pos_h[2]
.sym 111035 $PACKER_VCC_NET
.sym 111036 vga.ball_pos_h[1]
.sym 111650 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 111651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 111654 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 111655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111658 vga.count_v[2]
.sym 111659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 111662 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 111663 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[3]
.sym 111666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111667 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[4]
.sym 111670 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 111671 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[5]
.sym 111672 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 111674 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111675 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[6]
.sym 111678 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 111679 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[7]
.sym 111682 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 111683 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[8]
.sym 111687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111699 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111711 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111739 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111743 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111751 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111755 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111759 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111767 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111775 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111780 $nextpnr_ICESTORM_LC_24$I3
.sym 111781 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111782 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 111783 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 111784 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 111789 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 111790 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 111791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 111792 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111793 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 111794 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 111795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.sym 111796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.sym 111810 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 111814 vga.count_h[1]
.sym 111815 $PACKER_VCC_NET
.sym 111818 vga.count_h[2]
.sym 111819 $PACKER_VCC_NET
.sym 111822 vga.count_h[3]
.sym 111823 $PACKER_VCC_NET
.sym 111826 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111830 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111834 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111838 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 111839 $PACKER_VCC_NET
.sym 111842 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111843 $PACKER_VCC_NET
.sym 111846 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111850 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[10]
.sym 111851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[31]
.sym 111852 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[9]
.sym 111857 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 111858 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 111859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 111860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 111874 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 111875 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 111878 vga.count_h[1]
.sym 111879 vga.ball_pos_h[1]
.sym 111881 vga.ball_pos_h[2]
.sym 111882 vga.count_h[2]
.sym 111883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[2]
.sym 111884 vga.ball_pos_h[1]
.sym 111886 vga.count_h[3]
.sym 111887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[3]
.sym 111890 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[4]
.sym 111894 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[5]
.sym 111898 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[6]
.sym 111902 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 111903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[7]
.sym 111906 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111907 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[8]
.sym 111910 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[9]
.sym 111915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1[10]
.sym 111916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 111920 $nextpnr_ICESTORM_LC_13$I3
.sym 111926 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 111927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 111928 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 111934 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 111935 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 111936 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 111938 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 111939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 111940 vga.ball_motion_l
.sym 111942 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 111943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 111944 vga.ball_motion_l
.sym 111945 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 111946 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 111947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 111948 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 111950 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 111951 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 111952 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 111954 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 111955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 111956 vga.ball_motion_l
.sym 111958 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 111959 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 111960 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 111962 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 111963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 111964 vga.ball_motion_l
.sym 111966 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 111967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 111968 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 111970 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111975 vga.ball_pos_h[1]
.sym 111979 vga.ball_pos_h[2]
.sym 111980 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111983 vga.ball_pos_h[3]
.sym 111984 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111987 vga.ball_pos_h[4]
.sym 111988 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 111991 vga.ball_pos_h[5]
.sym 111992 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 111995 vga.ball_pos_h[6]
.sym 111996 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 111999 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 112000 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 112003 vga.ball_pos_h[8]
.sym 112004 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 112005 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 112006 vga.ball_motion_l
.sym 112007 vga.ball_pos_h[9]
.sym 112008 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 112009 vga.ball_pos_h[8]
.sym 112010 vga.ball_pos_h[4]
.sym 112011 vga.ball_pos_h[5]
.sym 112012 vga.ball_pos_h[6]
.sym 112017 vga.ball_pos_h[3]
.sym 112018 vga.ball_pos_h[1]
.sym 112019 vga.ball_pos_h[2]
.sym 112020 vga.ball_pos_h[9]
.sym 112029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112030 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 112031 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 112032 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112610 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 112611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 112612 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112614 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112615 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 112616 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 112618 vga.ball_pos_v[2]
.sym 112619 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112622 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 112623 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[3]
.sym 112624 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 112626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 112627 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[4]
.sym 112628 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 112630 vga.ball_pos_v[5]
.sym 112631 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[5]
.sym 112634 vga.ball_pos_v[6]
.sym 112635 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[6]
.sym 112636 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 112638 vga.ball_pos_v[7]
.sym 112639 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[7]
.sym 112640 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 112642 vga.ball_pos_v[8]
.sym 112643 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_I3_O[8]
.sym 112644 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 112647 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112663 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112667 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112699 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112711 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112737 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112738 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112739 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 112740 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[31]
.sym 112741 vga.ball_pos_v[5]
.sym 112742 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 112743 vga.ball_pos_v[8]
.sym 112744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 112745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 112746 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 112747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 112748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 112749 vga.ball_pos_v[6]
.sym 112750 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[6]
.sym 112751 vga.ball_pos_v[7]
.sym 112752 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 112753 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 112754 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 112755 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112756 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 112757 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 112758 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 112759 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 112760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 112763 vga.count_v[2]
.sym 112764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112765 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 112766 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 112767 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 112768 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[7]
.sym 112773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112774 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 112775 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 112776 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 112781 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0[8]
.sym 112782 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 112783 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.sym 112784 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[3]
.sym 112791 vga.ball_pos_v[2]
.sym 112792 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112797 vga.count_v[2]
.sym 112798 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112799 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 112800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 112802 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112806 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 112810 vga.paddle_l_pos_v[4]
.sym 112811 $PACKER_VCC_NET
.sym 112814 vga.paddle_l_pos_v[5]
.sym 112815 $PACKER_VCC_NET
.sym 112818 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 112822 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 112826 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 112832 $nextpnr_ICESTORM_LC_8$I3
.sym 112834 vga.ball_pos_h[1]
.sym 112839 vga.ball_pos_h[2]
.sym 112843 vga.ball_pos_h[3]
.sym 112844 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 112847 vga.ball_pos_h[4]
.sym 112848 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 112851 vga.ball_pos_h[5]
.sym 112852 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 112855 vga.ball_pos_h[6]
.sym 112856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 112859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 112860 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 112863 vga.ball_pos_h[8]
.sym 112864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 112867 vga.ball_pos_h[9]
.sym 112868 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 112872 $nextpnr_ICESTORM_LC_42$I3
.sym 112875 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112876 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112883 vga.ball_pos_v[2]
.sym 112884 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 112896 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 112898 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112902 vga.ball_pos_h[1]
.sym 112903 $PACKER_VCC_NET
.sym 112906 vga.ball_pos_h[2]
.sym 112907 $PACKER_VCC_NET
.sym 112908 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 112910 vga.ball_pos_h[3]
.sym 112911 $PACKER_VCC_NET
.sym 112912 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 112914 vga.ball_pos_h[4]
.sym 112915 $PACKER_VCC_NET
.sym 112916 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 112918 vga.ball_pos_h[5]
.sym 112919 $PACKER_VCC_NET
.sym 112920 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 112922 vga.ball_pos_h[6]
.sym 112923 $PACKER_VCC_NET
.sym 112924 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 112926 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 112927 $PACKER_VCC_NET
.sym 112928 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 112930 vga.ball_pos_h[8]
.sym 112931 $PACKER_VCC_NET
.sym 112932 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 112933 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 112934 vga.ball_pos_h[9]
.sym 112935 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 112936 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 112937 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[1]
.sym 112938 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 112939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O[0]
.sym 112940 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 112947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 112948 vga.ball_motion_l
.sym 112954 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 112955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 112956 vga.ball_motion_l
.sym 112959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 112960 vga.ball_motion_l
.sym 112965 vga.ball_pos_h[9]
.sym 112966 vga.ball_pos_h[3]
.sym 112967 vga.ball_pos_h[1]
.sym 112968 vga.ball_pos_h[2]
.sym 112973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112974 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 112975 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 112976 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 112989 vga.ball_pos_h[8]
.sym 112990 vga.ball_pos_h[4]
.sym 112991 vga.ball_pos_h[5]
.sym 112992 vga.ball_pos_h[6]
.sym 113570 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113574 vga.paddle_r_pos_v[3]
.sym 113575 $PACKER_VCC_NET
.sym 113578 vga.paddle_r_pos_v[4]
.sym 113580 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]
.sym 113582 vga.paddle_r_pos_v[5]
.sym 113583 $PACKER_VCC_NET
.sym 113584 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 113586 vga.paddle_r_pos_v[6]
.sym 113587 $PACKER_VCC_NET
.sym 113588 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[4]
.sym 113590 vga.paddle_r_pos_v[7]
.sym 113591 $PACKER_VCC_NET
.sym 113592 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[5]
.sym 113594 vga.paddle_r_pos_v[8]
.sym 113595 $PACKER_VCC_NET
.sym 113596 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[6]
.sym 113598 $PACKER_VCC_NET
.sym 113600 $nextpnr_ICESTORM_LC_11$I3
.sym 113602 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 113603 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 113604 $nextpnr_ICESTORM_LC_11$COUT
.sym 113621 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 113630 vga.paddle_r_pos_v[3]
.sym 113631 $PACKER_VCC_NET
.sym 113632 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113634 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 113635 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 113638 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113639 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 113642 vga.ball_pos_v[2]
.sym 113643 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113646 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 113647 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113651 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 113652 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 113654 vga.ball_pos_v[5]
.sym 113655 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 113656 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 113658 vga.ball_pos_v[6]
.sym 113659 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 113660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 113662 vga.ball_pos_v[7]
.sym 113663 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 113664 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 113666 vga.ball_pos_v[8]
.sym 113667 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 113668 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 113671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113699 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113711 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113739 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113743 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113751 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113755 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113759 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113761 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 113762 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 113764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 113765 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 113766 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 113767 vga.count_v[2]
.sym 113768 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113769 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 113770 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 113771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 113772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 113773 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 113774 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 113775 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113776 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 113777 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113778 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113780 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 113782 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113783 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 113784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113785 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 113786 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 113787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113788 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 113789 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 113790 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 113791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 113792 vga.paddle_r_pos_v[7]
.sym 113797 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 113798 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 113800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113806 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 113807 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113808 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113809 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 113810 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 113812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 113817 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 113818 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 113819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 113820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 113821 vga.ball_pos_v[5]
.sym 113822 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 113823 vga.ball_pos_v[8]
.sym 113824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[8]
.sym 113826 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 113830 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113834 vga.ball_pos_v[2]
.sym 113838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 113842 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 113846 vga.ball_pos_v[5]
.sym 113847 $PACKER_VCC_NET
.sym 113850 vga.ball_pos_v[6]
.sym 113854 vga.ball_pos_v[7]
.sym 113858 vga.ball_pos_v[8]
.sym 113864 $nextpnr_ICESTORM_LC_54$I3
.sym 113866 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 113867 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113868 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 113874 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 113875 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113876 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 113879 vga.ball_motion_l
.sym 113880 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 113881 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 113882 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113883 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 113884 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113889 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 113890 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 113891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 113892 vga.ball_motion_l
.sym 113899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 113900 vga.ball_motion_l
.sym 113901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 113902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 113903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 113904 vga.ball_motion_l
.sym 113905 vga.ball_motion_l
.sym 113906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 113907 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113908 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 113915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 113916 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 114530 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114535 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 114539 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 114540 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 114543 vga.paddle_r_pos_v[3]
.sym 114544 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 114547 vga.paddle_r_pos_v[4]
.sym 114548 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 114551 vga.paddle_r_pos_v[5]
.sym 114552 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 114555 vga.paddle_r_pos_v[6]
.sym 114556 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 114559 vga.paddle_r_pos_v[7]
.sym 114560 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 114563 vga.paddle_r_pos_v[8]
.sym 114564 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 114565 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 114566 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 114567 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114568 vga.right_down_pressed
.sym 114569 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 114570 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 114571 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114572 vga.right_down_pressed
.sym 114573 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 114574 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 114575 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114576 vga.right_down_pressed
.sym 114581 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 114582 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 114583 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114584 vga.right_down_pressed
.sym 114585 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 114586 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 114587 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114588 vga.right_down_pressed
.sym 114589 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 114590 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 114591 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114592 vga.right_down_pressed
.sym 114593 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 114594 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 114595 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114596 vga.right_down_pressed
.sym 114601 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 114602 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 114603 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114604 vga.right_down_pressed
.sym 114610 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 114611 vga.right_down_pressed
.sym 114612 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 114614 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 114615 $PACKER_VCC_NET
.sym 114616 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114619 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 114620 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 114630 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 114631 $PACKER_VCC_NET
.sym 114634 vga.paddle_l_pos_v[4]
.sym 114636 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114638 vga.paddle_l_pos_v[5]
.sym 114639 $PACKER_VCC_NET
.sym 114640 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 114642 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 114643 $PACKER_VCC_NET
.sym 114644 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 114646 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 114647 $PACKER_VCC_NET
.sym 114648 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 114650 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 114651 $PACKER_VCC_NET
.sym 114652 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 114654 $PACKER_VCC_NET
.sym 114656 $nextpnr_ICESTORM_LC_58$I3
.sym 114657 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 114658 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 114659 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114660 $nextpnr_ICESTORM_LC_58$COUT
.sym 114661 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 114662 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 114663 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 114664 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 114670 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 114671 $PACKER_VCC_NET
.sym 114672 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 114673 vga.ball_pos_v[6]
.sym 114674 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[6]
.sym 114675 vga.ball_pos_v[7]
.sym 114676 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[7]
.sym 114683 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 114684 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 114690 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 114691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 114694 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 114698 vga.ball_pos_v[2]
.sym 114699 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 114702 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 114703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 114704 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 114706 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 114707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 114708 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 114710 vga.ball_pos_v[5]
.sym 114711 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 114712 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 114714 vga.ball_pos_v[6]
.sym 114715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 114716 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 114718 vga.ball_pos_v[7]
.sym 114719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 114720 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 114722 vga.ball_pos_v[8]
.sym 114723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 114724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 114727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 114729 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 114730 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 114731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 114732 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 114733 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 114734 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 114735 vga.ball_pos_v[8]
.sym 114736 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[8]
.sym 114738 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 114739 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114740 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 114741 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 114742 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 114743 vga.ball_pos_v[7]
.sym 114744 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[7]
.sym 114745 vga.ball_pos_v[5]
.sym 114746 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 114747 vga.ball_pos_v[6]
.sym 114748 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[6]
.sym 114749 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 114750 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 114751 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 114752 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 114754 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 114759 vga.paddle_r_pos_v[3]
.sym 114760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 114762 $PACKER_VCC_NET
.sym 114763 vga.paddle_r_pos_v[4]
.sym 114764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 114767 vga.paddle_r_pos_v[5]
.sym 114768 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 114771 vga.paddle_r_pos_v[6]
.sym 114772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 114775 vga.paddle_r_pos_v[7]
.sym 114776 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 114779 vga.paddle_r_pos_v[8]
.sym 114780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 114784 $nextpnr_ICESTORM_LC_60$I3
.sym 114786 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 114791 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114795 vga.ball_pos_v[2]
.sym 114796 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 114800 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 114803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 114804 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 114807 vga.ball_pos_v[5]
.sym 114808 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 114811 vga.ball_pos_v[6]
.sym 114812 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 114815 vga.ball_pos_v[7]
.sym 114816 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 114819 vga.ball_pos_v[8]
.sym 114820 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 114821 P2_7_SB_LUT4_I1_O[1]
.sym 114822 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 114823 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 114824 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 114826 P2_7_SB_LUT4_I1_O[0]
.sym 114827 P2_7_SB_LUT4_I1_O[1]
.sym 114828 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 114829 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 114830 P2_7_SB_LUT4_I1_O[1]
.sym 114831 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 114832 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114834 P2_7_SB_LUT4_I1_O[0]
.sym 114835 P2_7_SB_LUT4_I1_O[1]
.sym 114836 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 114839 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114840 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 114842 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 114843 vga.ball_pos_v[2]
.sym 114844 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 114846 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 114847 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114848 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 114879 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 114880 rst
.sym 114901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 114902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[1]
.sym 114903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 114904 rst
.sym 115490 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 115494 vga.paddle_r_pos_v[3]
.sym 115498 vga.paddle_r_pos_v[4]
.sym 115499 $PACKER_VCC_NET
.sym 115502 vga.paddle_r_pos_v[5]
.sym 115503 $PACKER_VCC_NET
.sym 115506 vga.paddle_r_pos_v[6]
.sym 115510 vga.paddle_r_pos_v[7]
.sym 115514 vga.paddle_r_pos_v[8]
.sym 115520 $nextpnr_ICESTORM_LC_28$I3
.sym 115522 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115526 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 115527 $PACKER_VCC_NET
.sym 115530 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 115531 $PACKER_VCC_NET
.sym 115532 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115534 vga.paddle_r_pos_v[3]
.sym 115535 $PACKER_VCC_NET
.sym 115536 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 115538 vga.paddle_r_pos_v[4]
.sym 115539 $PACKER_VCC_NET
.sym 115540 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 115542 vga.paddle_r_pos_v[5]
.sym 115543 $PACKER_VCC_NET
.sym 115544 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 115546 vga.paddle_r_pos_v[6]
.sym 115547 $PACKER_VCC_NET
.sym 115548 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 115550 vga.paddle_r_pos_v[7]
.sym 115551 $PACKER_VCC_NET
.sym 115552 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 115554 vga.paddle_r_pos_v[8]
.sym 115555 $PACKER_VCC_NET
.sym 115556 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 115586 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 115587 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115588 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 115591 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 115592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 115594 vga.count_v[2]
.sym 115595 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 115598 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 115599 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 115600 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 115602 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 115603 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 115606 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 115607 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 115608 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 115610 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 115611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 115612 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 115614 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 115615 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 115616 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 115618 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 115619 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 115620 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 115623 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 115624 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 115628 $nextpnr_ICESTORM_LC_52$I3
.sym 115629 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 115630 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 115631 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115632 vga.left_down_pressed
.sym 115633 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 115634 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 115635 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115636 vga.left_down_pressed
.sym 115637 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 115638 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 115639 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115640 vga.left_down_pressed
.sym 115641 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115645 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 115646 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 115647 vga.ball_pos_v[5]
.sym 115648 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 115650 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[1]
.sym 115651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115654 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 115655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 115658 vga.count_v[2]
.sym 115659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 115662 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 115663 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 115666 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 115667 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 115670 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 115671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 115674 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 115675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 115678 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 115679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 115682 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 115683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 115687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 115688 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[9]
.sym 115692 $nextpnr_ICESTORM_LC_29$I3
.sym 115695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 115696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115697 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 115698 vga.paddle_l_pos_v[5]
.sym 115699 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 115700 vga.paddle_r_pos_v[5]
.sym 115701 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 115702 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 115703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 115704 vga.paddle_r_pos_v[8]
.sym 115705 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 115706 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 115707 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 115708 vga.left_down_pressed
.sym 115710 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 115711 $PACKER_VCC_NET
.sym 115712 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115714 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 115715 vga.ball_pos_v[6]
.sym 115716 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 115717 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 115718 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 115719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 115720 vga.paddle_r_pos_v[6]
.sym 115726 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 115727 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 115728 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 115730 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 115731 vga.ball_pos_v[7]
.sym 115732 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 115733 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 115734 P2_7_SB_LUT4_I1_O[1]
.sym 115735 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 115736 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 115738 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 115739 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 115740 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 115742 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 115743 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 115744 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 115745 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 115746 P2_7_SB_LUT4_I1_O[1]
.sym 115747 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 115748 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 115750 P2_7_SB_LUT4_I1_O[0]
.sym 115751 P2_7_SB_LUT4_I1_O[1]
.sym 115752 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 115754 P2_7_SB_LUT4_I1_O[0]
.sym 115755 P2_7_SB_LUT4_I1_O[1]
.sym 115756 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 115758 P2_7_SB_LUT4_I1_O[0]
.sym 115759 P2_7_SB_LUT4_I1_O[1]
.sym 115760 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 115762 P2_7_SB_LUT4_I1_O[0]
.sym 115763 P2_7_SB_LUT4_I1_O[1]
.sym 115764 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 115765 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 115766 P2_7_SB_LUT4_I1_O[1]
.sym 115767 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 115768 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 115770 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 115771 vga.ball_pos_v[5]
.sym 115772 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 115774 P2_7_SB_LUT4_I1_O[0]
.sym 115775 P2_7_SB_LUT4_I1_O[1]
.sym 115776 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 115794 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 115795 P2_7_SB_LUT4_I1_O[1]
.sym 115796 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115798 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115799 vga.ball_pos_v[8]
.sym 115800 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 115801 P2_7_SB_LUT4_I1_O[0]
.sym 115802 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 115803 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 115804 P2_7_SB_LUT4_I1_O[1]
.sym 115805 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 115806 P2_7_SB_LUT4_I1_O[1]
.sym 115807 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115808 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 116482 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 116487 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 116490 $PACKER_VCC_NET
.sym 116491 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 116492 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 116495 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 116496 vga.paddle_r_pos_v[3]
.sym 116498 $PACKER_VCC_NET
.sym 116499 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 116500 vga.paddle_r_pos_v[4]
.sym 116503 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 116504 vga.paddle_r_pos_v[5]
.sym 116507 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 116508 vga.paddle_r_pos_v[6]
.sym 116511 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 116512 vga.paddle_r_pos_v[7]
.sym 116515 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 116516 vga.paddle_r_pos_v[8]
.sym 116520 $nextpnr_ICESTORM_LC_31$I3
.sym 116534 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 116535 vga.right_up_pressed
.sym 116536 rst
.sym 116546 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 116551 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 116554 $PACKER_VCC_NET
.sym 116555 vga.paddle_l_pos_v[4]
.sym 116556 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116559 vga.paddle_l_pos_v[5]
.sym 116560 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116563 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 116564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 116567 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 116568 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 116571 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 116572 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 116576 $nextpnr_ICESTORM_LC_16$I3
.sym 116578 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 116579 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 116582 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 116583 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 116586 vga.ball_pos_v[2]
.sym 116587 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 116590 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 116591 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 116594 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 116595 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[4]
.sym 116596 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 116598 vga.ball_pos_v[5]
.sym 116599 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[5]
.sym 116602 vga.ball_pos_v[6]
.sym 116603 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[6]
.sym 116606 vga.ball_pos_v[7]
.sym 116607 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[7]
.sym 116610 vga.ball_pos_v[8]
.sym 116611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[8]
.sym 116615 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[9]
.sym 116617 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 116618 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 116619 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 116620 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 116621 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 116622 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 116623 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116624 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116629 vga.ball_pos_v[6]
.sym 116630 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 116631 vga.ball_pos_v[7]
.sym 116632 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 116637 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 116638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 116639 vga.ball_pos_v[8]
.sym 116640 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 116641 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 116642 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 116643 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 116644 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 116646 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 116647 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 116648 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 116653 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 116654 vga.paddle_l_pos_v[4]
.sym 116655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 116656 vga.paddle_r_pos_v[4]
.sym 116657 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 116658 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 116659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 116660 vga.paddle_r_pos_v[3]
.sym 116670 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 116671 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 116672 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 116674 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 116675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 116676 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 116678 vga.ball_pos_v[6]
.sym 116679 vga.ball_pos_v[7]
.sym 116680 vga.ball_pos_v[8]
.sym 116682 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 116683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 116684 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 116685 vga.ball_pos_v[2]
.sym 116686 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 116687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 116688 vga.ball_pos_v[5]
.sym 116693 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 116694 P2_7_SB_LUT4_I1_O[1]
.sym 116695 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 116696 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 116697 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 116698 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 116699 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 116700 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 116701 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 116702 P2_7_SB_LUT4_I1_O[1]
.sym 116703 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 116704 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 116706 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 116710 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 116711 $PACKER_VCC_NET
.sym 116712 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_I0[0]
.sym 116714 vga.ball_pos_v[2]
.sym 116715 $PACKER_VCC_NET
.sym 116716 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 116718 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 116719 $PACKER_VCC_NET
.sym 116720 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 116722 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 116723 $PACKER_VCC_NET
.sym 116724 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 116726 vga.ball_pos_v[5]
.sym 116727 $PACKER_VCC_NET
.sym 116728 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 116730 vga.ball_pos_v[6]
.sym 116731 $PACKER_VCC_NET
.sym 116732 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 116734 vga.ball_pos_v[7]
.sym 116735 $PACKER_VCC_NET
.sym 116736 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 116738 vga.ball_pos_v[8]
.sym 116739 $PACKER_VCC_NET
.sym 116740 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 116742 P2_7_SB_LUT4_I1_O[0]
.sym 116743 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 116744 P2_7_SB_LUT4_I1_O[1]
.sym 116745 P2_7_SB_LUT4_I1_O[0]
.sym 116746 P2_7_SB_LUT4_I1_O[1]
.sym 116747 P2_7_SB_LUT4_I1_O[2]
.sym 116748 P2_7_SB_LUT4_I1_O[3]
.sym 116749 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 116750 P2_7_SB_LUT4_I1_O[3]
.sym 116751 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 116752 rst
.sym 116755 P2_7_SB_LUT4_I1_O[2]
.sym 116756 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 116758 P2_7_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 116759 vga.ball_ratio_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 116760 rst
.sym 116770 vga.ball_ratio[0]
.sym 116775 P2_7_SB_LUT4_I0_O[1]
.sym 116777 P2_7_SB_LUT4_I1_O[3]
.sym 116779 vga.ball_ratio[2]
.sym 116780 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 116783 P2_7_SB_LUT4_I1_O[3]
.sym 116784 vga.ball_ratio[0]
.sym 116786 P2_7$SB_IO_IN
.sym 116787 P2_8$SB_IO_IN
.sym 116788 P2_9$SB_IO_IN
.sym 116789 P2_7_SB_LUT4_I1_O[3]
.sym 116791 P2_7_SB_LUT4_I0_O[1]
.sym 116792 vga.ball_ratio[0]
.sym 116794 P2_8$SB_IO_IN
.sym 116795 P2_7_SB_LUT4_I0_O[1]
.sym 116796 P2_7_SB_LUT4_I0_O[2]
.sym 116797 P2_7$SB_IO_IN
.sym 116798 P2_9$SB_IO_IN
.sym 116799 vga.ball_ratio[2]
.sym 116800 vga.ball_ratio[0]
.sym 117506 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 117510 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 117511 $PACKER_VCC_NET
.sym 117514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 117515 $PACKER_VCC_NET
.sym 117516 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117518 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 117519 $PACKER_VCC_NET
.sym 117520 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 117522 vga.paddle_l_pos_v[4]
.sym 117523 $PACKER_VCC_NET
.sym 117524 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 117526 vga.paddle_l_pos_v[5]
.sym 117527 $PACKER_VCC_NET
.sym 117528 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 117530 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 117531 $PACKER_VCC_NET
.sym 117532 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 117534 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 117535 $PACKER_VCC_NET
.sym 117536 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 117538 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 117539 $PACKER_VCC_NET
.sym 117540 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 117549 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 117550 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 117551 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117552 vga.left_down_pressed
.sym 117553 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 117554 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 117555 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117556 vga.left_down_pressed
.sym 117561 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 117562 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 117563 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117564 vga.left_down_pressed
.sym 117565 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 117566 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 117567 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117568 vga.left_down_pressed
.sym 117570 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 117575 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 117578 $PACKER_VCC_NET
.sym 117579 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 117580 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 117583 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 117584 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 117586 $PACKER_VCC_NET
.sym 117587 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 117588 vga.paddle_l_pos_v[4]
.sym 117591 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 117592 vga.paddle_l_pos_v[5]
.sym 117595 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 117596 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 117599 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 117600 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 117603 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 117604 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 117608 $nextpnr_ICESTORM_LC_35$I3
.sym 117610 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117611 vga.left_down_pressed
.sym 117612 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 117618 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 117619 vga.left_up_pressed
.sym 117620 rst
.sym 117680 vga.interval_counter[0]
.sym 117691 vga.interval_counter[0]
.sym 117692 vga.interval_counter[3]
.sym 117701 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 117702 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 117703 vga.interval_counter[1]
.sym 117704 vga.interval_counter[2]
.sym 117709 vga.interval_counter[4]
.sym 117710 vga.interval_counter[7]
.sym 117711 vga.interval_counter[11]
.sym 117712 vga.interval_counter[13]
.sym 117725 vga.interval_counter[1]
.sym 117726 vga.interval_counter[2]
.sym 117727 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 117728 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 117729 vga.interval_counter[5]
.sym 117730 vga.interval_counter[6]
.sym 117731 vga.interval_counter[10]
.sym 117732 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 117735 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 117736 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117737 vga.interval_counter[20]
.sym 117738 vga.interval_counter[21]
.sym 117739 vga.interval_counter[22]
.sym 117740 vga.interval_counter[23]
.sym 117743 vga.interval_counter[18]
.sym 117744 vga.interval_counter[19]
.sym 117745 vga.interval_counter[17]
.sym 117746 vga.interval_counter[14]
.sym 117747 vga.interval_counter[15]
.sym 117748 vga.interval_counter[16]
.sym 117749 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 117750 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 117751 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 117752 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 117754 vga.interval_counter[14]
.sym 117755 vga.interval_counter[15]
.sym 117756 vga.interval_counter[16]
.sym 117757 vga.interval_counter[5]
.sym 117758 vga.interval_counter[6]
.sym 117759 vga.interval_counter[10]
.sym 117760 vga.interval_counter[17]
.sym 117769 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 117770 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O[1]
.sym 117771 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 117772 rst
.sym 117782 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 117783 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 117784 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 118498 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 118503 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 118507 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 118508 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118511 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 118512 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 118515 vga.paddle_l_pos_v[4]
.sym 118516 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 118519 vga.paddle_l_pos_v[5]
.sym 118520 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 118523 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 118524 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 118527 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 118528 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 118531 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 118532 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 118626 vga.interval_counter[0]
.sym 118631 vga.interval_counter[1]
.sym 118632 vga.interval_counter[0]
.sym 118635 vga.interval_counter[2]
.sym 118636 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 118639 vga.interval_counter[3]
.sym 118640 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 118643 vga.interval_counter[4]
.sym 118644 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 118647 vga.interval_counter[5]
.sym 118648 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 118651 vga.interval_counter[6]
.sym 118652 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 118655 vga.interval_counter[7]
.sym 118656 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 118659 vga.interval_counter[8]
.sym 118660 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 118663 vga.interval_counter[9]
.sym 118664 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 118667 vga.interval_counter[10]
.sym 118668 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 118671 vga.interval_counter[11]
.sym 118672 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 118675 vga.interval_counter[12]
.sym 118676 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 118679 vga.interval_counter[13]
.sym 118680 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 118683 vga.interval_counter[14]
.sym 118684 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 118687 vga.interval_counter[15]
.sym 118688 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 118691 vga.interval_counter[16]
.sym 118692 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 118695 vga.interval_counter[17]
.sym 118696 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 118699 vga.interval_counter[18]
.sym 118700 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 118703 vga.interval_counter[19]
.sym 118704 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 118707 vga.interval_counter[20]
.sym 118708 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 118711 vga.interval_counter[21]
.sym 118712 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 118715 vga.interval_counter[22]
.sym 118716 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 118719 vga.interval_counter[23]
.sym 118720 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 118723 vga.interval_counter[24]
.sym 118724 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 118725 vga.interval_counter[24]
.sym 118726 vga.interval_counter[8]
.sym 118727 vga.interval_counter[9]
.sym 118728 vga.interval_counter[12]
.sym 118741 vga.interval_counter[24]
.sym 118742 vga.interval_counter[8]
.sym 118743 vga.interval_counter[9]
.sym 118744 vga.interval_counter[12]
.sym 119399 P2_3$SB_IO_IN
.sym 119400 vga.right_up_1d
.sym 119419 P2_4$SB_IO_IN
.sym 119420 vga.right_down_1d
.sym 119428 P2_4$SB_IO_IN
.sym 119440 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1[2]
.sym 119456 P2_3$SB_IO_IN
.sym 119523 P2_1$SB_IO_IN
.sym 119524 vga.left_up_1d
.sym 119543 P2_2$SB_IO_IN
.sym 119544 vga.left_down_1d
.sym 119556 P2_2$SB_IO_IN
.sym 119576 P2_1$SB_IO_IN
