Microchip MPLAB XC8 Compiler V2.31

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.31\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\pruebaProyectoFinal.X.production.sym \
  --cmf=dist/default/production\pruebaProyectoFinal.X.production.cmf -z \
  -Q16F887 -oC:\Users\ANDYBO~1\AppData\Local\Temp\s8vo.2 \
  --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/pruebaProyectoFinal.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\ANDYBO~1\AppData\Local\Temp\s8vo.o \
  dist/default/production\pruebaProyectoFinal.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\ANDYBO~1\AppData\Local\Temp\s8vo.o
                end_init                             10       10        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\pruebaProyectoFinal.X.production.o
                cinit                                13       13        9        8       0
                functab                              1C       1C        6       38       0
                intentry                              4        4        C        8       0
                config                             2007     2007        2        0       4
                text4                                22       22       C6       44       0
                text3                               1F9      1F9        F      3F2       0
                text2                               1C0      1C0       23       44       0
                text1                                E8       E8       78       44       0
                maintext                            160      160       60       44       0
                cstackBANK0                          20       20        5       20       1
                cstackCOMMON                         75       75        5       70       1
                bssCOMMON                            70       70        5       70       1
                strings                             1E3      1E3       16      3C6       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                             10       10        3         0
                cinit                                13       13        9         0
                intentry                              4        4        C         0
                reset_vec                             0        0        3         0
                text4                                22       22       C6         0
                text3                               1F9      1F9        F         0
                text2                               1C0      1C0       23         0
                text1                                E8       E8       78         0
                maintext                            160      160       60         0

        CLASS   STRCODE        

        CLASS   STRING         
                strings                             1E3      1E3       16         0

        CLASS   CONST          

        CLASS   ENTRY          
                functab                              1C       1C        6         0

        CLASS   COMMON         
                cstackCOMMON                         75       75        5         1
                bssCOMMON                            70       70        5         1

        CLASS   BANK0          
                cstackBANK0                          20       20        5         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  000018  00001C         8       0  CODE        2
                cstackBANK0                    000020  000005  000025        20       1  BANK0       1
                functab                        00001C  000006  000022        38       0  ENTRY       2
                text4                          000022  0001C1  0001E3        44       0  CODE        2
                bssCOMMON                      000070  00000A  00007A        70       1  COMMON      1
                strings                        0001E3  000016  0001F9       3C6       0  STRING      2
                text3                          0001F9  00000F  000208       3F2       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0025-006F             4B           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         0208-1FFF            800
        COMMON           007A-007D              4           1
        CONST            0003-0003              1           2
                         0208-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         0208-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0025-006F             4B           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         0208-1FFF           1DF8
        STRING           0003-0003              1           2
                         0208-1FFF            100

                                  Symbol Table

USART_Cadena@str         cstackBANK0  0022
_ADCON0bits              (abs)        001F
_ADCON1bits              (abs)        009F
_ADRESH                  (abs)        001E
_ANSELbits               (abs)        0188
_BAUDCTLbits             (abs)        0187
_CCP1CONbits             (abs)        0017
_CCP2CONbits             (abs)        001D
_CCPR1L                  (abs)        0015
_CCPR2L                  (abs)        001B
_INTCONbits              (abs)        000B
_OPTION_REGbits          (abs)        0081
_OSCCONbits              (abs)        008F
_PIE1bits                (abs)        008C
_PIR1bits                (abs)        000C
_PORTA                   (abs)        0005
_PORTD                   (abs)        0008
_PORTDbits               (abs)        0008
_PORTE                   (abs)        0009
_PR2                     (abs)        0092
_RCREG                   (abs)        001A
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_SPBRGH                  (abs)        009A
_T2CONbits               (abs)        0012
_TMR0                    (abs)        0001
_TRISAbits               (abs)        0085
_TRISCbits               (abs)        0087
_TRISD                   (abs)        0088
_TRISE                   (abs)        0089
_TXREG                   (abs)        0019
_TXSTAbits               (abs)        0098
_USART_Cadena            text2        01C0
__Habs1                  abs1         0044
__Hbank0                 bank0        0044
__Hbank1                 bank1        0044
__Hbank2                 bank2        0044
__Hbank3                 bank3        0044
__HbssCOMMON             bssCOMMON    0044
__Hcinit                 cinit        001C
__Hclrtext               clrtext      0044
__Hcode                  code         0044
__Hcommon                common       0044
__Hconfig                config       2009
__HcstackBANK0           cstackBANK0  0044
__HcstackCOMMON          cstackCOMMON 0044
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0013
__Hfunctab               functab      0022
__Hinit                  init         0010
__Hintentry              intentry     0010
__Hmaintext              maintext     0044
__Hpowerup               powerup      0000
__Hram                   ram          0044
__Hreset_vec             reset_vec    0003
__Hsfr0                  sfr0         0044
__Hsfr1                  sfr1         0044
__Hsfr2                  sfr2         0044
__Hsfr3                  sfr3         0044
__Hspace_0               (abs)        0208
__Hspace_1               (abs)        007A
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0044
__Htext                  text         0044
__Labs1                  abs1         0044
__Lbank0                 bank0        0044
__Lbank1                 bank1        0044
__Lbank2                 bank2        0044
__Lbank3                 bank3        0044
__LbssCOMMON             bssCOMMON    0044
__Lcinit                 cinit        0013
__Lclrtext               clrtext      0044
__Lcode                  code         0044
__Lcommon                common       0044
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0044
__LcstackCOMMON          cstackCOMMON 0044
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0010
__Lfunctab               functab      001C
__Linit                  init         0010
__Lintentry              intentry     0004
__Lmaintext              maintext     0044
__Lpowerup               powerup      0000
__Lram                   ram          0044
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0044
__Lsfr1                  sfr1         0044
__Lsfr2                  sfr2         0044
__Lsfr3                  sfr3         0044
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0044
__Ltext                  text         0044
__S0                     (abs)        0208
__S1                     (abs)        007A
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of_USART_Cadena    text2        01E3
__end_of__fptable        functab      0022
__end_of__initialization cinit        0018
__end_of__stringtab      strings      01E9
__end_of_data            strings      01EA
__end_of_isr             text4        00E8
__end_of_main            maintext     01C0
__end_of_setup           text1        0160
__end_of_transmision_tx  text3        0208
__fptable                functab      001C
__initialization         cinit        0013
__pbssCOMMON             bssCOMMON    0070
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0075
__pfunctab               functab      001C
__pintentry              intentry     0004
__pmaintext              maintext     0160
__pstrings               strings      01E3
__ptext1                 text1        00E8
__ptext2                 text2        01C0
__ptext3                 text3        01F9
__ptext4                 text4        0022
__size_of_USART_Cadena   (abs)        0000
__size_of__fptable       (abs)        0000
__size_of_isr            (abs)        0000
__size_of_main           (abs)        0000
__size_of_setup          (abs)        0000
__size_of_transmision_tx (abs)        0000
__stringbase             strings      01E8
__stringtab              strings      01E3
_cuenta                  bssCOMMON    0070
_dato_recibido           bssCOMMON    0074
_isr                     text4        0022
_main                    maintext     0160
_recepcion_rx            (abs)        0000
_setup                   text1        00E8
_transmision_tx          text3        01F9
btemp                    (abs)        007E
end_of_initialization    cinit        0018
fpbase                   functab      0021
fptable                  functab      001C
fptotal                  (abs)        0001
interrupt_function       intentry     0004
intlevel0                functab      001C
intlevel1                functab      001C
intlevel2                functab      001C
intlevel3                functab      001C
intlevel4                functab      001C
intlevel5                functab      001C
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
start                    init         0010
start_initialization     cinit        0013
transmision_tx@data      cstackBANK0  0020
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 144 in file "proyectofinal_main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       2       0       0       0
      Totals:         0       2       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels required when called:    3
 This function calls:
		_USART_Cadena
		_setup
		_transmision_tx
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _setup *****************
 Defined at:
		line 184 in file "proyectofinal_main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _USART_Cadena *****************
 Defined at:
		line 296 in file "proyectofinal_main.c"
 Parameters:    Size  Location     Type
  str             1    wreg     PTR unsigned char 
		 -> STR_1(15), 
 Auto vars:     Size  Location     Type
  str             1    2[BANK0 ] PTR unsigned char 
		 -> STR_1(15), 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       1       0       0       0
      Totals:         0       2       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_transmision_tx
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _transmision_tx *****************
 Defined at:
		line 287 in file "proyectofinal_main.c"
 Parameters:    Size  Location     Type
  data            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  data            1    0[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       1       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
		_USART_Cadena
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 69 in file "proyectofinal_main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, btemp+1
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          5       0       0       0       0
      Totals:         5       0       0       0       0
Total ram usage:        5 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
proyectofinal_main.c
		_transmision_tx		CODE           	01F9	0000	15
		_main          		CODE           	0160	0000	96
		_isr           		CODE           	0022	0000	198
		_setup         		CODE           	00E8	0000	120
		_USART_Cadena  		CODE           	01C0	0000	35

proyectofinal_main.c estimated size: 464

shared
		__stringtab    		STRING         	01E3	0000	6
		__initialization		CODE           	0013	0000	5
		_data          		STRING         	0000	0000	0
		__fptable      		ENTRY          	001C	0000	6

shared estimated size: 17

