// Seed: 3841125768
module module_0 (
    input  wor  id_0,
    output wor  id_1,
    input  tri0 id_2
);
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ;
  assign id_12 = id_22;
  assign module_1.type_36 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    output supply1 id_10,
    input supply1 id_11
    , id_32,
    output supply0 id_12,
    output supply0 id_13,
    input wor id_14,
    output wor id_15,
    input wire id_16,
    input supply0 id_17,
    input uwire id_18,
    input wor id_19,
    input wor id_20,
    input tri1 id_21,
    output tri1 id_22,
    input supply1 id_23,
    input wire id_24,
    output wire id_25,
    input tri1 id_26,
    input wire id_27,
    input uwire id_28,
    input tri0 id_29,
    input supply1 id_30
);
  always @(1);
  module_0 modCall_1 (
      id_4,
      id_0,
      id_27
  );
endmodule
