
markdown
Sao ch√©p
Ch·ªânh s·ª≠a
# RISC-V Single Cycle Processor (Verilog)

**ƒê·ªì √°n b·ªô x·ª≠ l√Ω RISC-V 1 chu k·ª≥, pass to√†n b·ªô test SC1 & SC2 tr√™n h·ªá th·ªëng ch·∫•m ƒëi·ªÉm t·ª± ƒë·ªông CA_Lab-2025 (UET, ƒê·∫°i h·ªçc C√¥ng ngh·ªá).**

---

## üìÅ C·∫•u tr√∫c file

- `RISCV_Single_Cycle.v` : Top module CPU
- `ALU.v`                : Kh·ªëi ALU (to√°n h·ªçc, logic, shift, slt/sltu)
- `Branch_Comp.v`        : So s√°nh ƒëi·ªÅu ki·ªán nh√°nh
- `DMEM.v`               : B·ªô nh·ªõ d·ªØ li·ªáu (256 word)
- `IMEM.v`               : B·ªô nh·ªõ l·ªánh (256 word)
- `Imm_Gen.v`            : Sinh gi√° tr·ªã Immediate
- `RegisterFile.v`       : B·ªô thanh ghi (32 x 32bit)
- `control_unit.v`       : Gi·∫£i m√£ ƒëi·ªÅu khi·ªÉn

---

## üöÄ H∆∞·ªõng d·∫´n build & test

**1. Chu·∫©n b·ªã th∆∞ m·ª•c ch·ª©a to√†n b·ªô c√°c file .v b√™n tr√™n.**

**2. ƒê·∫£m b·∫£o c√≥ ƒë·ªß c√°c file d·ªØ li·ªáu test:**
- SC1: `./mem/imem.hex`, `./mem/dmem_init.hex`, `./mem/golden_output.txt`
- SC2: `./mem/imem2.hex`, `./mem/dmem_init2.hex`, `./mem/golden_output2.txt`

**3. Ch·∫°y l·ªánh test tr√™n server:**

```bash
python3 /srv/calab_grade/CA_Lab-2025/scripts/calab_grade.py sc1 ALU.v Branch_Comp.v DMEM.v IMEM.v Imm_Gen.v RISCV_Single_Cycle.v RegisterFile.v control_unit.v
python3 /srv/calab_grade/CA_Lab-2025/scripts/calab_grade.py sc2 ALU.v Branch_Comp.v DMEM.v IMEM.v Imm_Gen.v RISCV_Single_Cycle.v RegisterFile.v control_unit.v
K·∫øt qu·∫£ Pass khi xu·∫•t hi·ªán d√≤ng:

sql
Sao ch√©p
Ch·ªânh s·ª≠a
üéâ All memory contents match golden output! All tests passed.
N·∫øu c√≥ l·ªói/mismatch, ki·ªÉm tra file log chi ti·∫øt t·∫°i:

bash
Sao ch√©p
Ch·ªânh s·ª≠a
/tmp/grade_<t√™n_user>/sim.log
üõ†Ô∏è M√¥ t·∫£ module
ALU.v
Th·ª±c hi·ªán c√°c ph√©p c·ªông, tr·ª´, and, or, xor, shift, so s√°nh nh·ªè h∆°n (signed & unsigned).

control_unit.v
Gi·∫£i m√£ opcode, funct3, funct7 ‚Üí ph√°t t√≠n hi·ªáu ƒëi·ªÅu khi·ªÉn c√°c kh·ªëi.
Mapping ƒë·ªß SLT, SLTU, SLTI, SLTIU (so s√°nh c√≥ d·∫•u/kh√¥ng d·∫•u).

RegisterFile.v
32 thanh ghi, x0 lu√¥n b·∫±ng 0, ch·ªâ ghi khi RegWrite, reset ƒë·ªìng b·ªô.

Imm_Gen.v
Sinh & sign-extend gi√° tr·ªã Immediate theo ƒë√∫ng chu·∫©n RISC-V cho I/S/B/J-type.

DMEM/IMEM.v
B·ªô nh·ªõ ƒë·ªìng b·ªô, c√≥ th·ªÉ load b·∫±ng $readmemh t·ª´ file test.

Branch_Comp.v
X·ª≠ l√Ω ƒëi·ªÅu ki·ªán nh√°nh (b·∫±ng, kh√°c, nh·ªè h∆°n, l·ªõn h∆°n - signed/unsigned).

RISCV_Single_Cycle.v
K·∫øt n·ªëi to√†n b·ªô datapath + control.

üèÜ ƒê·∫∑c ƒëi·ªÉm n·ªïi b·∫≠t
H·ªó tr·ª£ ƒë·∫ßy ƒë·ªß c√°c l·ªánh c∆° b·∫£n RV32I (R/I/S/B-type).

Ho·∫°t ƒë·ªông ƒë√∫ng chu·∫©n, pass to√†n b·ªô test tr∆∞·ªùng.

T√°ch module chuy√™n nghi·ªáp, d·ªÖ m·ªü r·ªông th√†nh pipeline/FPGA/SoC.

üìà Datapath t·ªïng qu√°t
rust
Sao ch√©p
Ch·ªânh s·ª≠a
Instruction -->[IMEM]-->[Control + ImmGen + RegFile + ALU + DMEM]--> K·∫øt qu·∫£
üìö M·ªü r·ªông / Tu·ª≥ bi·∫øn
C√≥ th·ªÉ m·ªü r·ªông th√™m JAL, JALR, LUI, AUIPC n·∫øu c·∫ßn.

C√≥ th·ªÉ d√πng l√†m n·ªÅn t·∫£ng cho project CPU pipeline, FPGA, m√¥ ph·ªèng cao h∆°n
