[2025-09-17 19:34:03] START suite=cs trace=nutch_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2532994 heartbeat IPC: 3.948 cumulative IPC: 3.948 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4962058 heartbeat IPC: 4.117 cumulative IPC: 4.031 (Simulation time: 00 hr 01 min 06 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4962058 cumulative IPC: 4.031 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4962058 cumulative IPC: 4.031 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 16146812 heartbeat IPC: 0.8941 cumulative IPC: 0.8941 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 29348236 heartbeat IPC: 0.7575 cumulative IPC: 0.8201 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 41885202 heartbeat IPC: 0.7976 cumulative IPC: 0.8125 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 53052652 heartbeat IPC: 0.8955 cumulative IPC: 0.8318 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 66420953 heartbeat IPC: 0.748 cumulative IPC: 0.8136 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 80217543 heartbeat IPC: 0.7248 cumulative IPC: 0.7973 (Simulation time: 00 hr 08 min 34 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 94039896 heartbeat IPC: 0.7235 cumulative IPC: 0.7858 (Simulation time: 00 hr 09 min 59 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 107867044 heartbeat IPC: 0.7232 cumulative IPC: 0.7774 (Simulation time: 00 hr 11 min 22 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 123227121 heartbeat IPC: 0.651 cumulative IPC: 0.761 (Simulation time: 00 hr 12 min 54 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 134215273 cumulative IPC: 0.7451 (Simulation time: 00 hr 14 min 27 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 134215273 cumulative IPC: 0.7451 (Simulation time: 00 hr 14 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7451 instructions: 100000003 cycles: 134215273
CPU 0 Branch Prediction Accuracy: 98.2% MPKI: 0.1947 Average ROB Occupancy at Mispredict: 3668
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02741
BRANCH_INDIRECT: 0.1538
BRANCH_CONDITIONAL: 0.01344
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 949524
LQ_STALL: 86444
SQ_STALL: 356230


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 208.86786
REPLAY_LOAD: 115.44433
NON_REPLAY_LOAD: 11.451335

== Total ==
ADDR_TRANS: 245002
REPLAY_LOAD: 214611
NON_REPLAY_LOAD: 489911

== Counts ==
ADDR_TRANS: 1173
REPLAY_LOAD: 1859
NON_REPLAY_LOAD: 42782

cpu0->cpu0_STLB TOTAL        ACCESS:     420855 HIT:     405246 MISS:      15609 MSHR_MERGE:         16
cpu0->cpu0_STLB LOAD         ACCESS:     420855 HIT:     405246 MISS:      15609 MSHR_MERGE:         16
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 283.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1790111 HIT:    1387409 MISS:     402702 MSHR_MERGE:      43427
cpu0->cpu0_L2C LOAD         ACCESS:    1250344 HIT:    1025405 MISS:     224939 MSHR_MERGE:       5712
cpu0->cpu0_L2C RFO          ACCESS:      80085 HIT:      50448 MISS:      29637 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     203923 HIT:      85031 MISS:     118892 MSHR_MERGE:      37713
cpu0->cpu0_L2C WRITE        ACCESS:     224599 HIT:     223548 MISS:       1051 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      31160 HIT:       2977 MISS:      28183 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     132055 ISSUED:     132055 USEFUL:      37158 USELESS:       8564
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 83.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6782531 HIT:    5470863 MISS:    1311668 MSHR_MERGE:     339645
cpu0->cpu0_L1I LOAD         ACCESS:    6782531 HIT:    5470863 MISS:    1311668 MSHR_MERGE:     339645
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 17.22 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26144450 HIT:   25241711 MISS:     902739 MSHR_MERGE:     441279
cpu0->cpu0_L1D LOAD         ACCESS:   16386569 HIT:   16004405 MISS:     382164 MSHR_MERGE:     103843
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     760555 HIT:     650281 MISS:     110274 MSHR_MERGE:      38385
cpu0->cpu0_L1D WRITE        ACCESS:    8961443 HIT:    8582983 MISS:     378460 MSHR_MERGE:     298370
cpu0->cpu0_L1D TRANSLATION  ACCESS:      35883 HIT:       4042 MISS:      31841 MSHR_MERGE:        681
cpu0->cpu0_L1D PREFETCH REQUESTED:     818951 ISSUED:     760550 USEFUL:      56817 USELESS:      12586
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 57.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5491564 HIT:    5202808 MISS:     288756 MSHR_MERGE:     135654
cpu0->cpu0_ITLB LOAD         ACCESS:    5491564 HIT:    5202808 MISS:     288756 MSHR_MERGE:     135654
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 10.64 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24592757 HIT:   24224502 MISS:     368255 MSHR_MERGE:     100502
cpu0->cpu0_DTLB LOAD         ACCESS:   24592757 HIT:   24224502 MISS:     368255 MSHR_MERGE:     100502
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.18 cycles
cpu0->LLC TOTAL        ACCESS:     499032 HIT:     279912 MISS:     219120 MSHR_MERGE:        402
cpu0->LLC LOAD         ACCESS:     219227 HIT:     109805 MISS:     109422 MSHR_MERGE:         58
cpu0->LLC RFO          ACCESS:      29635 HIT:       5920 MISS:      23715 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      81179 HIT:      14314 MISS:      66865 MSHR_MERGE:        344
cpu0->LLC WRITE        ACCESS:     140808 HIT:     140609 MISS:        199 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      28183 HIT:       9264 MISS:      18919 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10580
  ROW_BUFFER_MISS:     207928
  AVG DBUS CONGESTED CYCLE: 4.923
Channel 0 WQ ROW_BUFFER_HIT:      14717
  ROW_BUFFER_MISS:     112432
  FULL:          0
Channel 0 REFRESHES ISSUED:      11185

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       203817        49121        13721        10313
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           28          335         1410         4832
  STLB miss resolved @ L2C                0           45          464         1404         1982
  STLB miss resolved @ LLC                0           57          722         4274         2651
  STLB miss resolved @ MEM                0           51          841         4561        10941

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              65118         8337       159534        12954         3763
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           24          180          718          810
  STLB miss resolved @ L2C                0            6          200          556          359
  STLB miss resolved @ LLC                0           23          264         2151          629
  STLB miss resolved @ MEM                1           18          286         2331         3310
[2025-09-17 19:48:30] END   suite=cs trace=nutch_phase1_core1 (rc=0)
