** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=29e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=5e-6 W=7e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=9e-6 W=54e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=56e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=8e-6 W=179e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=8e-6 W=544e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=9e-6 W=27e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=8e-6 W=91e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=9e-6 W=27e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=33e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=5e-6 W=8e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=9e-6 W=404e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=9e-6 W=115e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=8e-6 W=49e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=9e-6 W=115e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=9e-6 W=22e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=9e-6 W=22e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 3.10001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 93 dB
** Power consumption: 1.62701 mW
** Area: 14997 (mu_m)^2
** Transit frequency: 3.86001 MHz
** Transit frequency with error factor: 3.85747 MHz
** Slew rate: 3.63805 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 102 dB
** negPSRR: 103 dB
** posPSRR: 98 dB
** VoutMax: 4.52001 V
** VoutMin: 0.180001 V
** VcmMax: 5.04001 V
** VcmMin: 1.43001 V


** Expected Currents: 
** NormalTransistorNmos: 30.8891 muA
** NormalTransistorNmos: 60.9191 muA
** NormalTransistorPmos: -27.5289 muA
** NormalTransistorPmos: -5.71499 muA
** NormalTransistorPmos: -5.71599 muA
** NormalTransistorPmos: -5.71499 muA
** NormalTransistorPmos: -5.71599 muA
** NormalTransistorNmos: 11.4271 muA
** NormalTransistorNmos: 11.4261 muA
** NormalTransistorNmos: 5.71401 muA
** NormalTransistorNmos: 5.71401 muA
** NormalTransistorNmos: 184.656 muA
** NormalTransistorPmos: -184.655 muA
** DiodeTransistorNmos: 27.5281 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -30.8899 muA
** DiodeTransistorPmos: -60.9199 muA


** Expected Voltages: 
** ibias: 0.585001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.95401  V
** outVoltageBiasXXnXX1: 0.885001  V
** outVoltageBiasXXpXX0: 3.93701  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.07301  V
** innerStageBias: 0.189001  V
** innerTransistorStack1Load1: 4.40801  V
** innerTransistorStack2Load1: 4.40801  V
** sourceTransconductance: 1.94501  V


.END