-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dariusController is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    mem_req_din : OUT STD_LOGIC;
    mem_req_full_n : IN STD_LOGIC;
    mem_req_write : OUT STD_LOGIC;
    mem_rsp_empty_n : IN STD_LOGIC;
    mem_rsp_read : OUT STD_LOGIC;
    mem_address : OUT STD_LOGIC_VECTOR (31 downto 0);
    mem_datain : IN STD_LOGIC_VECTOR (31 downto 0);
    mem_dataout : OUT STD_LOGIC_VECTOR (31 downto 0);
    mem_size : OUT STD_LOGIC_VECTOR (31 downto 0);
    darius_driver_req_din : OUT STD_LOGIC;
    darius_driver_req_full_n : IN STD_LOGIC;
    darius_driver_req_write : OUT STD_LOGIC;
    darius_driver_rsp_empty_n : IN STD_LOGIC;
    darius_driver_rsp_read : OUT STD_LOGIC;
    darius_driver_address : OUT STD_LOGIC_VECTOR (31 downto 0);
    darius_driver_datain : IN STD_LOGIC_VECTOR (31 downto 0);
    darius_driver_dataout : OUT STD_LOGIC_VECTOR (31 downto 0);
    darius_driver_size : OUT STD_LOGIC_VECTOR (31 downto 0);
    id_in_V : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_in_V_dout : IN STD_LOGIC_VECTOR (128 downto 0);
    stream_in_V_empty_n : IN STD_LOGIC;
    stream_in_V_read : OUT STD_LOGIC;
    stream_out_V_din : OUT STD_LOGIC_VECTOR (128 downto 0);
    stream_out_V_full_n : IN STD_LOGIC;
    stream_out_V_write : OUT STD_LOGIC );
end;


architecture behav of dariusController is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dariusController,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku115-flva1517-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.375000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=25,HLS_SYN_DSP=0,HLS_SYN_FF=8911,HLS_SYN_LUT=23005}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (25 downto 0) := "00000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (25 downto 0) := "00000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (25 downto 0) := "00000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (25 downto 0) := "00000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (25 downto 0) := "00001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (25 downto 0) := "00010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (25 downto 0) := "00100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (25 downto 0) := "01000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (25 downto 0) := "10000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal state_1 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal envlp_SRC_V_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal float_req_num : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_4_ce0 : STD_LOGIC;
    signal float_request_array_4_we0 : STD_LOGIC;
    signal float_request_array_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_request_array_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_1_ce0 : STD_LOGIC;
    signal float_request_array_1_we0 : STD_LOGIC;
    signal float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_request_array_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_5_ce0 : STD_LOGIC;
    signal float_request_array_5_we0 : STD_LOGIC;
    signal float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_request_array_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal envlp_DEST_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_3_ce0 : STD_LOGIC;
    signal float_request_array_3_we0 : STD_LOGIC;
    signal float_request_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_request_array_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal envlp_MSG_SIZE_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_s_ce0 : STD_LOGIC;
    signal float_request_array_s_we0 : STD_LOGIC;
    signal float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_request_array_s_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_7_ce0 : STD_LOGIC;
    signal float_request_array_7_we0 : STD_LOGIC;
    signal float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal float_request_array_7_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal float_request_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_request_array_6_ce0 : STD_LOGIC;
    signal float_request_array_6_we0 : STD_LOGIC;
    signal float_request_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal float_request_array_6_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal int_req_num : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_SR_ce0 : STD_LOGIC;
    signal int_request_array_SR_we0 : STD_LOGIC;
    signal int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_request_array_SR_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_DE_ce0 : STD_LOGIC;
    signal int_request_array_DE_we0 : STD_LOGIC;
    signal int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_request_array_DE_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_PK_ce0 : STD_LOGIC;
    signal int_request_array_PK_we0 : STD_LOGIC;
    signal int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_request_array_PK_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_MS_ce0 : STD_LOGIC;
    signal int_request_array_MS_we0 : STD_LOGIC;
    signal int_request_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_request_array_MS_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_TA_ce0 : STD_LOGIC;
    signal int_request_array_TA_we0 : STD_LOGIC;
    signal int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_request_array_TA_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_request_array_DA_ce0 : STD_LOGIC;
    signal int_request_array_DA_we0 : STD_LOGIC;
    signal int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal int_request_array_DA_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal int_clr_num : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_clr2snd_array_SR_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_clr2snd_array_DE_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_clr2snd_array_PK_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_clr2snd_array_MS_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_clr2snd_array_TA_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal int_clr2snd_array_DA_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal float_clr_num : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal float_clr2snd_array_5_we0 : STD_LOGIC;
    signal float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_clr2snd_array_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal float_clr2snd_array_1_we0 : STD_LOGIC;
    signal float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_clr2snd_array_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal float_clr2snd_array_4_we0 : STD_LOGIC;
    signal float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal float_clr2snd_array_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal float_clr2snd_array_3_we0 : STD_LOGIC;
    signal float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_clr2snd_array_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal float_clr2snd_array_s_we0 : STD_LOGIC;
    signal float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_clr2snd_array_s_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal float_clr2snd_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal float_clr2snd_array_6_ce0 : STD_LOGIC;
    signal float_clr2snd_array_6_we0 : STD_LOGIC;
    signal float_clr2snd_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal float_clr2snd_array_6_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal darius_info_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_802 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal rank_fu_812_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rank_reg_1571 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rank_cast_fu_816_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rank_cast_reg_1576 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal parameter_mem_info_f_4_reg_1591 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_MPI_Recv_1_2211_fu_559_ap_idle : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_ap_ready : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_ap_done : STD_LOGIC;
    signal parameter_mem_info_f_5_reg_1596 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_862_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_1_reg_1619 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_1_fu_868_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1624 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1630 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_fu_1000_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_reg_1635 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1022_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_1641 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_reg_1646 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal data_mem_info_float_8_reg_1698 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_MPI_Recv_1_2210_fu_479_ap_idle : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_ap_ready : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_ap_done : STD_LOGIC;
    signal data_mem_info_float_9_reg_1703 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_mem_info_float_10_reg_1708 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_mem_info_float_11_reg_1713 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_fu_1139_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_2_reg_1736 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_29_fu_1145_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_reg_1741 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond2_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_reg_1745 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_fu_1281_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_8_reg_1750 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_fu_1316_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_3_reg_1762 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_18_fu_1322_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_reg_1767 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond1_fu_1310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_1787 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal p_Val2_14_fu_1449_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_14_reg_1792 : STD_LOGIC_VECTOR (31 downto 0);
    signal prev_rank_1_fu_1485_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal prev_rank_1_reg_1798 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_15_fu_1507_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_reg_1809 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_reg_1814 : STD_LOGIC_VECTOR (29 downto 0);
    signal prev_rank_1_cast_cas_fu_1527_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal prev_rank_1_cast_cas_reg_1827 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_MPI_Recv_1_2_fu_637_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state22 : BOOLEAN;
    signal grp_MPI_Recv_1_2_fu_637_ap_idle : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_ap_ready : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_ap_done : STD_LOGIC;
    signal i_4_fu_1542_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_1843 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal exitcond_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state23 : BOOLEAN;
    signal is_0iter_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_0iter_reg_1853 : STD_LOGIC_VECTOR (0 downto 0);
    signal darius_info_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal darius_info_ce0 : STD_LOGIC;
    signal darius_info_we0 : STD_LOGIC;
    signal darius_info_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal darius_info_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal darius_info_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal darius_info_ce1 : STD_LOGIC;
    signal cumulative_cycle_cou_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulative_cycle_cou_ce0 : STD_LOGIC;
    signal cumulative_cycle_cou_we0 : STD_LOGIC;
    signal cumulative_cycle_cou_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cumulative_cycle_cou_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal darius_info_float_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal darius_info_float_ce0 : STD_LOGIC;
    signal darius_info_float_we0 : STD_LOGIC;
    signal darius_info_float_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal darius_info_float_ce1 : STD_LOGIC;
    signal darius_info_float_we1 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_ap_start : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_ap_done : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_ap_idle : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_ap_ready : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_buf_r_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_fu_399_buf_r_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_buf_r_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_buf_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_399_int_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_399_int_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_request_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_fu_399_stream_in_V_read : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_fu_399_float_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_399_float_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_request_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_6_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_6_we0 : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_float_clr2snd_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_fu_399_stream_out_V_din : STD_LOGIC_VECTOR (128 downto 0);
    signal grp_MPI_Recv_fu_399_stream_out_V_write : STD_LOGIC;
    signal grp_MPI_Recv_fu_399_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_ap_start : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_state_1_o : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_state_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_envlp_SRC_V_1_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_envlp_SRC_V_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_envlp_DEST_V_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_envlp_DEST_V_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_envlp_MSG_SIZE_V_1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_envlp_MSG_SIZE_V_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_6_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_6_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_request_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_stream_in_V_read : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_stream_out_V_din : STD_LOGIC_VECTOR (128 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_stream_out_V_write : STD_LOGIC;
    signal grp_MPI_Recv_1_2210_fu_479_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2210_fu_479_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_ap_start : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_state_1_o : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_state_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_envlp_SRC_V_1_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_envlp_SRC_V_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_envlp_DEST_V_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_envlp_DEST_V_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_envlp_MSG_SIZE_V_1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_envlp_MSG_SIZE_V_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_6_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_6_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_request_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_stream_in_V_read : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_stream_out_V_din : STD_LOGIC_VECTOR (128 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_stream_out_V_write : STD_LOGIC;
    signal grp_MPI_Recv_1_2211_fu_559_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2211_fu_559_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_ap_start : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_buf_r_req_din : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_buf_r_req_write : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_buf_r_rsp_read : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_buf_r_address : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_buf_r_dataout : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_buf_r_size : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_buf_offset : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_count : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_source : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_state_1_o : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_state_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_envlp_SRC_V_1_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_envlp_SRC_V_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_envlp_DEST_V_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_envlp_DEST_V_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_envlp_MSG_SIZE_V_1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_envlp_MSG_SIZE_V_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_6_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_6_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_request_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_stream_in_V_read : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_stream_out_V_din : STD_LOGIC_VECTOR (128 downto 0);
    signal grp_MPI_Recv_1_2_fu_637_stream_out_V_write : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_ap_start : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_ap_done : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_ap_idle : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_ap_ready : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_buf_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_buf_r_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_buf_r_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_buf_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_buf_r_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_buf_r_ce1 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_buf_r_we1 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_buf_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_state_1_o : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_state_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_envlp_SRC_V_1_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_envlp_SRC_V_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_envlp_DEST_V_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_envlp_DEST_V_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_envlp_MSG_SIZE_V_1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_envlp_MSG_SIZE_V_1_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_7_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_7_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_7_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_6_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_6_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_request_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_stream_in_V_read : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_req_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_req_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_request_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr_num_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr_num_o_ap_vld : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_ce0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_we0 : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_stream_out_V_din : STD_LOGIC_VECTOR (128 downto 0);
    signal grp_MPI_Recv_1_1_fu_719_stream_out_V_write : STD_LOGIC;
    signal grp_MPI_Recv_1_1_fu_719_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_355 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_s_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i1_reg_366 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal i2_reg_377 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal i3_reg_388 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_MPI_Recv_fu_399_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_MPI_Recv_1_2210_fu_479_ap_start_reg : STD_LOGIC := '0';
    signal grp_MPI_Recv_1_2211_fu_559_ap_start_reg : STD_LOGIC := '0';
    signal grp_MPI_Recv_1_2_fu_637_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_state22_ignore_call0 : BOOLEAN;
    signal grp_MPI_Recv_1_1_fu_719_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_24_fu_1548_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal parameter_mem_info_f_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal parameter_mem_info_f_1_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal parameter_mem_info_1_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal parameter_mem_info_1_7_fu_1054_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal parameter_mem_info_1_1_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal parameter_mem_info_1_6_fu_1047_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_mem_info_float_s_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_mem_info_float_1_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_mem_info_float_2_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_mem_info_float_3_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_mem_info_1_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_18_fu_1294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_mem_info_1_1_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_fu_872_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_1_fu_878_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_1_fu_900_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_4_i_i_i_fu_904_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal loc_V_fu_890_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i_cast8_fu_918_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_fu_922_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_i_i_i_fu_936_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_fu_928_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_i_i_cast_fu_942_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_fu_946_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_cast_fu_954_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_1_cast_cas_fu_958_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_4_i_i_i_cast9_fu_914_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_8_i_i_i_fu_962_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_9_i_i_i_fu_966_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_28_fu_978_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_i_fu_972_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_5_fu_986_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_990_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_1008_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_3_fu_1018_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_Val2_i_i_i_fu_1036_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_17_fu_1041_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_1_fu_1149_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_assign_1_fu_1149_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_6_fu_1159_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_3_fu_1181_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_4_i_i_i1_fu_1185_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal loc_V_2_fu_1171_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i1_cast5_fu_1199_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_2_fu_1203_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_i_i_i1_fu_1217_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_1_fu_1209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_i_i1_cast_fu_1223_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_3_fu_1227_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_3_cast_fu_1235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_3_cast_cas_fu_1239_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_4_i_i_i1_cast6_fu_1195_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_8_i_i_i1_fu_1243_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_9_i_i_i1_fu_1247_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_33_fu_1259_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_i1_fu_1253_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_16_fu_1267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_1271_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_i_i_i1_fu_1289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_fu_1327_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_5_fu_1349_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_4_i_i_i2_fu_1353_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal loc_V_4_fu_1339_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_i2_cast2_fu_1367_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_4_fu_1371_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_i_i_i2_fu_1385_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isNeg_2_fu_1377_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_i_i2_cast_fu_1391_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_5_fu_1395_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_5_cast_fu_1403_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_5_cast_cas_fu_1407_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_4_i_i_i2_cast3_fu_1363_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_8_i_i_i2_fu_1411_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_9_i_i_i2_fu_1415_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_37_fu_1427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_i2_fu_1421_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_21_fu_1435_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1439_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_i_i_i2_fu_1457_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal prev_rank_fu_1480_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_fu_1493_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_14_fu_1503_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (25 downto 0);

    component MPI_Recv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_r_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_we0 : OUT STD_LOGIC;
        buf_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        source : IN STD_LOGIC_VECTOR (16 downto 0);
        int_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o_ap_vld : OUT STD_LOGIC;
        id_in_V : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_PK_ce0 : OUT STD_LOGIC;
        int_request_array_PK_we0 : OUT STD_LOGIC;
        int_request_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DE_ce0 : OUT STD_LOGIC;
        int_request_array_DE_we0 : OUT STD_LOGIC;
        int_request_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_SR_ce0 : OUT STD_LOGIC;
        int_request_array_SR_we0 : OUT STD_LOGIC;
        int_request_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_MS_ce0 : OUT STD_LOGIC;
        int_request_array_MS_we0 : OUT STD_LOGIC;
        int_request_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_TA_ce0 : OUT STD_LOGIC;
        int_request_array_TA_we0 : OUT STD_LOGIC;
        int_request_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DA_ce0 : OUT STD_LOGIC;
        int_request_array_DA_we0 : OUT STD_LOGIC;
        int_request_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_request_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_V_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        stream_in_V_empty_n : IN STD_LOGIC;
        stream_in_V_read : OUT STD_LOGIC;
        int_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o_ap_vld : OUT STD_LOGIC;
        int_clr2snd_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DE_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_SR_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_we0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_PK_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_we0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_MS_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_we0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_TA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_clr2snd_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o_ap_vld : OUT STD_LOGIC;
        float_request_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_1_ce0 : OUT STD_LOGIC;
        float_request_array_1_we0 : OUT STD_LOGIC;
        float_request_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_5_ce0 : OUT STD_LOGIC;
        float_request_array_5_we0 : OUT STD_LOGIC;
        float_request_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_4_ce0 : OUT STD_LOGIC;
        float_request_array_4_we0 : OUT STD_LOGIC;
        float_request_array_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_3_ce0 : OUT STD_LOGIC;
        float_request_array_3_we0 : OUT STD_LOGIC;
        float_request_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_s_ce0 : OUT STD_LOGIC;
        float_request_array_s_we0 : OUT STD_LOGIC;
        float_request_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_7_ce0 : OUT STD_LOGIC;
        float_request_array_7_we0 : OUT STD_LOGIC;
        float_request_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o_ap_vld : OUT STD_LOGIC;
        float_clr2snd_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_1_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_1_we0 : OUT STD_LOGIC;
        float_clr2snd_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_5_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_5_we0 : OUT STD_LOGIC;
        float_clr2snd_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_4_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_4_we0 : OUT STD_LOGIC;
        float_clr2snd_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_3_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_3_we0 : OUT STD_LOGIC;
        float_clr2snd_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_s_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_s_we0 : OUT STD_LOGIC;
        float_clr2snd_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_6_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_6_we0 : OUT STD_LOGIC;
        float_clr2snd_array_6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_clr2snd_array_6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_out_V_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        stream_out_V_full_n : IN STD_LOGIC;
        stream_out_V_write : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component MPI_Recv_1_2210 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_1_i : IN STD_LOGIC_VECTOR (1 downto 0);
        state_1_o : OUT STD_LOGIC_VECTOR (1 downto 0);
        state_1_o_ap_vld : OUT STD_LOGIC;
        envlp_SRC_V_1_i : IN STD_LOGIC_VECTOR (7 downto 0);
        envlp_SRC_V_1_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        envlp_SRC_V_1_o_ap_vld : OUT STD_LOGIC;
        float_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o_ap_vld : OUT STD_LOGIC;
        id_in_V : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_4_ce0 : OUT STD_LOGIC;
        float_request_array_4_we0 : OUT STD_LOGIC;
        float_request_array_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_1_ce0 : OUT STD_LOGIC;
        float_request_array_1_we0 : OUT STD_LOGIC;
        float_request_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_5_ce0 : OUT STD_LOGIC;
        float_request_array_5_we0 : OUT STD_LOGIC;
        float_request_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        envlp_DEST_V_i : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_DEST_V_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        envlp_DEST_V_o_ap_vld : OUT STD_LOGIC;
        float_request_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_3_ce0 : OUT STD_LOGIC;
        float_request_array_3_we0 : OUT STD_LOGIC;
        float_request_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_o_ap_vld : OUT STD_LOGIC;
        float_request_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_s_ce0 : OUT STD_LOGIC;
        float_request_array_s_we0 : OUT STD_LOGIC;
        float_request_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_7_ce0 : OUT STD_LOGIC;
        float_request_array_7_we0 : OUT STD_LOGIC;
        float_request_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_6_ce0 : OUT STD_LOGIC;
        float_request_array_6_we0 : OUT STD_LOGIC;
        float_request_array_6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_V_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        stream_in_V_empty_n : IN STD_LOGIC;
        stream_in_V_read : OUT STD_LOGIC;
        int_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o_ap_vld : OUT STD_LOGIC;
        int_request_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_SR_ce0 : OUT STD_LOGIC;
        int_request_array_SR_we0 : OUT STD_LOGIC;
        int_request_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DE_ce0 : OUT STD_LOGIC;
        int_request_array_DE_we0 : OUT STD_LOGIC;
        int_request_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_PK_ce0 : OUT STD_LOGIC;
        int_request_array_PK_we0 : OUT STD_LOGIC;
        int_request_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_MS_ce0 : OUT STD_LOGIC;
        int_request_array_MS_we0 : OUT STD_LOGIC;
        int_request_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_TA_ce0 : OUT STD_LOGIC;
        int_request_array_TA_we0 : OUT STD_LOGIC;
        int_request_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DA_ce0 : OUT STD_LOGIC;
        int_request_array_DA_we0 : OUT STD_LOGIC;
        int_request_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_request_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        int_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o_ap_vld : OUT STD_LOGIC;
        int_clr2snd_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_SR_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_we0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DE_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_PK_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_we0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_MS_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_we0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_TA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_clr2snd_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o_ap_vld : OUT STD_LOGIC;
        float_clr2snd_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_5_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_5_we0 : OUT STD_LOGIC;
        float_clr2snd_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_1_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_1_we0 : OUT STD_LOGIC;
        float_clr2snd_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_4_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_4_we0 : OUT STD_LOGIC;
        float_clr2snd_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_3_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_3_we0 : OUT STD_LOGIC;
        float_clr2snd_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_s_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_s_we0 : OUT STD_LOGIC;
        float_clr2snd_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_6_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_6_we0 : OUT STD_LOGIC;
        float_clr2snd_array_6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_clr2snd_array_6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_out_V_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        stream_out_V_full_n : IN STD_LOGIC;
        stream_out_V_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MPI_Recv_1_2211 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        state_1_i : IN STD_LOGIC_VECTOR (1 downto 0);
        state_1_o : OUT STD_LOGIC_VECTOR (1 downto 0);
        state_1_o_ap_vld : OUT STD_LOGIC;
        envlp_SRC_V_1_i : IN STD_LOGIC_VECTOR (7 downto 0);
        envlp_SRC_V_1_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        envlp_SRC_V_1_o_ap_vld : OUT STD_LOGIC;
        float_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o_ap_vld : OUT STD_LOGIC;
        id_in_V : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_4_ce0 : OUT STD_LOGIC;
        float_request_array_4_we0 : OUT STD_LOGIC;
        float_request_array_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_1_ce0 : OUT STD_LOGIC;
        float_request_array_1_we0 : OUT STD_LOGIC;
        float_request_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_5_ce0 : OUT STD_LOGIC;
        float_request_array_5_we0 : OUT STD_LOGIC;
        float_request_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        envlp_DEST_V_i : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_DEST_V_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        envlp_DEST_V_o_ap_vld : OUT STD_LOGIC;
        float_request_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_3_ce0 : OUT STD_LOGIC;
        float_request_array_3_we0 : OUT STD_LOGIC;
        float_request_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_o_ap_vld : OUT STD_LOGIC;
        float_request_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_s_ce0 : OUT STD_LOGIC;
        float_request_array_s_we0 : OUT STD_LOGIC;
        float_request_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_7_ce0 : OUT STD_LOGIC;
        float_request_array_7_we0 : OUT STD_LOGIC;
        float_request_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_6_ce0 : OUT STD_LOGIC;
        float_request_array_6_we0 : OUT STD_LOGIC;
        float_request_array_6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_V_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        stream_in_V_empty_n : IN STD_LOGIC;
        stream_in_V_read : OUT STD_LOGIC;
        int_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o_ap_vld : OUT STD_LOGIC;
        int_request_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_SR_ce0 : OUT STD_LOGIC;
        int_request_array_SR_we0 : OUT STD_LOGIC;
        int_request_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DE_ce0 : OUT STD_LOGIC;
        int_request_array_DE_we0 : OUT STD_LOGIC;
        int_request_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_PK_ce0 : OUT STD_LOGIC;
        int_request_array_PK_we0 : OUT STD_LOGIC;
        int_request_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_MS_ce0 : OUT STD_LOGIC;
        int_request_array_MS_we0 : OUT STD_LOGIC;
        int_request_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_TA_ce0 : OUT STD_LOGIC;
        int_request_array_TA_we0 : OUT STD_LOGIC;
        int_request_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DA_ce0 : OUT STD_LOGIC;
        int_request_array_DA_we0 : OUT STD_LOGIC;
        int_request_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_request_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        int_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o_ap_vld : OUT STD_LOGIC;
        int_clr2snd_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_SR_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_we0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DE_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_PK_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_we0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_MS_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_we0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_TA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_clr2snd_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o_ap_vld : OUT STD_LOGIC;
        float_clr2snd_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_5_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_5_we0 : OUT STD_LOGIC;
        float_clr2snd_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_1_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_1_we0 : OUT STD_LOGIC;
        float_clr2snd_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_4_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_4_we0 : OUT STD_LOGIC;
        float_clr2snd_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_3_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_3_we0 : OUT STD_LOGIC;
        float_clr2snd_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_s_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_s_we0 : OUT STD_LOGIC;
        float_clr2snd_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_6_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_6_we0 : OUT STD_LOGIC;
        float_clr2snd_array_6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_clr2snd_array_6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_out_V_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        stream_out_V_full_n : IN STD_LOGIC;
        stream_out_V_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MPI_Recv_1_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_r_req_din : OUT STD_LOGIC;
        buf_r_req_full_n : IN STD_LOGIC;
        buf_r_req_write : OUT STD_LOGIC;
        buf_r_rsp_empty_n : IN STD_LOGIC;
        buf_r_rsp_read : OUT STD_LOGIC;
        buf_r_address : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_r_datain : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_r_dataout : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_r_size : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_offset : IN STD_LOGIC_VECTOR (63 downto 0);
        count : IN STD_LOGIC_VECTOR (29 downto 0);
        source : IN STD_LOGIC_VECTOR (17 downto 0);
        state_1_i : IN STD_LOGIC_VECTOR (1 downto 0);
        state_1_o : OUT STD_LOGIC_VECTOR (1 downto 0);
        state_1_o_ap_vld : OUT STD_LOGIC;
        envlp_SRC_V_1_i : IN STD_LOGIC_VECTOR (7 downto 0);
        envlp_SRC_V_1_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        envlp_SRC_V_1_o_ap_vld : OUT STD_LOGIC;
        float_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o_ap_vld : OUT STD_LOGIC;
        id_in_V : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_4_ce0 : OUT STD_LOGIC;
        float_request_array_4_we0 : OUT STD_LOGIC;
        float_request_array_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_1_ce0 : OUT STD_LOGIC;
        float_request_array_1_we0 : OUT STD_LOGIC;
        float_request_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_5_ce0 : OUT STD_LOGIC;
        float_request_array_5_we0 : OUT STD_LOGIC;
        float_request_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        envlp_DEST_V_i : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_DEST_V_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        envlp_DEST_V_o_ap_vld : OUT STD_LOGIC;
        float_request_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_3_ce0 : OUT STD_LOGIC;
        float_request_array_3_we0 : OUT STD_LOGIC;
        float_request_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_o_ap_vld : OUT STD_LOGIC;
        float_request_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_s_ce0 : OUT STD_LOGIC;
        float_request_array_s_we0 : OUT STD_LOGIC;
        float_request_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_7_ce0 : OUT STD_LOGIC;
        float_request_array_7_we0 : OUT STD_LOGIC;
        float_request_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_6_ce0 : OUT STD_LOGIC;
        float_request_array_6_we0 : OUT STD_LOGIC;
        float_request_array_6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_V_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        stream_in_V_empty_n : IN STD_LOGIC;
        stream_in_V_read : OUT STD_LOGIC;
        int_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o_ap_vld : OUT STD_LOGIC;
        int_request_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_SR_ce0 : OUT STD_LOGIC;
        int_request_array_SR_we0 : OUT STD_LOGIC;
        int_request_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DE_ce0 : OUT STD_LOGIC;
        int_request_array_DE_we0 : OUT STD_LOGIC;
        int_request_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_PK_ce0 : OUT STD_LOGIC;
        int_request_array_PK_we0 : OUT STD_LOGIC;
        int_request_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_MS_ce0 : OUT STD_LOGIC;
        int_request_array_MS_we0 : OUT STD_LOGIC;
        int_request_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_TA_ce0 : OUT STD_LOGIC;
        int_request_array_TA_we0 : OUT STD_LOGIC;
        int_request_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DA_ce0 : OUT STD_LOGIC;
        int_request_array_DA_we0 : OUT STD_LOGIC;
        int_request_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_request_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        int_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o_ap_vld : OUT STD_LOGIC;
        int_clr2snd_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_SR_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_we0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DE_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_PK_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_we0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_MS_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_we0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_TA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_clr2snd_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o_ap_vld : OUT STD_LOGIC;
        float_clr2snd_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_5_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_5_we0 : OUT STD_LOGIC;
        float_clr2snd_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_1_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_1_we0 : OUT STD_LOGIC;
        float_clr2snd_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_4_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_4_we0 : OUT STD_LOGIC;
        float_clr2snd_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_3_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_3_we0 : OUT STD_LOGIC;
        float_clr2snd_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_s_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_s_we0 : OUT STD_LOGIC;
        float_clr2snd_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_6_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_6_we0 : OUT STD_LOGIC;
        float_clr2snd_array_6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_clr2snd_array_6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_out_V_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        stream_out_V_full_n : IN STD_LOGIC;
        stream_out_V_write : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component MPI_Recv_1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_we0 : OUT STD_LOGIC;
        buf_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        state_1_i : IN STD_LOGIC_VECTOR (1 downto 0);
        state_1_o : OUT STD_LOGIC_VECTOR (1 downto 0);
        state_1_o_ap_vld : OUT STD_LOGIC;
        envlp_SRC_V_1_i : IN STD_LOGIC_VECTOR (7 downto 0);
        envlp_SRC_V_1_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        envlp_SRC_V_1_o_ap_vld : OUT STD_LOGIC;
        float_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_req_num_o_ap_vld : OUT STD_LOGIC;
        id_in_V : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_4_ce0 : OUT STD_LOGIC;
        float_request_array_4_we0 : OUT STD_LOGIC;
        float_request_array_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_1_ce0 : OUT STD_LOGIC;
        float_request_array_1_we0 : OUT STD_LOGIC;
        float_request_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_5_ce0 : OUT STD_LOGIC;
        float_request_array_5_we0 : OUT STD_LOGIC;
        float_request_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        envlp_DEST_V_i : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_DEST_V_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        envlp_DEST_V_o_ap_vld : OUT STD_LOGIC;
        float_request_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_3_ce0 : OUT STD_LOGIC;
        float_request_array_3_we0 : OUT STD_LOGIC;
        float_request_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_request_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        envlp_MSG_SIZE_V_1_o_ap_vld : OUT STD_LOGIC;
        float_request_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_s_ce0 : OUT STD_LOGIC;
        float_request_array_s_we0 : OUT STD_LOGIC;
        float_request_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_request_array_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_7_ce0 : OUT STD_LOGIC;
        float_request_array_7_we0 : OUT STD_LOGIC;
        float_request_array_7_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_7_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_request_array_6_ce0 : OUT STD_LOGIC;
        float_request_array_6_we0 : OUT STD_LOGIC;
        float_request_array_6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_request_array_6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_V_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        stream_in_V_empty_n : IN STD_LOGIC;
        stream_in_V_read : OUT STD_LOGIC;
        int_req_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_req_num_o_ap_vld : OUT STD_LOGIC;
        int_request_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_SR_ce0 : OUT STD_LOGIC;
        int_request_array_SR_we0 : OUT STD_LOGIC;
        int_request_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DE_ce0 : OUT STD_LOGIC;
        int_request_array_DE_we0 : OUT STD_LOGIC;
        int_request_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_PK_ce0 : OUT STD_LOGIC;
        int_request_array_PK_we0 : OUT STD_LOGIC;
        int_request_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_request_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_MS_ce0 : OUT STD_LOGIC;
        int_request_array_MS_we0 : OUT STD_LOGIC;
        int_request_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_request_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_TA_ce0 : OUT STD_LOGIC;
        int_request_array_TA_we0 : OUT STD_LOGIC;
        int_request_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_request_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_request_array_DA_ce0 : OUT STD_LOGIC;
        int_request_array_DA_we0 : OUT STD_LOGIC;
        int_request_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_request_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        int_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        int_clr_num_o_ap_vld : OUT STD_LOGIC;
        int_clr2snd_array_SR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_SR_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_we0 : OUT STD_LOGIC;
        int_clr2snd_array_SR_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_SR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DE_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DE_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DE_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_DE_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_PK_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_PK_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_we0 : OUT STD_LOGIC;
        int_clr2snd_array_PK_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_PK_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        int_clr2snd_array_MS_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_MS_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_we0 : OUT STD_LOGIC;
        int_clr2snd_array_MS_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_MS_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        int_clr2snd_array_TA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_TA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_TA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_TA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        int_clr2snd_array_DA_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        int_clr2snd_array_DA_ce0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_we0 : OUT STD_LOGIC;
        int_clr2snd_array_DA_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        int_clr2snd_array_DA_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        float_clr_num_i : IN STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        float_clr_num_o_ap_vld : OUT STD_LOGIC;
        float_clr2snd_array_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_5_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_5_we0 : OUT STD_LOGIC;
        float_clr2snd_array_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_1_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_1_we0 : OUT STD_LOGIC;
        float_clr2snd_array_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_4_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_4_we0 : OUT STD_LOGIC;
        float_clr2snd_array_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        float_clr2snd_array_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_3_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_3_we0 : OUT STD_LOGIC;
        float_clr2snd_array_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        float_clr2snd_array_s_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_s_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_s_we0 : OUT STD_LOGIC;
        float_clr2snd_array_s_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_s_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        float_clr2snd_array_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        float_clr2snd_array_6_ce0 : OUT STD_LOGIC;
        float_clr2snd_array_6_we0 : OUT STD_LOGIC;
        float_clr2snd_array_6_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        float_clr2snd_array_6_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_out_V_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        stream_out_V_full_n : IN STD_LOGIC;
        stream_out_V_write : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dariusController_Ffa IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dariusController_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dariusController_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component MPI_Recv_int_requbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component dariusController_mb6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dariusController_CeG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dariusController_DeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dariusController_Ee0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    float_request_array_4_U : component dariusController_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_4_address0,
        ce0 => float_request_array_4_ce0,
        we0 => float_request_array_4_we0,
        d0 => float_request_array_4_d0,
        q0 => float_request_array_4_q0);

    float_request_array_1_U : component dariusController_eOg
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_1_address0,
        ce0 => float_request_array_1_ce0,
        we0 => float_request_array_1_we0,
        d0 => float_request_array_1_d0,
        q0 => float_request_array_1_q0);

    float_request_array_5_U : component dariusController_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_5_address0,
        ce0 => float_request_array_5_ce0,
        we0 => float_request_array_5_we0,
        d0 => float_request_array_5_d0,
        q0 => float_request_array_5_q0);

    float_request_array_3_U : component dariusController_eOg
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_3_address0,
        ce0 => float_request_array_3_ce0,
        we0 => float_request_array_3_we0,
        d0 => float_request_array_3_d0,
        q0 => float_request_array_3_q0);

    float_request_array_s_U : component dariusController_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_s_address0,
        ce0 => float_request_array_s_ce0,
        we0 => float_request_array_s_we0,
        d0 => float_request_array_s_d0,
        q0 => float_request_array_s_q0);

    float_request_array_7_U : component MPI_Recv_int_requbkb
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_7_address0,
        ce0 => float_request_array_7_ce0,
        we0 => float_request_array_7_we0,
        d0 => float_request_array_7_d0,
        q0 => float_request_array_7_q0);

    float_request_array_6_U : component MPI_Recv_int_requbkb
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_request_array_6_address0,
        ce0 => float_request_array_6_ce0,
        we0 => float_request_array_6_we0,
        d0 => float_request_array_6_d0,
        q0 => float_request_array_6_q0);

    int_request_array_SR_U : component dariusController_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_SR_address0,
        ce0 => int_request_array_SR_ce0,
        we0 => int_request_array_SR_we0,
        d0 => int_request_array_SR_d0,
        q0 => int_request_array_SR_q0);

    int_request_array_DE_U : component dariusController_eOg
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_DE_address0,
        ce0 => int_request_array_DE_ce0,
        we0 => int_request_array_DE_we0,
        d0 => int_request_array_DE_d0,
        q0 => int_request_array_DE_q0);

    int_request_array_PK_U : component dariusController_mb6
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_PK_address0,
        ce0 => int_request_array_PK_ce0,
        we0 => int_request_array_PK_we0,
        d0 => int_request_array_PK_d0,
        q0 => int_request_array_PK_q0);

    int_request_array_MS_U : component dariusController_eOg
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_MS_address0,
        ce0 => int_request_array_MS_ce0,
        we0 => int_request_array_MS_we0,
        d0 => int_request_array_MS_d0,
        q0 => int_request_array_MS_q0);

    int_request_array_TA_U : component dariusController_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_TA_address0,
        ce0 => int_request_array_TA_ce0,
        we0 => int_request_array_TA_we0,
        d0 => int_request_array_TA_d0,
        q0 => int_request_array_TA_q0);

    int_request_array_DA_U : component MPI_Recv_int_requbkb
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_request_array_DA_address0,
        ce0 => int_request_array_DA_ce0,
        we0 => int_request_array_DA_we0,
        d0 => int_request_array_DA_d0,
        q0 => int_request_array_DA_q0);

    int_clr2snd_array_SR_U : component dariusController_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_SR_address0,
        ce0 => int_clr2snd_array_SR_ce0,
        we0 => int_clr2snd_array_SR_we0,
        d0 => int_clr2snd_array_SR_d0,
        q0 => int_clr2snd_array_SR_q0);

    int_clr2snd_array_DE_U : component dariusController_eOg
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_DE_address0,
        ce0 => int_clr2snd_array_DE_ce0,
        we0 => int_clr2snd_array_DE_we0,
        d0 => int_clr2snd_array_DE_d0,
        q0 => int_clr2snd_array_DE_q0);

    int_clr2snd_array_PK_U : component dariusController_mb6
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_PK_address0,
        ce0 => int_clr2snd_array_PK_ce0,
        we0 => int_clr2snd_array_PK_we0,
        d0 => int_clr2snd_array_PK_d0,
        q0 => int_clr2snd_array_PK_q0);

    int_clr2snd_array_MS_U : component dariusController_eOg
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_MS_address0,
        ce0 => int_clr2snd_array_MS_ce0,
        we0 => int_clr2snd_array_MS_we0,
        d0 => int_clr2snd_array_MS_d0,
        q0 => int_clr2snd_array_MS_q0);

    int_clr2snd_array_TA_U : component dariusController_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_TA_address0,
        ce0 => int_clr2snd_array_TA_ce0,
        we0 => int_clr2snd_array_TA_we0,
        d0 => int_clr2snd_array_TA_d0,
        q0 => int_clr2snd_array_TA_q0);

    int_clr2snd_array_DA_U : component MPI_Recv_int_requbkb
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_clr2snd_array_DA_address0,
        ce0 => int_clr2snd_array_DA_ce0,
        we0 => int_clr2snd_array_DA_we0,
        d0 => int_clr2snd_array_DA_d0,
        q0 => int_clr2snd_array_DA_q0);

    float_clr2snd_array_5_U : component dariusController_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_5_address0,
        ce0 => float_clr2snd_array_5_ce0,
        we0 => float_clr2snd_array_5_we0,
        d0 => float_clr2snd_array_5_d0,
        q0 => float_clr2snd_array_5_q0);

    float_clr2snd_array_1_U : component dariusController_eOg
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_1_address0,
        ce0 => float_clr2snd_array_1_ce0,
        we0 => float_clr2snd_array_1_we0,
        d0 => float_clr2snd_array_1_d0,
        q0 => float_clr2snd_array_1_q0);

    float_clr2snd_array_4_U : component dariusController_mb6
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_4_address0,
        ce0 => float_clr2snd_array_4_ce0,
        we0 => float_clr2snd_array_4_we0,
        d0 => float_clr2snd_array_4_d0,
        q0 => float_clr2snd_array_4_q0);

    float_clr2snd_array_3_U : component dariusController_eOg
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_3_address0,
        ce0 => float_clr2snd_array_3_ce0,
        we0 => float_clr2snd_array_3_we0,
        d0 => float_clr2snd_array_3_d0,
        q0 => float_clr2snd_array_3_q0);

    float_clr2snd_array_s_U : component dariusController_dEe
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_s_address0,
        ce0 => float_clr2snd_array_s_ce0,
        we0 => float_clr2snd_array_s_we0,
        d0 => float_clr2snd_array_s_d0,
        q0 => float_clr2snd_array_s_q0);

    float_clr2snd_array_6_U : component MPI_Recv_int_requbkb
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => float_clr2snd_array_6_address0,
        ce0 => float_clr2snd_array_6_ce0,
        we0 => float_clr2snd_array_6_we0,
        d0 => float_clr2snd_array_6_d0,
        q0 => float_clr2snd_array_6_q0);

    darius_info_U : component dariusController_CeG
    generic map (
        DataWidth => 32,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => darius_info_address0,
        ce0 => darius_info_ce0,
        we0 => darius_info_we0,
        d0 => darius_info_d0,
        q0 => darius_info_q0,
        address1 => darius_info_address1,
        ce1 => darius_info_ce1,
        q1 => darius_info_q1);

    cumulative_cycle_cou_U : component dariusController_DeQ
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cumulative_cycle_cou_address0,
        ce0 => cumulative_cycle_cou_ce0,
        we0 => cumulative_cycle_cou_we0,
        d0 => cumulative_cycle_cou_d0,
        q0 => cumulative_cycle_cou_q0);

    darius_info_float_U : component dariusController_Ee0
    generic map (
        DataWidth => 32,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => darius_info_float_address0,
        ce0 => darius_info_float_ce0,
        we0 => darius_info_float_we0,
        d0 => grp_MPI_Recv_1_1_fu_719_buf_r_d0,
        q0 => darius_info_float_q0,
        address1 => grp_MPI_Recv_1_1_fu_719_buf_r_address1,
        ce1 => darius_info_float_ce1,
        we1 => darius_info_float_we1,
        d1 => grp_MPI_Recv_1_1_fu_719_buf_r_d1);

    grp_MPI_Recv_fu_399 : component MPI_Recv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MPI_Recv_fu_399_ap_start,
        ap_done => grp_MPI_Recv_fu_399_ap_done,
        ap_idle => grp_MPI_Recv_fu_399_ap_idle,
        ap_ready => grp_MPI_Recv_fu_399_ap_ready,
        buf_r_address0 => grp_MPI_Recv_fu_399_buf_r_address0,
        buf_r_ce0 => grp_MPI_Recv_fu_399_buf_r_ce0,
        buf_r_we0 => grp_MPI_Recv_fu_399_buf_r_we0,
        buf_r_d0 => grp_MPI_Recv_fu_399_buf_r_d0,
        buf_r_q0 => cumulative_cycle_cou_q0,
        source => prev_rank_1_reg_1798,
        int_req_num_i => int_req_num,
        int_req_num_o => grp_MPI_Recv_fu_399_int_req_num_o,
        int_req_num_o_ap_vld => grp_MPI_Recv_fu_399_int_req_num_o_ap_vld,
        id_in_V => id_in_V,
        int_request_array_PK_address0 => grp_MPI_Recv_fu_399_int_request_array_PK_address0,
        int_request_array_PK_ce0 => grp_MPI_Recv_fu_399_int_request_array_PK_ce0,
        int_request_array_PK_we0 => grp_MPI_Recv_fu_399_int_request_array_PK_we0,
        int_request_array_PK_d0 => grp_MPI_Recv_fu_399_int_request_array_PK_d0,
        int_request_array_PK_q0 => int_request_array_PK_q0,
        int_request_array_DE_address0 => grp_MPI_Recv_fu_399_int_request_array_DE_address0,
        int_request_array_DE_ce0 => grp_MPI_Recv_fu_399_int_request_array_DE_ce0,
        int_request_array_DE_we0 => grp_MPI_Recv_fu_399_int_request_array_DE_we0,
        int_request_array_DE_d0 => grp_MPI_Recv_fu_399_int_request_array_DE_d0,
        int_request_array_DE_q0 => int_request_array_DE_q0,
        int_request_array_SR_address0 => grp_MPI_Recv_fu_399_int_request_array_SR_address0,
        int_request_array_SR_ce0 => grp_MPI_Recv_fu_399_int_request_array_SR_ce0,
        int_request_array_SR_we0 => grp_MPI_Recv_fu_399_int_request_array_SR_we0,
        int_request_array_SR_d0 => grp_MPI_Recv_fu_399_int_request_array_SR_d0,
        int_request_array_SR_q0 => int_request_array_SR_q0,
        int_request_array_MS_address0 => grp_MPI_Recv_fu_399_int_request_array_MS_address0,
        int_request_array_MS_ce0 => grp_MPI_Recv_fu_399_int_request_array_MS_ce0,
        int_request_array_MS_we0 => grp_MPI_Recv_fu_399_int_request_array_MS_we0,
        int_request_array_MS_d0 => grp_MPI_Recv_fu_399_int_request_array_MS_d0,
        int_request_array_MS_q0 => int_request_array_MS_q0,
        int_request_array_TA_address0 => grp_MPI_Recv_fu_399_int_request_array_TA_address0,
        int_request_array_TA_ce0 => grp_MPI_Recv_fu_399_int_request_array_TA_ce0,
        int_request_array_TA_we0 => grp_MPI_Recv_fu_399_int_request_array_TA_we0,
        int_request_array_TA_d0 => grp_MPI_Recv_fu_399_int_request_array_TA_d0,
        int_request_array_TA_q0 => int_request_array_TA_q0,
        int_request_array_DA_address0 => grp_MPI_Recv_fu_399_int_request_array_DA_address0,
        int_request_array_DA_ce0 => grp_MPI_Recv_fu_399_int_request_array_DA_ce0,
        int_request_array_DA_we0 => grp_MPI_Recv_fu_399_int_request_array_DA_we0,
        int_request_array_DA_d0 => grp_MPI_Recv_fu_399_int_request_array_DA_d0,
        int_request_array_DA_q0 => int_request_array_DA_q0,
        stream_in_V_dout => stream_in_V_dout,
        stream_in_V_empty_n => stream_in_V_empty_n,
        stream_in_V_read => grp_MPI_Recv_fu_399_stream_in_V_read,
        int_clr_num_i => int_clr_num,
        int_clr_num_o => grp_MPI_Recv_fu_399_int_clr_num_o,
        int_clr_num_o_ap_vld => grp_MPI_Recv_fu_399_int_clr_num_o_ap_vld,
        int_clr2snd_array_DE_address0 => grp_MPI_Recv_fu_399_int_clr2snd_array_DE_address0,
        int_clr2snd_array_DE_ce0 => grp_MPI_Recv_fu_399_int_clr2snd_array_DE_ce0,
        int_clr2snd_array_DE_we0 => grp_MPI_Recv_fu_399_int_clr2snd_array_DE_we0,
        int_clr2snd_array_DE_d0 => grp_MPI_Recv_fu_399_int_clr2snd_array_DE_d0,
        int_clr2snd_array_DE_q0 => int_clr2snd_array_DE_q0,
        int_clr2snd_array_SR_address0 => grp_MPI_Recv_fu_399_int_clr2snd_array_SR_address0,
        int_clr2snd_array_SR_ce0 => grp_MPI_Recv_fu_399_int_clr2snd_array_SR_ce0,
        int_clr2snd_array_SR_we0 => grp_MPI_Recv_fu_399_int_clr2snd_array_SR_we0,
        int_clr2snd_array_SR_d0 => grp_MPI_Recv_fu_399_int_clr2snd_array_SR_d0,
        int_clr2snd_array_SR_q0 => int_clr2snd_array_SR_q0,
        int_clr2snd_array_PK_address0 => grp_MPI_Recv_fu_399_int_clr2snd_array_PK_address0,
        int_clr2snd_array_PK_ce0 => grp_MPI_Recv_fu_399_int_clr2snd_array_PK_ce0,
        int_clr2snd_array_PK_we0 => grp_MPI_Recv_fu_399_int_clr2snd_array_PK_we0,
        int_clr2snd_array_PK_d0 => grp_MPI_Recv_fu_399_int_clr2snd_array_PK_d0,
        int_clr2snd_array_PK_q0 => int_clr2snd_array_PK_q0,
        int_clr2snd_array_MS_address0 => grp_MPI_Recv_fu_399_int_clr2snd_array_MS_address0,
        int_clr2snd_array_MS_ce0 => grp_MPI_Recv_fu_399_int_clr2snd_array_MS_ce0,
        int_clr2snd_array_MS_we0 => grp_MPI_Recv_fu_399_int_clr2snd_array_MS_we0,
        int_clr2snd_array_MS_d0 => grp_MPI_Recv_fu_399_int_clr2snd_array_MS_d0,
        int_clr2snd_array_MS_q0 => int_clr2snd_array_MS_q0,
        int_clr2snd_array_TA_address0 => grp_MPI_Recv_fu_399_int_clr2snd_array_TA_address0,
        int_clr2snd_array_TA_ce0 => grp_MPI_Recv_fu_399_int_clr2snd_array_TA_ce0,
        int_clr2snd_array_TA_we0 => grp_MPI_Recv_fu_399_int_clr2snd_array_TA_we0,
        int_clr2snd_array_TA_d0 => grp_MPI_Recv_fu_399_int_clr2snd_array_TA_d0,
        int_clr2snd_array_TA_q0 => int_clr2snd_array_TA_q0,
        int_clr2snd_array_DA_address0 => grp_MPI_Recv_fu_399_int_clr2snd_array_DA_address0,
        int_clr2snd_array_DA_ce0 => grp_MPI_Recv_fu_399_int_clr2snd_array_DA_ce0,
        int_clr2snd_array_DA_we0 => grp_MPI_Recv_fu_399_int_clr2snd_array_DA_we0,
        int_clr2snd_array_DA_d0 => grp_MPI_Recv_fu_399_int_clr2snd_array_DA_d0,
        int_clr2snd_array_DA_q0 => int_clr2snd_array_DA_q0,
        float_req_num_i => float_req_num,
        float_req_num_o => grp_MPI_Recv_fu_399_float_req_num_o,
        float_req_num_o_ap_vld => grp_MPI_Recv_fu_399_float_req_num_o_ap_vld,
        float_request_array_1_address0 => grp_MPI_Recv_fu_399_float_request_array_1_address0,
        float_request_array_1_ce0 => grp_MPI_Recv_fu_399_float_request_array_1_ce0,
        float_request_array_1_we0 => grp_MPI_Recv_fu_399_float_request_array_1_we0,
        float_request_array_1_d0 => grp_MPI_Recv_fu_399_float_request_array_1_d0,
        float_request_array_1_q0 => float_request_array_1_q0,
        float_request_array_5_address0 => grp_MPI_Recv_fu_399_float_request_array_5_address0,
        float_request_array_5_ce0 => grp_MPI_Recv_fu_399_float_request_array_5_ce0,
        float_request_array_5_we0 => grp_MPI_Recv_fu_399_float_request_array_5_we0,
        float_request_array_5_d0 => grp_MPI_Recv_fu_399_float_request_array_5_d0,
        float_request_array_5_q0 => float_request_array_5_q0,
        float_request_array_4_address0 => grp_MPI_Recv_fu_399_float_request_array_4_address0,
        float_request_array_4_ce0 => grp_MPI_Recv_fu_399_float_request_array_4_ce0,
        float_request_array_4_we0 => grp_MPI_Recv_fu_399_float_request_array_4_we0,
        float_request_array_4_d0 => grp_MPI_Recv_fu_399_float_request_array_4_d0,
        float_request_array_4_q0 => float_request_array_4_q0,
        float_request_array_3_address0 => grp_MPI_Recv_fu_399_float_request_array_3_address0,
        float_request_array_3_ce0 => grp_MPI_Recv_fu_399_float_request_array_3_ce0,
        float_request_array_3_we0 => grp_MPI_Recv_fu_399_float_request_array_3_we0,
        float_request_array_3_d0 => grp_MPI_Recv_fu_399_float_request_array_3_d0,
        float_request_array_3_q0 => float_request_array_3_q0,
        float_request_array_s_address0 => grp_MPI_Recv_fu_399_float_request_array_s_address0,
        float_request_array_s_ce0 => grp_MPI_Recv_fu_399_float_request_array_s_ce0,
        float_request_array_s_we0 => grp_MPI_Recv_fu_399_float_request_array_s_we0,
        float_request_array_s_d0 => grp_MPI_Recv_fu_399_float_request_array_s_d0,
        float_request_array_s_q0 => float_request_array_s_q0,
        float_request_array_7_address0 => grp_MPI_Recv_fu_399_float_request_array_7_address0,
        float_request_array_7_ce0 => grp_MPI_Recv_fu_399_float_request_array_7_ce0,
        float_request_array_7_we0 => grp_MPI_Recv_fu_399_float_request_array_7_we0,
        float_request_array_7_d0 => grp_MPI_Recv_fu_399_float_request_array_7_d0,
        float_request_array_7_q0 => float_request_array_7_q0,
        float_clr_num_i => float_clr_num,
        float_clr_num_o => grp_MPI_Recv_fu_399_float_clr_num_o,
        float_clr_num_o_ap_vld => grp_MPI_Recv_fu_399_float_clr_num_o_ap_vld,
        float_clr2snd_array_1_address0 => grp_MPI_Recv_fu_399_float_clr2snd_array_1_address0,
        float_clr2snd_array_1_ce0 => grp_MPI_Recv_fu_399_float_clr2snd_array_1_ce0,
        float_clr2snd_array_1_we0 => grp_MPI_Recv_fu_399_float_clr2snd_array_1_we0,
        float_clr2snd_array_1_d0 => grp_MPI_Recv_fu_399_float_clr2snd_array_1_d0,
        float_clr2snd_array_1_q0 => float_clr2snd_array_1_q0,
        float_clr2snd_array_5_address0 => grp_MPI_Recv_fu_399_float_clr2snd_array_5_address0,
        float_clr2snd_array_5_ce0 => grp_MPI_Recv_fu_399_float_clr2snd_array_5_ce0,
        float_clr2snd_array_5_we0 => grp_MPI_Recv_fu_399_float_clr2snd_array_5_we0,
        float_clr2snd_array_5_d0 => grp_MPI_Recv_fu_399_float_clr2snd_array_5_d0,
        float_clr2snd_array_5_q0 => float_clr2snd_array_5_q0,
        float_clr2snd_array_4_address0 => grp_MPI_Recv_fu_399_float_clr2snd_array_4_address0,
        float_clr2snd_array_4_ce0 => grp_MPI_Recv_fu_399_float_clr2snd_array_4_ce0,
        float_clr2snd_array_4_we0 => grp_MPI_Recv_fu_399_float_clr2snd_array_4_we0,
        float_clr2snd_array_4_d0 => grp_MPI_Recv_fu_399_float_clr2snd_array_4_d0,
        float_clr2snd_array_4_q0 => float_clr2snd_array_4_q0,
        float_clr2snd_array_3_address0 => grp_MPI_Recv_fu_399_float_clr2snd_array_3_address0,
        float_clr2snd_array_3_ce0 => grp_MPI_Recv_fu_399_float_clr2snd_array_3_ce0,
        float_clr2snd_array_3_we0 => grp_MPI_Recv_fu_399_float_clr2snd_array_3_we0,
        float_clr2snd_array_3_d0 => grp_MPI_Recv_fu_399_float_clr2snd_array_3_d0,
        float_clr2snd_array_3_q0 => float_clr2snd_array_3_q0,
        float_clr2snd_array_s_address0 => grp_MPI_Recv_fu_399_float_clr2snd_array_s_address0,
        float_clr2snd_array_s_ce0 => grp_MPI_Recv_fu_399_float_clr2snd_array_s_ce0,
        float_clr2snd_array_s_we0 => grp_MPI_Recv_fu_399_float_clr2snd_array_s_we0,
        float_clr2snd_array_s_d0 => grp_MPI_Recv_fu_399_float_clr2snd_array_s_d0,
        float_clr2snd_array_s_q0 => float_clr2snd_array_s_q0,
        float_clr2snd_array_6_address0 => grp_MPI_Recv_fu_399_float_clr2snd_array_6_address0,
        float_clr2snd_array_6_ce0 => grp_MPI_Recv_fu_399_float_clr2snd_array_6_ce0,
        float_clr2snd_array_6_we0 => grp_MPI_Recv_fu_399_float_clr2snd_array_6_we0,
        float_clr2snd_array_6_d0 => grp_MPI_Recv_fu_399_float_clr2snd_array_6_d0,
        float_clr2snd_array_6_q0 => float_clr2snd_array_6_q0,
        stream_out_V_din => grp_MPI_Recv_fu_399_stream_out_V_din,
        stream_out_V_full_n => stream_out_V_full_n,
        stream_out_V_write => grp_MPI_Recv_fu_399_stream_out_V_write,
        ap_return => grp_MPI_Recv_fu_399_ap_return);

    grp_MPI_Recv_1_2210_fu_479 : component MPI_Recv_1_2210
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MPI_Recv_1_2210_fu_479_ap_start,
        ap_done => grp_MPI_Recv_1_2210_fu_479_ap_done,
        ap_idle => grp_MPI_Recv_1_2210_fu_479_ap_idle,
        ap_ready => grp_MPI_Recv_1_2210_fu_479_ap_ready,
        p_read => data_mem_info_float_s_fu_246,
        p_read1 => data_mem_info_float_1_fu_250,
        p_read2 => data_mem_info_float_2_fu_254,
        p_read3 => data_mem_info_float_3_fu_258,
        state_1_i => state_1,
        state_1_o => grp_MPI_Recv_1_2210_fu_479_state_1_o,
        state_1_o_ap_vld => grp_MPI_Recv_1_2210_fu_479_state_1_o_ap_vld,
        envlp_SRC_V_1_i => envlp_SRC_V_1,
        envlp_SRC_V_1_o => grp_MPI_Recv_1_2210_fu_479_envlp_SRC_V_1_o,
        envlp_SRC_V_1_o_ap_vld => grp_MPI_Recv_1_2210_fu_479_envlp_SRC_V_1_o_ap_vld,
        float_req_num_i => float_req_num,
        float_req_num_o => grp_MPI_Recv_1_2210_fu_479_float_req_num_o,
        float_req_num_o_ap_vld => grp_MPI_Recv_1_2210_fu_479_float_req_num_o_ap_vld,
        id_in_V => id_in_V,
        float_request_array_4_address0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_4_address0,
        float_request_array_4_ce0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_4_ce0,
        float_request_array_4_we0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_4_we0,
        float_request_array_4_d0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_4_d0,
        float_request_array_4_q0 => float_request_array_4_q0,
        float_request_array_1_address0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_1_address0,
        float_request_array_1_ce0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_1_ce0,
        float_request_array_1_we0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_1_we0,
        float_request_array_1_d0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_1_d0,
        float_request_array_1_q0 => float_request_array_1_q0,
        float_request_array_5_address0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_5_address0,
        float_request_array_5_ce0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_5_ce0,
        float_request_array_5_we0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_5_we0,
        float_request_array_5_d0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_5_d0,
        float_request_array_5_q0 => float_request_array_5_q0,
        envlp_DEST_V_i => envlp_DEST_V,
        envlp_DEST_V_o => grp_MPI_Recv_1_2210_fu_479_envlp_DEST_V_o,
        envlp_DEST_V_o_ap_vld => grp_MPI_Recv_1_2210_fu_479_envlp_DEST_V_o_ap_vld,
        float_request_array_3_address0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_3_address0,
        float_request_array_3_ce0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_3_ce0,
        float_request_array_3_we0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_3_we0,
        float_request_array_3_d0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_3_d0,
        float_request_array_3_q0 => float_request_array_3_q0,
        envlp_MSG_SIZE_V_1_i => envlp_MSG_SIZE_V_1,
        envlp_MSG_SIZE_V_1_o => grp_MPI_Recv_1_2210_fu_479_envlp_MSG_SIZE_V_1_o,
        envlp_MSG_SIZE_V_1_o_ap_vld => grp_MPI_Recv_1_2210_fu_479_envlp_MSG_SIZE_V_1_o_ap_vld,
        float_request_array_s_address0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_s_address0,
        float_request_array_s_ce0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_s_ce0,
        float_request_array_s_we0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_s_we0,
        float_request_array_s_d0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_s_d0,
        float_request_array_s_q0 => float_request_array_s_q0,
        float_request_array_7_address0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_7_address0,
        float_request_array_7_ce0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_7_ce0,
        float_request_array_7_we0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_7_we0,
        float_request_array_7_d0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_7_d0,
        float_request_array_7_q0 => float_request_array_7_q0,
        float_request_array_6_address0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_6_address0,
        float_request_array_6_ce0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_6_ce0,
        float_request_array_6_we0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_6_we0,
        float_request_array_6_d0 => grp_MPI_Recv_1_2210_fu_479_float_request_array_6_d0,
        float_request_array_6_q0 => float_request_array_6_q0,
        stream_in_V_dout => stream_in_V_dout,
        stream_in_V_empty_n => stream_in_V_empty_n,
        stream_in_V_read => grp_MPI_Recv_1_2210_fu_479_stream_in_V_read,
        int_req_num_i => int_req_num,
        int_req_num_o => grp_MPI_Recv_1_2210_fu_479_int_req_num_o,
        int_req_num_o_ap_vld => grp_MPI_Recv_1_2210_fu_479_int_req_num_o_ap_vld,
        int_request_array_SR_address0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_address0,
        int_request_array_SR_ce0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_ce0,
        int_request_array_SR_we0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_we0,
        int_request_array_SR_d0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_d0,
        int_request_array_SR_q0 => int_request_array_SR_q0,
        int_request_array_DE_address0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_address0,
        int_request_array_DE_ce0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_ce0,
        int_request_array_DE_we0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_we0,
        int_request_array_DE_d0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_d0,
        int_request_array_DE_q0 => int_request_array_DE_q0,
        int_request_array_PK_address0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_address0,
        int_request_array_PK_ce0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_ce0,
        int_request_array_PK_we0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_we0,
        int_request_array_PK_d0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_d0,
        int_request_array_PK_q0 => int_request_array_PK_q0,
        int_request_array_MS_address0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_address0,
        int_request_array_MS_ce0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_ce0,
        int_request_array_MS_we0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_we0,
        int_request_array_MS_d0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_d0,
        int_request_array_MS_q0 => int_request_array_MS_q0,
        int_request_array_TA_address0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_address0,
        int_request_array_TA_ce0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_ce0,
        int_request_array_TA_we0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_we0,
        int_request_array_TA_d0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_d0,
        int_request_array_TA_q0 => int_request_array_TA_q0,
        int_request_array_DA_address0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_address0,
        int_request_array_DA_ce0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_ce0,
        int_request_array_DA_we0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_we0,
        int_request_array_DA_d0 => grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_d0,
        int_request_array_DA_q0 => int_request_array_DA_q0,
        int_clr_num_i => int_clr_num,
        int_clr_num_o => grp_MPI_Recv_1_2210_fu_479_int_clr_num_o,
        int_clr_num_o_ap_vld => grp_MPI_Recv_1_2210_fu_479_int_clr_num_o_ap_vld,
        int_clr2snd_array_SR_address0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_address0,
        int_clr2snd_array_SR_ce0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_ce0,
        int_clr2snd_array_SR_we0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_we0,
        int_clr2snd_array_SR_d0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_d0,
        int_clr2snd_array_SR_q0 => int_clr2snd_array_SR_q0,
        int_clr2snd_array_DE_address0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_address0,
        int_clr2snd_array_DE_ce0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_ce0,
        int_clr2snd_array_DE_we0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_we0,
        int_clr2snd_array_DE_d0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_d0,
        int_clr2snd_array_DE_q0 => int_clr2snd_array_DE_q0,
        int_clr2snd_array_PK_address0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_address0,
        int_clr2snd_array_PK_ce0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_ce0,
        int_clr2snd_array_PK_we0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_we0,
        int_clr2snd_array_PK_d0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_d0,
        int_clr2snd_array_PK_q0 => int_clr2snd_array_PK_q0,
        int_clr2snd_array_MS_address0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_address0,
        int_clr2snd_array_MS_ce0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_ce0,
        int_clr2snd_array_MS_we0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_we0,
        int_clr2snd_array_MS_d0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_d0,
        int_clr2snd_array_MS_q0 => int_clr2snd_array_MS_q0,
        int_clr2snd_array_TA_address0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_address0,
        int_clr2snd_array_TA_ce0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_ce0,
        int_clr2snd_array_TA_we0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_we0,
        int_clr2snd_array_TA_d0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_d0,
        int_clr2snd_array_TA_q0 => int_clr2snd_array_TA_q0,
        int_clr2snd_array_DA_address0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_address0,
        int_clr2snd_array_DA_ce0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_ce0,
        int_clr2snd_array_DA_we0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_we0,
        int_clr2snd_array_DA_d0 => grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_d0,
        int_clr2snd_array_DA_q0 => int_clr2snd_array_DA_q0,
        float_clr_num_i => float_clr_num,
        float_clr_num_o => grp_MPI_Recv_1_2210_fu_479_float_clr_num_o,
        float_clr_num_o_ap_vld => grp_MPI_Recv_1_2210_fu_479_float_clr_num_o_ap_vld,
        float_clr2snd_array_5_address0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_address0,
        float_clr2snd_array_5_ce0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_ce0,
        float_clr2snd_array_5_we0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_we0,
        float_clr2snd_array_5_d0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_d0,
        float_clr2snd_array_5_q0 => float_clr2snd_array_5_q0,
        float_clr2snd_array_1_address0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_address0,
        float_clr2snd_array_1_ce0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_ce0,
        float_clr2snd_array_1_we0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_we0,
        float_clr2snd_array_1_d0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_d0,
        float_clr2snd_array_1_q0 => float_clr2snd_array_1_q0,
        float_clr2snd_array_4_address0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_address0,
        float_clr2snd_array_4_ce0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_ce0,
        float_clr2snd_array_4_we0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_we0,
        float_clr2snd_array_4_d0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_d0,
        float_clr2snd_array_4_q0 => float_clr2snd_array_4_q0,
        float_clr2snd_array_3_address0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_address0,
        float_clr2snd_array_3_ce0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_ce0,
        float_clr2snd_array_3_we0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_we0,
        float_clr2snd_array_3_d0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_d0,
        float_clr2snd_array_3_q0 => float_clr2snd_array_3_q0,
        float_clr2snd_array_s_address0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_address0,
        float_clr2snd_array_s_ce0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_ce0,
        float_clr2snd_array_s_we0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_we0,
        float_clr2snd_array_s_d0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_d0,
        float_clr2snd_array_s_q0 => float_clr2snd_array_s_q0,
        float_clr2snd_array_6_address0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_address0,
        float_clr2snd_array_6_ce0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_ce0,
        float_clr2snd_array_6_we0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_we0,
        float_clr2snd_array_6_d0 => grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_d0,
        float_clr2snd_array_6_q0 => float_clr2snd_array_6_q0,
        stream_out_V_din => grp_MPI_Recv_1_2210_fu_479_stream_out_V_din,
        stream_out_V_full_n => stream_out_V_full_n,
        stream_out_V_write => grp_MPI_Recv_1_2210_fu_479_stream_out_V_write,
        ap_return_0 => grp_MPI_Recv_1_2210_fu_479_ap_return_0,
        ap_return_1 => grp_MPI_Recv_1_2210_fu_479_ap_return_1,
        ap_return_2 => grp_MPI_Recv_1_2210_fu_479_ap_return_2,
        ap_return_3 => grp_MPI_Recv_1_2210_fu_479_ap_return_3,
        ap_return_4 => grp_MPI_Recv_1_2210_fu_479_ap_return_4);

    grp_MPI_Recv_1_2211_fu_559 : component MPI_Recv_1_2211
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MPI_Recv_1_2211_fu_559_ap_start,
        ap_done => grp_MPI_Recv_1_2211_fu_559_ap_done,
        ap_idle => grp_MPI_Recv_1_2211_fu_559_ap_idle,
        ap_ready => grp_MPI_Recv_1_2211_fu_559_ap_ready,
        p_read => parameter_mem_info_f_fu_218,
        p_read1 => parameter_mem_info_f_1_fu_222,
        state_1_i => state_1,
        state_1_o => grp_MPI_Recv_1_2211_fu_559_state_1_o,
        state_1_o_ap_vld => grp_MPI_Recv_1_2211_fu_559_state_1_o_ap_vld,
        envlp_SRC_V_1_i => envlp_SRC_V_1,
        envlp_SRC_V_1_o => grp_MPI_Recv_1_2211_fu_559_envlp_SRC_V_1_o,
        envlp_SRC_V_1_o_ap_vld => grp_MPI_Recv_1_2211_fu_559_envlp_SRC_V_1_o_ap_vld,
        float_req_num_i => float_req_num,
        float_req_num_o => grp_MPI_Recv_1_2211_fu_559_float_req_num_o,
        float_req_num_o_ap_vld => grp_MPI_Recv_1_2211_fu_559_float_req_num_o_ap_vld,
        id_in_V => id_in_V,
        float_request_array_4_address0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_4_address0,
        float_request_array_4_ce0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_4_ce0,
        float_request_array_4_we0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_4_we0,
        float_request_array_4_d0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_4_d0,
        float_request_array_4_q0 => float_request_array_4_q0,
        float_request_array_1_address0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_1_address0,
        float_request_array_1_ce0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_1_ce0,
        float_request_array_1_we0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_1_we0,
        float_request_array_1_d0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_1_d0,
        float_request_array_1_q0 => float_request_array_1_q0,
        float_request_array_5_address0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_5_address0,
        float_request_array_5_ce0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_5_ce0,
        float_request_array_5_we0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_5_we0,
        float_request_array_5_d0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_5_d0,
        float_request_array_5_q0 => float_request_array_5_q0,
        envlp_DEST_V_i => envlp_DEST_V,
        envlp_DEST_V_o => grp_MPI_Recv_1_2211_fu_559_envlp_DEST_V_o,
        envlp_DEST_V_o_ap_vld => grp_MPI_Recv_1_2211_fu_559_envlp_DEST_V_o_ap_vld,
        float_request_array_3_address0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_3_address0,
        float_request_array_3_ce0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_3_ce0,
        float_request_array_3_we0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_3_we0,
        float_request_array_3_d0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_3_d0,
        float_request_array_3_q0 => float_request_array_3_q0,
        envlp_MSG_SIZE_V_1_i => envlp_MSG_SIZE_V_1,
        envlp_MSG_SIZE_V_1_o => grp_MPI_Recv_1_2211_fu_559_envlp_MSG_SIZE_V_1_o,
        envlp_MSG_SIZE_V_1_o_ap_vld => grp_MPI_Recv_1_2211_fu_559_envlp_MSG_SIZE_V_1_o_ap_vld,
        float_request_array_s_address0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_s_address0,
        float_request_array_s_ce0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_s_ce0,
        float_request_array_s_we0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_s_we0,
        float_request_array_s_d0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_s_d0,
        float_request_array_s_q0 => float_request_array_s_q0,
        float_request_array_7_address0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_7_address0,
        float_request_array_7_ce0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_7_ce0,
        float_request_array_7_we0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_7_we0,
        float_request_array_7_d0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_7_d0,
        float_request_array_7_q0 => float_request_array_7_q0,
        float_request_array_6_address0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_6_address0,
        float_request_array_6_ce0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_6_ce0,
        float_request_array_6_we0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_6_we0,
        float_request_array_6_d0 => grp_MPI_Recv_1_2211_fu_559_float_request_array_6_d0,
        float_request_array_6_q0 => float_request_array_6_q0,
        stream_in_V_dout => stream_in_V_dout,
        stream_in_V_empty_n => stream_in_V_empty_n,
        stream_in_V_read => grp_MPI_Recv_1_2211_fu_559_stream_in_V_read,
        int_req_num_i => int_req_num,
        int_req_num_o => grp_MPI_Recv_1_2211_fu_559_int_req_num_o,
        int_req_num_o_ap_vld => grp_MPI_Recv_1_2211_fu_559_int_req_num_o_ap_vld,
        int_request_array_SR_address0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_address0,
        int_request_array_SR_ce0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_ce0,
        int_request_array_SR_we0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_we0,
        int_request_array_SR_d0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_d0,
        int_request_array_SR_q0 => int_request_array_SR_q0,
        int_request_array_DE_address0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_address0,
        int_request_array_DE_ce0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_ce0,
        int_request_array_DE_we0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_we0,
        int_request_array_DE_d0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_d0,
        int_request_array_DE_q0 => int_request_array_DE_q0,
        int_request_array_PK_address0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_address0,
        int_request_array_PK_ce0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_ce0,
        int_request_array_PK_we0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_we0,
        int_request_array_PK_d0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_d0,
        int_request_array_PK_q0 => int_request_array_PK_q0,
        int_request_array_MS_address0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_address0,
        int_request_array_MS_ce0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_ce0,
        int_request_array_MS_we0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_we0,
        int_request_array_MS_d0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_d0,
        int_request_array_MS_q0 => int_request_array_MS_q0,
        int_request_array_TA_address0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_address0,
        int_request_array_TA_ce0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_ce0,
        int_request_array_TA_we0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_we0,
        int_request_array_TA_d0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_d0,
        int_request_array_TA_q0 => int_request_array_TA_q0,
        int_request_array_DA_address0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_address0,
        int_request_array_DA_ce0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_ce0,
        int_request_array_DA_we0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_we0,
        int_request_array_DA_d0 => grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_d0,
        int_request_array_DA_q0 => int_request_array_DA_q0,
        int_clr_num_i => int_clr_num,
        int_clr_num_o => grp_MPI_Recv_1_2211_fu_559_int_clr_num_o,
        int_clr_num_o_ap_vld => grp_MPI_Recv_1_2211_fu_559_int_clr_num_o_ap_vld,
        int_clr2snd_array_SR_address0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_address0,
        int_clr2snd_array_SR_ce0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_ce0,
        int_clr2snd_array_SR_we0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_we0,
        int_clr2snd_array_SR_d0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_d0,
        int_clr2snd_array_SR_q0 => int_clr2snd_array_SR_q0,
        int_clr2snd_array_DE_address0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_address0,
        int_clr2snd_array_DE_ce0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_ce0,
        int_clr2snd_array_DE_we0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_we0,
        int_clr2snd_array_DE_d0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_d0,
        int_clr2snd_array_DE_q0 => int_clr2snd_array_DE_q0,
        int_clr2snd_array_PK_address0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_address0,
        int_clr2snd_array_PK_ce0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_ce0,
        int_clr2snd_array_PK_we0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_we0,
        int_clr2snd_array_PK_d0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_d0,
        int_clr2snd_array_PK_q0 => int_clr2snd_array_PK_q0,
        int_clr2snd_array_MS_address0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_address0,
        int_clr2snd_array_MS_ce0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_ce0,
        int_clr2snd_array_MS_we0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_we0,
        int_clr2snd_array_MS_d0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_d0,
        int_clr2snd_array_MS_q0 => int_clr2snd_array_MS_q0,
        int_clr2snd_array_TA_address0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_address0,
        int_clr2snd_array_TA_ce0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_ce0,
        int_clr2snd_array_TA_we0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_we0,
        int_clr2snd_array_TA_d0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_d0,
        int_clr2snd_array_TA_q0 => int_clr2snd_array_TA_q0,
        int_clr2snd_array_DA_address0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_address0,
        int_clr2snd_array_DA_ce0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_ce0,
        int_clr2snd_array_DA_we0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_we0,
        int_clr2snd_array_DA_d0 => grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_d0,
        int_clr2snd_array_DA_q0 => int_clr2snd_array_DA_q0,
        float_clr_num_i => float_clr_num,
        float_clr_num_o => grp_MPI_Recv_1_2211_fu_559_float_clr_num_o,
        float_clr_num_o_ap_vld => grp_MPI_Recv_1_2211_fu_559_float_clr_num_o_ap_vld,
        float_clr2snd_array_5_address0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_address0,
        float_clr2snd_array_5_ce0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_ce0,
        float_clr2snd_array_5_we0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_we0,
        float_clr2snd_array_5_d0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_d0,
        float_clr2snd_array_5_q0 => float_clr2snd_array_5_q0,
        float_clr2snd_array_1_address0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_address0,
        float_clr2snd_array_1_ce0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_ce0,
        float_clr2snd_array_1_we0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_we0,
        float_clr2snd_array_1_d0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_d0,
        float_clr2snd_array_1_q0 => float_clr2snd_array_1_q0,
        float_clr2snd_array_4_address0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_address0,
        float_clr2snd_array_4_ce0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_ce0,
        float_clr2snd_array_4_we0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_we0,
        float_clr2snd_array_4_d0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_d0,
        float_clr2snd_array_4_q0 => float_clr2snd_array_4_q0,
        float_clr2snd_array_3_address0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_address0,
        float_clr2snd_array_3_ce0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_ce0,
        float_clr2snd_array_3_we0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_we0,
        float_clr2snd_array_3_d0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_d0,
        float_clr2snd_array_3_q0 => float_clr2snd_array_3_q0,
        float_clr2snd_array_s_address0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_address0,
        float_clr2snd_array_s_ce0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_ce0,
        float_clr2snd_array_s_we0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_we0,
        float_clr2snd_array_s_d0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_d0,
        float_clr2snd_array_s_q0 => float_clr2snd_array_s_q0,
        float_clr2snd_array_6_address0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_address0,
        float_clr2snd_array_6_ce0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_ce0,
        float_clr2snd_array_6_we0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_we0,
        float_clr2snd_array_6_d0 => grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_d0,
        float_clr2snd_array_6_q0 => float_clr2snd_array_6_q0,
        stream_out_V_din => grp_MPI_Recv_1_2211_fu_559_stream_out_V_din,
        stream_out_V_full_n => stream_out_V_full_n,
        stream_out_V_write => grp_MPI_Recv_1_2211_fu_559_stream_out_V_write,
        ap_return_0 => grp_MPI_Recv_1_2211_fu_559_ap_return_0,
        ap_return_1 => grp_MPI_Recv_1_2211_fu_559_ap_return_1,
        ap_return_2 => grp_MPI_Recv_1_2211_fu_559_ap_return_2);

    grp_MPI_Recv_1_2_fu_637 : component MPI_Recv_1_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MPI_Recv_1_2_fu_637_ap_start,
        ap_done => grp_MPI_Recv_1_2_fu_637_ap_done,
        ap_idle => grp_MPI_Recv_1_2_fu_637_ap_idle,
        ap_ready => grp_MPI_Recv_1_2_fu_637_ap_ready,
        buf_r_req_din => grp_MPI_Recv_1_2_fu_637_buf_r_req_din,
        buf_r_req_full_n => mem_req_full_n,
        buf_r_req_write => grp_MPI_Recv_1_2_fu_637_buf_r_req_write,
        buf_r_rsp_empty_n => mem_rsp_empty_n,
        buf_r_rsp_read => grp_MPI_Recv_1_2_fu_637_buf_r_rsp_read,
        buf_r_address => grp_MPI_Recv_1_2_fu_637_buf_r_address,
        buf_r_datain => mem_datain,
        buf_r_dataout => grp_MPI_Recv_1_2_fu_637_buf_r_dataout,
        buf_r_size => grp_MPI_Recv_1_2_fu_637_buf_r_size,
        buf_offset => grp_MPI_Recv_1_2_fu_637_buf_offset,
        count => grp_MPI_Recv_1_2_fu_637_count,
        source => grp_MPI_Recv_1_2_fu_637_source,
        state_1_i => state_1,
        state_1_o => grp_MPI_Recv_1_2_fu_637_state_1_o,
        state_1_o_ap_vld => grp_MPI_Recv_1_2_fu_637_state_1_o_ap_vld,
        envlp_SRC_V_1_i => envlp_SRC_V_1,
        envlp_SRC_V_1_o => grp_MPI_Recv_1_2_fu_637_envlp_SRC_V_1_o,
        envlp_SRC_V_1_o_ap_vld => grp_MPI_Recv_1_2_fu_637_envlp_SRC_V_1_o_ap_vld,
        float_req_num_i => float_req_num,
        float_req_num_o => grp_MPI_Recv_1_2_fu_637_float_req_num_o,
        float_req_num_o_ap_vld => grp_MPI_Recv_1_2_fu_637_float_req_num_o_ap_vld,
        id_in_V => id_in_V,
        float_request_array_4_address0 => grp_MPI_Recv_1_2_fu_637_float_request_array_4_address0,
        float_request_array_4_ce0 => grp_MPI_Recv_1_2_fu_637_float_request_array_4_ce0,
        float_request_array_4_we0 => grp_MPI_Recv_1_2_fu_637_float_request_array_4_we0,
        float_request_array_4_d0 => grp_MPI_Recv_1_2_fu_637_float_request_array_4_d0,
        float_request_array_4_q0 => float_request_array_4_q0,
        float_request_array_1_address0 => grp_MPI_Recv_1_2_fu_637_float_request_array_1_address0,
        float_request_array_1_ce0 => grp_MPI_Recv_1_2_fu_637_float_request_array_1_ce0,
        float_request_array_1_we0 => grp_MPI_Recv_1_2_fu_637_float_request_array_1_we0,
        float_request_array_1_d0 => grp_MPI_Recv_1_2_fu_637_float_request_array_1_d0,
        float_request_array_1_q0 => float_request_array_1_q0,
        float_request_array_5_address0 => grp_MPI_Recv_1_2_fu_637_float_request_array_5_address0,
        float_request_array_5_ce0 => grp_MPI_Recv_1_2_fu_637_float_request_array_5_ce0,
        float_request_array_5_we0 => grp_MPI_Recv_1_2_fu_637_float_request_array_5_we0,
        float_request_array_5_d0 => grp_MPI_Recv_1_2_fu_637_float_request_array_5_d0,
        float_request_array_5_q0 => float_request_array_5_q0,
        envlp_DEST_V_i => envlp_DEST_V,
        envlp_DEST_V_o => grp_MPI_Recv_1_2_fu_637_envlp_DEST_V_o,
        envlp_DEST_V_o_ap_vld => grp_MPI_Recv_1_2_fu_637_envlp_DEST_V_o_ap_vld,
        float_request_array_3_address0 => grp_MPI_Recv_1_2_fu_637_float_request_array_3_address0,
        float_request_array_3_ce0 => grp_MPI_Recv_1_2_fu_637_float_request_array_3_ce0,
        float_request_array_3_we0 => grp_MPI_Recv_1_2_fu_637_float_request_array_3_we0,
        float_request_array_3_d0 => grp_MPI_Recv_1_2_fu_637_float_request_array_3_d0,
        float_request_array_3_q0 => float_request_array_3_q0,
        envlp_MSG_SIZE_V_1_i => envlp_MSG_SIZE_V_1,
        envlp_MSG_SIZE_V_1_o => grp_MPI_Recv_1_2_fu_637_envlp_MSG_SIZE_V_1_o,
        envlp_MSG_SIZE_V_1_o_ap_vld => grp_MPI_Recv_1_2_fu_637_envlp_MSG_SIZE_V_1_o_ap_vld,
        float_request_array_s_address0 => grp_MPI_Recv_1_2_fu_637_float_request_array_s_address0,
        float_request_array_s_ce0 => grp_MPI_Recv_1_2_fu_637_float_request_array_s_ce0,
        float_request_array_s_we0 => grp_MPI_Recv_1_2_fu_637_float_request_array_s_we0,
        float_request_array_s_d0 => grp_MPI_Recv_1_2_fu_637_float_request_array_s_d0,
        float_request_array_s_q0 => float_request_array_s_q0,
        float_request_array_7_address0 => grp_MPI_Recv_1_2_fu_637_float_request_array_7_address0,
        float_request_array_7_ce0 => grp_MPI_Recv_1_2_fu_637_float_request_array_7_ce0,
        float_request_array_7_we0 => grp_MPI_Recv_1_2_fu_637_float_request_array_7_we0,
        float_request_array_7_d0 => grp_MPI_Recv_1_2_fu_637_float_request_array_7_d0,
        float_request_array_7_q0 => float_request_array_7_q0,
        float_request_array_6_address0 => grp_MPI_Recv_1_2_fu_637_float_request_array_6_address0,
        float_request_array_6_ce0 => grp_MPI_Recv_1_2_fu_637_float_request_array_6_ce0,
        float_request_array_6_we0 => grp_MPI_Recv_1_2_fu_637_float_request_array_6_we0,
        float_request_array_6_d0 => grp_MPI_Recv_1_2_fu_637_float_request_array_6_d0,
        float_request_array_6_q0 => float_request_array_6_q0,
        stream_in_V_dout => stream_in_V_dout,
        stream_in_V_empty_n => stream_in_V_empty_n,
        stream_in_V_read => grp_MPI_Recv_1_2_fu_637_stream_in_V_read,
        int_req_num_i => int_req_num,
        int_req_num_o => grp_MPI_Recv_1_2_fu_637_int_req_num_o,
        int_req_num_o_ap_vld => grp_MPI_Recv_1_2_fu_637_int_req_num_o_ap_vld,
        int_request_array_SR_address0 => grp_MPI_Recv_1_2_fu_637_int_request_array_SR_address0,
        int_request_array_SR_ce0 => grp_MPI_Recv_1_2_fu_637_int_request_array_SR_ce0,
        int_request_array_SR_we0 => grp_MPI_Recv_1_2_fu_637_int_request_array_SR_we0,
        int_request_array_SR_d0 => grp_MPI_Recv_1_2_fu_637_int_request_array_SR_d0,
        int_request_array_SR_q0 => int_request_array_SR_q0,
        int_request_array_DE_address0 => grp_MPI_Recv_1_2_fu_637_int_request_array_DE_address0,
        int_request_array_DE_ce0 => grp_MPI_Recv_1_2_fu_637_int_request_array_DE_ce0,
        int_request_array_DE_we0 => grp_MPI_Recv_1_2_fu_637_int_request_array_DE_we0,
        int_request_array_DE_d0 => grp_MPI_Recv_1_2_fu_637_int_request_array_DE_d0,
        int_request_array_DE_q0 => int_request_array_DE_q0,
        int_request_array_PK_address0 => grp_MPI_Recv_1_2_fu_637_int_request_array_PK_address0,
        int_request_array_PK_ce0 => grp_MPI_Recv_1_2_fu_637_int_request_array_PK_ce0,
        int_request_array_PK_we0 => grp_MPI_Recv_1_2_fu_637_int_request_array_PK_we0,
        int_request_array_PK_d0 => grp_MPI_Recv_1_2_fu_637_int_request_array_PK_d0,
        int_request_array_PK_q0 => int_request_array_PK_q0,
        int_request_array_MS_address0 => grp_MPI_Recv_1_2_fu_637_int_request_array_MS_address0,
        int_request_array_MS_ce0 => grp_MPI_Recv_1_2_fu_637_int_request_array_MS_ce0,
        int_request_array_MS_we0 => grp_MPI_Recv_1_2_fu_637_int_request_array_MS_we0,
        int_request_array_MS_d0 => grp_MPI_Recv_1_2_fu_637_int_request_array_MS_d0,
        int_request_array_MS_q0 => int_request_array_MS_q0,
        int_request_array_TA_address0 => grp_MPI_Recv_1_2_fu_637_int_request_array_TA_address0,
        int_request_array_TA_ce0 => grp_MPI_Recv_1_2_fu_637_int_request_array_TA_ce0,
        int_request_array_TA_we0 => grp_MPI_Recv_1_2_fu_637_int_request_array_TA_we0,
        int_request_array_TA_d0 => grp_MPI_Recv_1_2_fu_637_int_request_array_TA_d0,
        int_request_array_TA_q0 => int_request_array_TA_q0,
        int_request_array_DA_address0 => grp_MPI_Recv_1_2_fu_637_int_request_array_DA_address0,
        int_request_array_DA_ce0 => grp_MPI_Recv_1_2_fu_637_int_request_array_DA_ce0,
        int_request_array_DA_we0 => grp_MPI_Recv_1_2_fu_637_int_request_array_DA_we0,
        int_request_array_DA_d0 => grp_MPI_Recv_1_2_fu_637_int_request_array_DA_d0,
        int_request_array_DA_q0 => int_request_array_DA_q0,
        int_clr_num_i => int_clr_num,
        int_clr_num_o => grp_MPI_Recv_1_2_fu_637_int_clr_num_o,
        int_clr_num_o_ap_vld => grp_MPI_Recv_1_2_fu_637_int_clr_num_o_ap_vld,
        int_clr2snd_array_SR_address0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_address0,
        int_clr2snd_array_SR_ce0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_ce0,
        int_clr2snd_array_SR_we0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_we0,
        int_clr2snd_array_SR_d0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_d0,
        int_clr2snd_array_SR_q0 => int_clr2snd_array_SR_q0,
        int_clr2snd_array_DE_address0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_address0,
        int_clr2snd_array_DE_ce0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_ce0,
        int_clr2snd_array_DE_we0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_we0,
        int_clr2snd_array_DE_d0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_d0,
        int_clr2snd_array_DE_q0 => int_clr2snd_array_DE_q0,
        int_clr2snd_array_PK_address0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_address0,
        int_clr2snd_array_PK_ce0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_ce0,
        int_clr2snd_array_PK_we0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_we0,
        int_clr2snd_array_PK_d0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_d0,
        int_clr2snd_array_PK_q0 => int_clr2snd_array_PK_q0,
        int_clr2snd_array_MS_address0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_address0,
        int_clr2snd_array_MS_ce0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_ce0,
        int_clr2snd_array_MS_we0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_we0,
        int_clr2snd_array_MS_d0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_d0,
        int_clr2snd_array_MS_q0 => int_clr2snd_array_MS_q0,
        int_clr2snd_array_TA_address0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_address0,
        int_clr2snd_array_TA_ce0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_ce0,
        int_clr2snd_array_TA_we0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_we0,
        int_clr2snd_array_TA_d0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_d0,
        int_clr2snd_array_TA_q0 => int_clr2snd_array_TA_q0,
        int_clr2snd_array_DA_address0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_address0,
        int_clr2snd_array_DA_ce0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_ce0,
        int_clr2snd_array_DA_we0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_we0,
        int_clr2snd_array_DA_d0 => grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_d0,
        int_clr2snd_array_DA_q0 => int_clr2snd_array_DA_q0,
        float_clr_num_i => float_clr_num,
        float_clr_num_o => grp_MPI_Recv_1_2_fu_637_float_clr_num_o,
        float_clr_num_o_ap_vld => grp_MPI_Recv_1_2_fu_637_float_clr_num_o_ap_vld,
        float_clr2snd_array_5_address0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_address0,
        float_clr2snd_array_5_ce0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_ce0,
        float_clr2snd_array_5_we0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_we0,
        float_clr2snd_array_5_d0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_d0,
        float_clr2snd_array_5_q0 => float_clr2snd_array_5_q0,
        float_clr2snd_array_1_address0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_address0,
        float_clr2snd_array_1_ce0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_ce0,
        float_clr2snd_array_1_we0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_we0,
        float_clr2snd_array_1_d0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_d0,
        float_clr2snd_array_1_q0 => float_clr2snd_array_1_q0,
        float_clr2snd_array_4_address0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_address0,
        float_clr2snd_array_4_ce0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_ce0,
        float_clr2snd_array_4_we0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_we0,
        float_clr2snd_array_4_d0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_d0,
        float_clr2snd_array_4_q0 => float_clr2snd_array_4_q0,
        float_clr2snd_array_3_address0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_address0,
        float_clr2snd_array_3_ce0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_ce0,
        float_clr2snd_array_3_we0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_we0,
        float_clr2snd_array_3_d0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_d0,
        float_clr2snd_array_3_q0 => float_clr2snd_array_3_q0,
        float_clr2snd_array_s_address0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_address0,
        float_clr2snd_array_s_ce0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_ce0,
        float_clr2snd_array_s_we0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_we0,
        float_clr2snd_array_s_d0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_d0,
        float_clr2snd_array_s_q0 => float_clr2snd_array_s_q0,
        float_clr2snd_array_6_address0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_address0,
        float_clr2snd_array_6_ce0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_ce0,
        float_clr2snd_array_6_we0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_we0,
        float_clr2snd_array_6_d0 => grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_d0,
        float_clr2snd_array_6_q0 => float_clr2snd_array_6_q0,
        stream_out_V_din => grp_MPI_Recv_1_2_fu_637_stream_out_V_din,
        stream_out_V_full_n => stream_out_V_full_n,
        stream_out_V_write => grp_MPI_Recv_1_2_fu_637_stream_out_V_write,
        ap_return => grp_MPI_Recv_1_2_fu_637_ap_return);

    grp_MPI_Recv_1_1_fu_719 : component MPI_Recv_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MPI_Recv_1_1_fu_719_ap_start,
        ap_done => grp_MPI_Recv_1_1_fu_719_ap_done,
        ap_idle => grp_MPI_Recv_1_1_fu_719_ap_idle,
        ap_ready => grp_MPI_Recv_1_1_fu_719_ap_ready,
        buf_r_address0 => grp_MPI_Recv_1_1_fu_719_buf_r_address0,
        buf_r_ce0 => grp_MPI_Recv_1_1_fu_719_buf_r_ce0,
        buf_r_we0 => grp_MPI_Recv_1_1_fu_719_buf_r_we0,
        buf_r_d0 => grp_MPI_Recv_1_1_fu_719_buf_r_d0,
        buf_r_address1 => grp_MPI_Recv_1_1_fu_719_buf_r_address1,
        buf_r_ce1 => grp_MPI_Recv_1_1_fu_719_buf_r_ce1,
        buf_r_we1 => grp_MPI_Recv_1_1_fu_719_buf_r_we1,
        buf_r_d1 => grp_MPI_Recv_1_1_fu_719_buf_r_d1,
        state_1_i => state_1,
        state_1_o => grp_MPI_Recv_1_1_fu_719_state_1_o,
        state_1_o_ap_vld => grp_MPI_Recv_1_1_fu_719_state_1_o_ap_vld,
        envlp_SRC_V_1_i => envlp_SRC_V_1,
        envlp_SRC_V_1_o => grp_MPI_Recv_1_1_fu_719_envlp_SRC_V_1_o,
        envlp_SRC_V_1_o_ap_vld => grp_MPI_Recv_1_1_fu_719_envlp_SRC_V_1_o_ap_vld,
        float_req_num_i => float_req_num,
        float_req_num_o => grp_MPI_Recv_1_1_fu_719_float_req_num_o,
        float_req_num_o_ap_vld => grp_MPI_Recv_1_1_fu_719_float_req_num_o_ap_vld,
        id_in_V => id_in_V,
        float_request_array_4_address0 => grp_MPI_Recv_1_1_fu_719_float_request_array_4_address0,
        float_request_array_4_ce0 => grp_MPI_Recv_1_1_fu_719_float_request_array_4_ce0,
        float_request_array_4_we0 => grp_MPI_Recv_1_1_fu_719_float_request_array_4_we0,
        float_request_array_4_d0 => grp_MPI_Recv_1_1_fu_719_float_request_array_4_d0,
        float_request_array_4_q0 => float_request_array_4_q0,
        float_request_array_1_address0 => grp_MPI_Recv_1_1_fu_719_float_request_array_1_address0,
        float_request_array_1_ce0 => grp_MPI_Recv_1_1_fu_719_float_request_array_1_ce0,
        float_request_array_1_we0 => grp_MPI_Recv_1_1_fu_719_float_request_array_1_we0,
        float_request_array_1_d0 => grp_MPI_Recv_1_1_fu_719_float_request_array_1_d0,
        float_request_array_1_q0 => float_request_array_1_q0,
        float_request_array_5_address0 => grp_MPI_Recv_1_1_fu_719_float_request_array_5_address0,
        float_request_array_5_ce0 => grp_MPI_Recv_1_1_fu_719_float_request_array_5_ce0,
        float_request_array_5_we0 => grp_MPI_Recv_1_1_fu_719_float_request_array_5_we0,
        float_request_array_5_d0 => grp_MPI_Recv_1_1_fu_719_float_request_array_5_d0,
        float_request_array_5_q0 => float_request_array_5_q0,
        envlp_DEST_V_i => envlp_DEST_V,
        envlp_DEST_V_o => grp_MPI_Recv_1_1_fu_719_envlp_DEST_V_o,
        envlp_DEST_V_o_ap_vld => grp_MPI_Recv_1_1_fu_719_envlp_DEST_V_o_ap_vld,
        float_request_array_3_address0 => grp_MPI_Recv_1_1_fu_719_float_request_array_3_address0,
        float_request_array_3_ce0 => grp_MPI_Recv_1_1_fu_719_float_request_array_3_ce0,
        float_request_array_3_we0 => grp_MPI_Recv_1_1_fu_719_float_request_array_3_we0,
        float_request_array_3_d0 => grp_MPI_Recv_1_1_fu_719_float_request_array_3_d0,
        float_request_array_3_q0 => float_request_array_3_q0,
        envlp_MSG_SIZE_V_1_i => envlp_MSG_SIZE_V_1,
        envlp_MSG_SIZE_V_1_o => grp_MPI_Recv_1_1_fu_719_envlp_MSG_SIZE_V_1_o,
        envlp_MSG_SIZE_V_1_o_ap_vld => grp_MPI_Recv_1_1_fu_719_envlp_MSG_SIZE_V_1_o_ap_vld,
        float_request_array_s_address0 => grp_MPI_Recv_1_1_fu_719_float_request_array_s_address0,
        float_request_array_s_ce0 => grp_MPI_Recv_1_1_fu_719_float_request_array_s_ce0,
        float_request_array_s_we0 => grp_MPI_Recv_1_1_fu_719_float_request_array_s_we0,
        float_request_array_s_d0 => grp_MPI_Recv_1_1_fu_719_float_request_array_s_d0,
        float_request_array_s_q0 => float_request_array_s_q0,
        float_request_array_7_address0 => grp_MPI_Recv_1_1_fu_719_float_request_array_7_address0,
        float_request_array_7_ce0 => grp_MPI_Recv_1_1_fu_719_float_request_array_7_ce0,
        float_request_array_7_we0 => grp_MPI_Recv_1_1_fu_719_float_request_array_7_we0,
        float_request_array_7_d0 => grp_MPI_Recv_1_1_fu_719_float_request_array_7_d0,
        float_request_array_7_q0 => float_request_array_7_q0,
        float_request_array_6_address0 => grp_MPI_Recv_1_1_fu_719_float_request_array_6_address0,
        float_request_array_6_ce0 => grp_MPI_Recv_1_1_fu_719_float_request_array_6_ce0,
        float_request_array_6_we0 => grp_MPI_Recv_1_1_fu_719_float_request_array_6_we0,
        float_request_array_6_d0 => grp_MPI_Recv_1_1_fu_719_float_request_array_6_d0,
        float_request_array_6_q0 => float_request_array_6_q0,
        stream_in_V_dout => stream_in_V_dout,
        stream_in_V_empty_n => stream_in_V_empty_n,
        stream_in_V_read => grp_MPI_Recv_1_1_fu_719_stream_in_V_read,
        int_req_num_i => int_req_num,
        int_req_num_o => grp_MPI_Recv_1_1_fu_719_int_req_num_o,
        int_req_num_o_ap_vld => grp_MPI_Recv_1_1_fu_719_int_req_num_o_ap_vld,
        int_request_array_SR_address0 => grp_MPI_Recv_1_1_fu_719_int_request_array_SR_address0,
        int_request_array_SR_ce0 => grp_MPI_Recv_1_1_fu_719_int_request_array_SR_ce0,
        int_request_array_SR_we0 => grp_MPI_Recv_1_1_fu_719_int_request_array_SR_we0,
        int_request_array_SR_d0 => grp_MPI_Recv_1_1_fu_719_int_request_array_SR_d0,
        int_request_array_SR_q0 => int_request_array_SR_q0,
        int_request_array_DE_address0 => grp_MPI_Recv_1_1_fu_719_int_request_array_DE_address0,
        int_request_array_DE_ce0 => grp_MPI_Recv_1_1_fu_719_int_request_array_DE_ce0,
        int_request_array_DE_we0 => grp_MPI_Recv_1_1_fu_719_int_request_array_DE_we0,
        int_request_array_DE_d0 => grp_MPI_Recv_1_1_fu_719_int_request_array_DE_d0,
        int_request_array_DE_q0 => int_request_array_DE_q0,
        int_request_array_PK_address0 => grp_MPI_Recv_1_1_fu_719_int_request_array_PK_address0,
        int_request_array_PK_ce0 => grp_MPI_Recv_1_1_fu_719_int_request_array_PK_ce0,
        int_request_array_PK_we0 => grp_MPI_Recv_1_1_fu_719_int_request_array_PK_we0,
        int_request_array_PK_d0 => grp_MPI_Recv_1_1_fu_719_int_request_array_PK_d0,
        int_request_array_PK_q0 => int_request_array_PK_q0,
        int_request_array_MS_address0 => grp_MPI_Recv_1_1_fu_719_int_request_array_MS_address0,
        int_request_array_MS_ce0 => grp_MPI_Recv_1_1_fu_719_int_request_array_MS_ce0,
        int_request_array_MS_we0 => grp_MPI_Recv_1_1_fu_719_int_request_array_MS_we0,
        int_request_array_MS_d0 => grp_MPI_Recv_1_1_fu_719_int_request_array_MS_d0,
        int_request_array_MS_q0 => int_request_array_MS_q0,
        int_request_array_TA_address0 => grp_MPI_Recv_1_1_fu_719_int_request_array_TA_address0,
        int_request_array_TA_ce0 => grp_MPI_Recv_1_1_fu_719_int_request_array_TA_ce0,
        int_request_array_TA_we0 => grp_MPI_Recv_1_1_fu_719_int_request_array_TA_we0,
        int_request_array_TA_d0 => grp_MPI_Recv_1_1_fu_719_int_request_array_TA_d0,
        int_request_array_TA_q0 => int_request_array_TA_q0,
        int_request_array_DA_address0 => grp_MPI_Recv_1_1_fu_719_int_request_array_DA_address0,
        int_request_array_DA_ce0 => grp_MPI_Recv_1_1_fu_719_int_request_array_DA_ce0,
        int_request_array_DA_we0 => grp_MPI_Recv_1_1_fu_719_int_request_array_DA_we0,
        int_request_array_DA_d0 => grp_MPI_Recv_1_1_fu_719_int_request_array_DA_d0,
        int_request_array_DA_q0 => int_request_array_DA_q0,
        int_clr_num_i => int_clr_num,
        int_clr_num_o => grp_MPI_Recv_1_1_fu_719_int_clr_num_o,
        int_clr_num_o_ap_vld => grp_MPI_Recv_1_1_fu_719_int_clr_num_o_ap_vld,
        int_clr2snd_array_SR_address0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_address0,
        int_clr2snd_array_SR_ce0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_ce0,
        int_clr2snd_array_SR_we0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_we0,
        int_clr2snd_array_SR_d0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_d0,
        int_clr2snd_array_SR_q0 => int_clr2snd_array_SR_q0,
        int_clr2snd_array_DE_address0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_address0,
        int_clr2snd_array_DE_ce0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_ce0,
        int_clr2snd_array_DE_we0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_we0,
        int_clr2snd_array_DE_d0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_d0,
        int_clr2snd_array_DE_q0 => int_clr2snd_array_DE_q0,
        int_clr2snd_array_PK_address0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_address0,
        int_clr2snd_array_PK_ce0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_ce0,
        int_clr2snd_array_PK_we0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_we0,
        int_clr2snd_array_PK_d0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_d0,
        int_clr2snd_array_PK_q0 => int_clr2snd_array_PK_q0,
        int_clr2snd_array_MS_address0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_address0,
        int_clr2snd_array_MS_ce0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_ce0,
        int_clr2snd_array_MS_we0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_we0,
        int_clr2snd_array_MS_d0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_d0,
        int_clr2snd_array_MS_q0 => int_clr2snd_array_MS_q0,
        int_clr2snd_array_TA_address0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_address0,
        int_clr2snd_array_TA_ce0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_ce0,
        int_clr2snd_array_TA_we0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_we0,
        int_clr2snd_array_TA_d0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_d0,
        int_clr2snd_array_TA_q0 => int_clr2snd_array_TA_q0,
        int_clr2snd_array_DA_address0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_address0,
        int_clr2snd_array_DA_ce0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_ce0,
        int_clr2snd_array_DA_we0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_we0,
        int_clr2snd_array_DA_d0 => grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_d0,
        int_clr2snd_array_DA_q0 => int_clr2snd_array_DA_q0,
        float_clr_num_i => float_clr_num,
        float_clr_num_o => grp_MPI_Recv_1_1_fu_719_float_clr_num_o,
        float_clr_num_o_ap_vld => grp_MPI_Recv_1_1_fu_719_float_clr_num_o_ap_vld,
        float_clr2snd_array_5_address0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_address0,
        float_clr2snd_array_5_ce0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_ce0,
        float_clr2snd_array_5_we0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_we0,
        float_clr2snd_array_5_d0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_d0,
        float_clr2snd_array_5_q0 => float_clr2snd_array_5_q0,
        float_clr2snd_array_1_address0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_address0,
        float_clr2snd_array_1_ce0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_ce0,
        float_clr2snd_array_1_we0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_we0,
        float_clr2snd_array_1_d0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_d0,
        float_clr2snd_array_1_q0 => float_clr2snd_array_1_q0,
        float_clr2snd_array_4_address0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_address0,
        float_clr2snd_array_4_ce0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_ce0,
        float_clr2snd_array_4_we0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_we0,
        float_clr2snd_array_4_d0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_d0,
        float_clr2snd_array_4_q0 => float_clr2snd_array_4_q0,
        float_clr2snd_array_3_address0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_address0,
        float_clr2snd_array_3_ce0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_ce0,
        float_clr2snd_array_3_we0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_we0,
        float_clr2snd_array_3_d0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_d0,
        float_clr2snd_array_3_q0 => float_clr2snd_array_3_q0,
        float_clr2snd_array_s_address0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_address0,
        float_clr2snd_array_s_ce0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_ce0,
        float_clr2snd_array_s_we0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_we0,
        float_clr2snd_array_s_d0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_d0,
        float_clr2snd_array_s_q0 => float_clr2snd_array_s_q0,
        float_clr2snd_array_6_address0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_address0,
        float_clr2snd_array_6_ce0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_ce0,
        float_clr2snd_array_6_we0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_we0,
        float_clr2snd_array_6_d0 => grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_d0,
        float_clr2snd_array_6_q0 => float_clr2snd_array_6_q0,
        stream_out_V_din => grp_MPI_Recv_1_1_fu_719_stream_out_V_din,
        stream_out_V_full_n => stream_out_V_full_n,
        stream_out_V_write => grp_MPI_Recv_1_1_fu_719_stream_out_V_write,
        ap_return => grp_MPI_Recv_1_1_fu_719_ap_return);

    dariusController_Ffa_U192 : component dariusController_Ffa
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => data_mem_info_float_8_reg_1698,
        din1 => data_mem_info_float_9_reg_1703,
        din2 => data_mem_info_float_10_reg_1708,
        din3 => data_mem_info_float_11_reg_1713,
        din4 => x_assign_1_fu_1149_p5,
        dout => x_assign_1_fu_1149_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_MPI_Recv_1_1_fu_719_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MPI_Recv_1_1_fu_719_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_MPI_Recv_1_1_fu_719_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MPI_Recv_1_1_fu_719_ap_ready = ap_const_logic_1)) then 
                    grp_MPI_Recv_1_1_fu_719_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MPI_Recv_1_2210_fu_479_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MPI_Recv_1_2210_fu_479_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_MPI_Recv_1_2210_fu_479_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MPI_Recv_1_2210_fu_479_ap_ready = ap_const_logic_1)) then 
                    grp_MPI_Recv_1_2210_fu_479_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MPI_Recv_1_2211_fu_559_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MPI_Recv_1_2211_fu_559_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_MPI_Recv_1_2211_fu_559_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MPI_Recv_1_2211_fu_559_ap_ready = ap_const_logic_1)) then 
                    grp_MPI_Recv_1_2211_fu_559_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MPI_Recv_1_2_fu_637_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MPI_Recv_1_2_fu_637_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_MPI_Recv_1_2_fu_637_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MPI_Recv_1_2_fu_637_ap_ready = ap_const_logic_1)) then 
                    grp_MPI_Recv_1_2_fu_637_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MPI_Recv_fu_399_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MPI_Recv_fu_399_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_MPI_Recv_fu_399_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MPI_Recv_fu_399_ap_ready = ap_const_logic_1)) then 
                    grp_MPI_Recv_fu_399_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    envlp_DEST_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_envlp_DEST_V_o_ap_vld = ap_const_logic_1))) then 
                envlp_DEST_V <= grp_MPI_Recv_1_1_fu_719_envlp_DEST_V_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_MPI_Recv_1_2_fu_637_envlp_DEST_V_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Recv_1_2_fu_637_envlp_DEST_V_o_ap_vld = ap_const_logic_1)))) then 
                envlp_DEST_V <= grp_MPI_Recv_1_2_fu_637_envlp_DEST_V_o;
            elsif (((grp_MPI_Recv_1_2211_fu_559_envlp_DEST_V_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                envlp_DEST_V <= grp_MPI_Recv_1_2211_fu_559_envlp_DEST_V_o;
            elsif (((grp_MPI_Recv_1_2210_fu_479_envlp_DEST_V_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                envlp_DEST_V <= grp_MPI_Recv_1_2210_fu_479_envlp_DEST_V_o;
            end if; 
        end if;
    end process;

    envlp_MSG_SIZE_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_envlp_MSG_SIZE_V_1_o_ap_vld = ap_const_logic_1))) then 
                envlp_MSG_SIZE_V_1 <= grp_MPI_Recv_1_1_fu_719_envlp_MSG_SIZE_V_1_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_MPI_Recv_1_2_fu_637_envlp_MSG_SIZE_V_1_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Recv_1_2_fu_637_envlp_MSG_SIZE_V_1_o_ap_vld = ap_const_logic_1)))) then 
                envlp_MSG_SIZE_V_1 <= grp_MPI_Recv_1_2_fu_637_envlp_MSG_SIZE_V_1_o;
            elsif (((grp_MPI_Recv_1_2211_fu_559_envlp_MSG_SIZE_V_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                envlp_MSG_SIZE_V_1 <= grp_MPI_Recv_1_2211_fu_559_envlp_MSG_SIZE_V_1_o;
            elsif (((grp_MPI_Recv_1_2210_fu_479_envlp_MSG_SIZE_V_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                envlp_MSG_SIZE_V_1 <= grp_MPI_Recv_1_2210_fu_479_envlp_MSG_SIZE_V_1_o;
            end if; 
        end if;
    end process;

    envlp_SRC_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_envlp_SRC_V_1_o_ap_vld = ap_const_logic_1))) then 
                envlp_SRC_V_1 <= grp_MPI_Recv_1_1_fu_719_envlp_SRC_V_1_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_MPI_Recv_1_2_fu_637_envlp_SRC_V_1_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Recv_1_2_fu_637_envlp_SRC_V_1_o_ap_vld = ap_const_logic_1)))) then 
                envlp_SRC_V_1 <= grp_MPI_Recv_1_2_fu_637_envlp_SRC_V_1_o;
            elsif (((grp_MPI_Recv_1_2211_fu_559_envlp_SRC_V_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                envlp_SRC_V_1 <= grp_MPI_Recv_1_2211_fu_559_envlp_SRC_V_1_o;
            elsif (((grp_MPI_Recv_1_2210_fu_479_envlp_SRC_V_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                envlp_SRC_V_1 <= grp_MPI_Recv_1_2210_fu_479_envlp_SRC_V_1_o;
            end if; 
        end if;
    end process;

    float_clr_num_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_float_clr_num_o_ap_vld = ap_const_logic_1))) then 
                float_clr_num <= grp_MPI_Recv_1_1_fu_719_float_clr_num_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_MPI_Recv_1_2_fu_637_float_clr_num_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Recv_1_2_fu_637_float_clr_num_o_ap_vld = ap_const_logic_1)))) then 
                float_clr_num <= grp_MPI_Recv_1_2_fu_637_float_clr_num_o;
            elsif (((grp_MPI_Recv_1_2211_fu_559_float_clr_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                float_clr_num <= grp_MPI_Recv_1_2211_fu_559_float_clr_num_o;
            elsif (((grp_MPI_Recv_1_2210_fu_479_float_clr_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                float_clr_num <= grp_MPI_Recv_1_2210_fu_479_float_clr_num_o;
            elsif (((grp_MPI_Recv_fu_399_float_clr_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                float_clr_num <= grp_MPI_Recv_fu_399_float_clr_num_o;
            end if; 
        end if;
    end process;

    float_req_num_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_float_req_num_o_ap_vld = ap_const_logic_1))) then 
                float_req_num <= grp_MPI_Recv_1_1_fu_719_float_req_num_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_MPI_Recv_1_2_fu_637_float_req_num_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Recv_1_2_fu_637_float_req_num_o_ap_vld = ap_const_logic_1)))) then 
                float_req_num <= grp_MPI_Recv_1_2_fu_637_float_req_num_o;
            elsif (((grp_MPI_Recv_1_2211_fu_559_float_req_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                float_req_num <= grp_MPI_Recv_1_2211_fu_559_float_req_num_o;
            elsif (((grp_MPI_Recv_1_2210_fu_479_float_req_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                float_req_num <= grp_MPI_Recv_1_2210_fu_479_float_req_num_o;
            elsif (((grp_MPI_Recv_fu_399_float_req_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                float_req_num <= grp_MPI_Recv_fu_399_float_req_num_o;
            end if; 
        end if;
    end process;

    i1_reg_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i1_reg_366 <= i_2_reg_1736;
            elsif (((grp_MPI_Recv_1_2210_fu_479_ap_done = ap_const_logic_1) and (tmp_9_fu_1107_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                i1_reg_366 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i2_reg_377_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MPI_Recv_1_1_fu_719_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_ap_done = ap_const_logic_1))) then 
                i2_reg_377 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                i2_reg_377 <= i_3_reg_1762;
            end if; 
        end if;
    end process;

    i3_reg_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((darius_driver_req_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                i3_reg_388 <= i_4_reg_1843;
            elsif ((not(((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_0) or ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0)))) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                i3_reg_388 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_reg_355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_fu_840_p2 = ap_const_lv1_0) and (grp_MPI_Recv_1_2211_fu_559_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_reg_355 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_reg_355 <= i_1_reg_1619;
            end if; 
        end if;
    end process;

    int_clr_num_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_int_clr_num_o_ap_vld = ap_const_logic_1))) then 
                int_clr_num <= grp_MPI_Recv_1_1_fu_719_int_clr_num_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_MPI_Recv_1_2_fu_637_int_clr_num_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Recv_1_2_fu_637_int_clr_num_o_ap_vld = ap_const_logic_1)))) then 
                int_clr_num <= grp_MPI_Recv_1_2_fu_637_int_clr_num_o;
            elsif (((grp_MPI_Recv_1_2211_fu_559_int_clr_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                int_clr_num <= grp_MPI_Recv_1_2211_fu_559_int_clr_num_o;
            elsif (((grp_MPI_Recv_1_2210_fu_479_int_clr_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                int_clr_num <= grp_MPI_Recv_1_2210_fu_479_int_clr_num_o;
            elsif (((grp_MPI_Recv_fu_399_int_clr_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                int_clr_num <= grp_MPI_Recv_fu_399_int_clr_num_o;
            end if; 
        end if;
    end process;

    int_req_num_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_int_req_num_o_ap_vld = ap_const_logic_1))) then 
                int_req_num <= grp_MPI_Recv_1_1_fu_719_int_req_num_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_MPI_Recv_1_2_fu_637_int_req_num_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Recv_1_2_fu_637_int_req_num_o_ap_vld = ap_const_logic_1)))) then 
                int_req_num <= grp_MPI_Recv_1_2_fu_637_int_req_num_o;
            elsif (((grp_MPI_Recv_1_2211_fu_559_int_req_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                int_req_num <= grp_MPI_Recv_1_2211_fu_559_int_req_num_o;
            elsif (((grp_MPI_Recv_1_2210_fu_479_int_req_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                int_req_num <= grp_MPI_Recv_1_2210_fu_479_int_req_num_o;
            elsif (((grp_MPI_Recv_fu_399_int_req_num_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                int_req_num <= grp_MPI_Recv_fu_399_int_req_num_o;
            end if; 
        end if;
    end process;

    state_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_state_1_o_ap_vld = ap_const_logic_1))) then 
                state_1 <= grp_MPI_Recv_1_1_fu_719_state_1_o;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_MPI_Recv_1_2_fu_637_state_1_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_MPI_Recv_1_2_fu_637_state_1_o_ap_vld = ap_const_logic_1)))) then 
                state_1 <= grp_MPI_Recv_1_2_fu_637_state_1_o;
            elsif (((grp_MPI_Recv_1_2211_fu_559_state_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                state_1 <= grp_MPI_Recv_1_2211_fu_559_state_1_o;
            elsif (((grp_MPI_Recv_1_2210_fu_479_state_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                state_1 <= grp_MPI_Recv_1_2210_fu_479_state_1_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_29_reg_1741 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                data_mem_info_1_1_fu_266 <= p_Val2_18_fu_1294_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_29_reg_1741 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                data_mem_info_1_fu_262 <= p_Val2_18_fu_1294_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MPI_Recv_1_2210_fu_479_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                data_mem_info_float_10_reg_1708 <= grp_MPI_Recv_1_2210_fu_479_ap_return_3;
                data_mem_info_float_11_reg_1713 <= grp_MPI_Recv_1_2210_fu_479_ap_return_4;
                data_mem_info_float_1_fu_250 <= grp_MPI_Recv_1_2210_fu_479_ap_return_2;
                data_mem_info_float_2_fu_254 <= grp_MPI_Recv_1_2210_fu_479_ap_return_3;
                data_mem_info_float_3_fu_258 <= grp_MPI_Recv_1_2210_fu_479_ap_return_4;
                data_mem_info_float_8_reg_1698 <= grp_MPI_Recv_1_2210_fu_479_ap_return_1;
                data_mem_info_float_9_reg_1703 <= grp_MPI_Recv_1_2210_fu_479_ap_return_2;
                data_mem_info_float_s_fu_246 <= grp_MPI_Recv_1_2210_fu_479_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_1_reg_1619 <= i_1_fu_862_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                i_2_reg_1736 <= i_2_fu_1139_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                i_3_reg_1762 <= i_3_fu_1316_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                i_4_reg_1843 <= i_4_fu_1542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (exitcond_fu_1536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                is_0iter_reg_1853 <= is_0iter_fu_1553_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_1133_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                p_Result_1_reg_1745 <= p_Val2_6_fu_1159_p1(31 downto 31);
                p_Val2_8_reg_1750 <= p_Val2_8_fu_1281_p3;
                tmp_29_reg_1741 <= tmp_29_fu_1145_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                p_Result_2_reg_1787 <= p_Val2_s_fu_1327_p1(31 downto 31);
                p_Val2_14_reg_1792 <= p_Val2_14_fu_1449_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_856_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_Result_s_reg_1630 <= p_Val2_1_fu_878_p1(31 downto 31);
                p_Val2_3_reg_1635 <= p_Val2_3_fu_1000_p3;
                tmp_1_reg_1624 <= tmp_1_fu_868_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                parameter_mem_info_1_1_fu_242 <= parameter_mem_info_1_6_fu_1047_p3;
                parameter_mem_info_1_fu_238 <= parameter_mem_info_1_7_fu_1054_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MPI_Recv_1_2211_fu_559_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                parameter_mem_info_f_1_fu_222 <= grp_MPI_Recv_1_2211_fu_559_ap_return_2;
                parameter_mem_info_f_4_reg_1591 <= grp_MPI_Recv_1_2211_fu_559_ap_return_1;
                parameter_mem_info_f_5_reg_1596 <= grp_MPI_Recv_1_2211_fu_559_ap_return_2;
                parameter_mem_info_f_fu_218 <= grp_MPI_Recv_1_2211_fu_559_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                prev_rank_1_cast_cas_reg_1827 <= prev_rank_1_cast_cas_fu_1527_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                prev_rank_1_reg_1798 <= prev_rank_1_fu_1485_p3;
                    tmp_15_reg_1809(61 downto 0) <= tmp_15_fu_1507_p1(61 downto 0);
                tmp_17_reg_1814 <= data_mem_info_1_1_fu_266(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    rank_cast_reg_1576(15 downto 0) <= rank_cast_fu_816_p1(15 downto 0);
                    rank_reg_1571(15 downto 0) <= rank_fu_812_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state17))) then
                reg_802 <= darius_info_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_1310_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    tmp_18_reg_1767(2 downto 0) <= tmp_18_fu_1322_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_856_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    tmp_4_reg_1641(61 downto 0) <= tmp_4_fu_1022_p1(61 downto 0);
                tmp_6_reg_1646 <= parameter_mem_info_1_1_fu_242(31 downto 2);
            end if;
        end if;
    end process;
    rank_reg_1571(31 downto 16) <= "0000000000000000";
    rank_cast_reg_1576(16) <= '0';
    tmp_4_reg_1641(63 downto 62) <= "00";
    tmp_18_reg_1767(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    tmp_15_reg_1809(63 downto 62) <= "00";

    ap_NS_fsm_assign_proc : process (darius_driver_req_full_n, ap_CS_fsm, ap_CS_fsm_state3, grp_MPI_Recv_1_2211_fu_559_ap_done, ap_CS_fsm_state4, exitcond3_fu_856_p2, ap_CS_fsm_state9, grp_MPI_Recv_1_2210_fu_479_ap_done, ap_CS_fsm_state10, exitcond2_fu_1133_p2, ap_CS_fsm_state14, exitcond1_fu_1310_p2, ap_CS_fsm_state22, grp_MPI_Recv_1_2_fu_637_ap_return, grp_MPI_Recv_1_2_fu_637_ap_done, ap_CS_fsm_state23, exitcond_fu_1536_p2, grp_MPI_Recv_fu_399_ap_done, grp_MPI_Recv_fu_399_ap_return, grp_MPI_Recv_1_1_fu_719_ap_done, grp_MPI_Recv_1_1_fu_719_ap_return, tmp_s_fu_840_p2, tmp_9_fu_1107_p2, ap_CS_fsm_state13, ap_CS_fsm_state25, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((tmp_s_fu_840_p2 = ap_const_lv1_0) and (grp_MPI_Recv_1_2211_fu_559_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((tmp_s_fu_840_p2 = ap_const_lv1_1) and (grp_MPI_Recv_1_2211_fu_559_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((exitcond3_fu_856_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_1) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_1) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_MPI_Recv_1_2210_fu_479_ap_done = ap_const_logic_1) and (tmp_9_fu_1107_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((grp_MPI_Recv_1_2210_fu_479_ap_done = ap_const_logic_1) and (tmp_9_fu_1107_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((exitcond2_fu_1133_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_MPI_Recv_1_1_fu_719_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif (((grp_MPI_Recv_1_1_fu_719_ap_return = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (grp_MPI_Recv_1_1_fu_719_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((exitcond1_fu_1310_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_MPI_Recv_fu_399_ap_done = ap_const_logic_1) and (grp_MPI_Recv_fu_399_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                elsif (((grp_MPI_Recv_fu_399_ap_done = ap_const_logic_1) and (grp_MPI_Recv_fu_399_ap_return = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if ((not(((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_0) or ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0)))) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                elsif ((not(((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_0) or ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0)))) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if ((not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (exitcond_fu_1536_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                elsif ((not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (exitcond_fu_1536_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((darius_driver_req_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state22_assign_proc : process(darius_driver_req_full_n, grp_MPI_Recv_1_2_fu_637_ap_return)
    begin
                ap_block_state22 <= ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0));
    end process;


    ap_block_state22_ignore_call0_assign_proc : process(darius_driver_req_full_n, grp_MPI_Recv_1_2_fu_637_ap_return)
    begin
                ap_block_state22_ignore_call0 <= ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0));
    end process;


    ap_block_state23_assign_proc : process(darius_driver_req_full_n, exitcond_fu_1536_p2)
    begin
                ap_block_state23 <= ((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0));
    end process;


    cumulative_cycle_cou_address0_assign_proc : process(ap_CS_fsm_state20, grp_MPI_Recv_fu_399_buf_r_address0, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            cumulative_cycle_cou_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            cumulative_cycle_cou_address0 <= grp_MPI_Recv_fu_399_buf_r_address0;
        else 
            cumulative_cycle_cou_address0 <= "X";
        end if; 
    end process;


    cumulative_cycle_cou_ce0_assign_proc : process(ap_CS_fsm_state20, grp_MPI_Recv_fu_399_buf_r_ce0, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            cumulative_cycle_cou_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            cumulative_cycle_cou_ce0 <= grp_MPI_Recv_fu_399_buf_r_ce0;
        else 
            cumulative_cycle_cou_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cumulative_cycle_cou_d0_assign_proc : process(ap_CS_fsm_state20, grp_MPI_Recv_fu_399_buf_r_d0, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            cumulative_cycle_cou_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            cumulative_cycle_cou_d0 <= grp_MPI_Recv_fu_399_buf_r_d0;
        else 
            cumulative_cycle_cou_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    cumulative_cycle_cou_we0_assign_proc : process(ap_CS_fsm_state20, grp_MPI_Recv_fu_399_buf_r_we0, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            cumulative_cycle_cou_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            cumulative_cycle_cou_we0 <= grp_MPI_Recv_fu_399_buf_r_we0;
        else 
            cumulative_cycle_cou_we0 <= ap_const_logic_0;
        end if; 
    end process;


    darius_driver_address_assign_proc : process(darius_driver_req_full_n, ap_CS_fsm_state22, grp_MPI_Recv_1_2_fu_637_ap_return, grp_MPI_Recv_1_2_fu_637_ap_done, ap_CS_fsm_state23, exitcond_fu_1536_p2, is_0iter_reg_1853, ap_CS_fsm_state25)
    begin
        if (((darius_driver_req_full_n = ap_const_logic_1) and (is_0iter_reg_1853 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            darius_driver_address <= ap_const_lv64_1C(32 - 1 downto 0);
        elsif ((not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (exitcond_fu_1536_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            darius_driver_address <= ap_const_lv32_0;
        elsif ((not(((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_0) or ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0)))) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            darius_driver_address <= ap_const_lv64_18(32 - 1 downto 0);
        else 
            darius_driver_address <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    darius_driver_dataout_assign_proc : process(darius_driver_req_full_n, reg_802, ap_CS_fsm_state22, grp_MPI_Recv_1_2_fu_637_ap_return, grp_MPI_Recv_1_2_fu_637_ap_done, ap_CS_fsm_state23, exitcond_fu_1536_p2, ap_CS_fsm_state25)
    begin
        if ((not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (exitcond_fu_1536_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            darius_driver_dataout <= ap_const_lv32_1;
        elsif (((not(((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_0) or ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0)))) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((darius_driver_req_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            darius_driver_dataout <= reg_802;
        else 
            darius_driver_dataout <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    darius_driver_req_din_assign_proc : process(darius_driver_req_full_n, ap_CS_fsm_state22, grp_MPI_Recv_1_2_fu_637_ap_return, grp_MPI_Recv_1_2_fu_637_ap_done, ap_CS_fsm_state23, exitcond_fu_1536_p2, is_0iter_reg_1853, ap_CS_fsm_state25)
    begin
        if (((not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (exitcond_fu_1536_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or (not(((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_0) or ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0)))) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((darius_driver_req_full_n = ap_const_logic_1) and (is_0iter_reg_1853 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((darius_driver_req_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            darius_driver_req_din <= ap_const_logic_1;
        else 
            darius_driver_req_din <= ap_const_logic_0;
        end if; 
    end process;


    darius_driver_req_write_assign_proc : process(darius_driver_req_full_n, ap_CS_fsm_state22, grp_MPI_Recv_1_2_fu_637_ap_return, grp_MPI_Recv_1_2_fu_637_ap_done, ap_CS_fsm_state23, exitcond_fu_1536_p2, is_0iter_reg_1853, ap_CS_fsm_state25)
    begin
        if (((not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (exitcond_fu_1536_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or (not(((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_0) or ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0)))) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((darius_driver_req_full_n = ap_const_logic_1) and (is_0iter_reg_1853 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((darius_driver_req_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            darius_driver_req_write <= ap_const_logic_1;
        else 
            darius_driver_req_write <= ap_const_logic_0;
        end if; 
    end process;

    darius_driver_rsp_read <= ap_const_logic_0;

    darius_driver_size_assign_proc : process(darius_driver_req_full_n, ap_CS_fsm_state22, grp_MPI_Recv_1_2_fu_637_ap_return, grp_MPI_Recv_1_2_fu_637_ap_done, ap_CS_fsm_state23, exitcond_fu_1536_p2, is_0iter_reg_1853, ap_CS_fsm_state25)
    begin
        if (((darius_driver_req_full_n = ap_const_logic_1) and (is_0iter_reg_1853 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            darius_driver_size <= ap_const_lv32_6;
        elsif (((not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (exitcond_fu_1536_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or (not(((grp_MPI_Recv_1_2_fu_637_ap_done = ap_const_logic_0) or ((grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0)))) and (grp_MPI_Recv_1_2_fu_637_ap_return = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22)))) then 
            darius_driver_size <= ap_const_lv32_1;
        else 
            darius_driver_size <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    darius_info_address0_assign_proc : process(ap_CS_fsm_state14, tmp_18_reg_1767, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            darius_info_address0 <= tmp_18_reg_1767(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            darius_info_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        else 
            darius_info_address0 <= "XXX";
        end if; 
    end process;


    darius_info_address1_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state23, tmp_24_fu_1548_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            darius_info_address1 <= tmp_24_fu_1548_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            darius_info_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            darius_info_address1 <= "XXX";
        end if; 
    end process;


    darius_info_ce0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            darius_info_ce0 <= ap_const_logic_1;
        else 
            darius_info_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    darius_info_ce1_assign_proc : process(darius_driver_req_full_n, ap_CS_fsm_state14, ap_CS_fsm_state23, exitcond_fu_1536_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (not(((exitcond_fu_1536_p2 = ap_const_lv1_1) and (darius_driver_req_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23)))) then 
            darius_info_ce1 <= ap_const_logic_1;
        else 
            darius_info_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    darius_info_d0 <= 
        p_Val2_i_i_i2_fu_1457_p2 when (p_Result_2_reg_1787(0) = '1') else 
        p_Val2_14_reg_1792;

    darius_info_float_address0_assign_proc : process(ap_CS_fsm_state14, tmp_18_fu_1322_p1, grp_MPI_Recv_1_1_fu_719_buf_r_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            darius_info_float_address0 <= tmp_18_fu_1322_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            darius_info_float_address0 <= grp_MPI_Recv_1_1_fu_719_buf_r_address0;
        else 
            darius_info_float_address0 <= "XXX";
        end if; 
    end process;


    darius_info_float_ce0_assign_proc : process(ap_CS_fsm_state14, grp_MPI_Recv_1_1_fu_719_buf_r_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            darius_info_float_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            darius_info_float_ce0 <= grp_MPI_Recv_1_1_fu_719_buf_r_ce0;
        else 
            darius_info_float_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    darius_info_float_ce1_assign_proc : process(grp_MPI_Recv_1_1_fu_719_buf_r_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            darius_info_float_ce1 <= grp_MPI_Recv_1_1_fu_719_buf_r_ce1;
        else 
            darius_info_float_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    darius_info_float_we0_assign_proc : process(grp_MPI_Recv_1_1_fu_719_buf_r_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            darius_info_float_we0 <= grp_MPI_Recv_1_1_fu_719_buf_r_we0;
        else 
            darius_info_float_we0 <= ap_const_logic_0;
        end if; 
    end process;


    darius_info_float_we1_assign_proc : process(grp_MPI_Recv_1_1_fu_719_buf_r_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            darius_info_float_we1 <= grp_MPI_Recv_1_1_fu_719_buf_r_we1;
        else 
            darius_info_float_we1 <= ap_const_logic_0;
        end if; 
    end process;


    darius_info_we0_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            darius_info_we0 <= ap_const_logic_1;
        else 
            darius_info_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_1310_p2 <= "1" when (i2_reg_377 = ap_const_lv3_7) else "0";
    exitcond2_fu_1133_p2 <= "1" when (i1_reg_366 = ap_const_lv3_4) else "0";
    exitcond3_fu_856_p2 <= "1" when (i_reg_355 = ap_const_lv2_2) else "0";
    exitcond_fu_1536_p2 <= "1" when (i3_reg_388 = ap_const_lv3_6) else "0";

    float_clr2snd_array_1_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_1_address0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_address0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_address0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_address0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_1_address0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_1_address0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_1_address0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_1_address0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_1_address0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_1_address0;
        else 
            float_clr2snd_array_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_1_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_1_ce0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_ce0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_ce0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_ce0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_1_ce0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_1_ce0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_1_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_1_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_1_ce0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_1_ce0;
        else 
            float_clr2snd_array_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_1_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_1_d0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_d0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_d0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_d0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_1_d0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_1_d0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_1_d0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_1_d0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_1_d0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_1_d0;
        else 
            float_clr2snd_array_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_1_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_1_we0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_we0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_we0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_we0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_1_we0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_1_we0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_1_we0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_1_we0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_1_we0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_1_we0;
        else 
            float_clr2snd_array_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_3_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_3_address0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_address0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_address0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_address0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_3_address0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_3_address0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_3_address0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_3_address0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_3_address0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_3_address0;
        else 
            float_clr2snd_array_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_3_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_3_ce0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_ce0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_ce0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_ce0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_3_ce0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_3_ce0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_3_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_3_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_3_ce0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_3_ce0;
        else 
            float_clr2snd_array_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_3_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_3_d0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_d0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_d0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_d0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_3_d0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_3_d0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_3_d0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_3_d0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_3_d0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_3_d0;
        else 
            float_clr2snd_array_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_3_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_3_we0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_we0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_we0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_we0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_3_we0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_3_we0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_3_we0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_3_we0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_3_we0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_3_we0;
        else 
            float_clr2snd_array_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_4_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_4_address0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_address0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_address0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_address0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_4_address0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_4_address0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_4_address0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_4_address0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_4_address0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_4_address0;
        else 
            float_clr2snd_array_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_4_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_4_ce0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_ce0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_ce0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_ce0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_4_ce0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_4_ce0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_4_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_4_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_4_ce0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_4_ce0;
        else 
            float_clr2snd_array_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_4_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_4_d0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_d0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_d0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_d0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_4_d0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_4_d0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_4_d0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_4_d0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_4_d0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_4_d0;
        else 
            float_clr2snd_array_4_d0 <= "X";
        end if; 
    end process;


    float_clr2snd_array_4_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_4_we0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_we0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_we0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_we0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_4_we0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_4_we0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_4_we0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_4_we0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_4_we0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_4_we0;
        else 
            float_clr2snd_array_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_5_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_5_address0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_address0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_address0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_address0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_5_address0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_5_address0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_5_address0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_5_address0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_5_address0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_5_address0;
        else 
            float_clr2snd_array_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_5_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_5_ce0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_ce0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_ce0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_ce0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_5_ce0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_5_ce0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_5_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_5_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_5_ce0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_5_ce0;
        else 
            float_clr2snd_array_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_5_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_5_d0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_d0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_d0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_d0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_5_d0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_5_d0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_5_d0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_5_d0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_5_d0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_5_d0;
        else 
            float_clr2snd_array_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_5_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_5_we0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_we0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_we0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_we0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_5_we0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_5_we0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_5_we0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_5_we0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_5_we0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_5_we0;
        else 
            float_clr2snd_array_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_6_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_6_address0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_address0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_address0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_address0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_6_address0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_6_address0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_6_address0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_6_address0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_6_address0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_6_address0;
        else 
            float_clr2snd_array_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_6_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_6_ce0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_ce0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_ce0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_ce0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_6_ce0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_6_ce0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_6_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_6_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_6_ce0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_6_ce0;
        else 
            float_clr2snd_array_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_6_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_6_d0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_d0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_d0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_d0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_6_d0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_6_d0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_6_d0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_6_d0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_6_d0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_6_d0;
        else 
            float_clr2snd_array_6_d0 <= "XXXX";
        end if; 
    end process;


    float_clr2snd_array_6_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_6_we0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_we0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_we0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_we0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_6_we0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_6_we0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_6_we0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_6_we0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_6_we0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_6_we0;
        else 
            float_clr2snd_array_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_s_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_s_address0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_address0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_address0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_address0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_s_address0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_s_address0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_s_address0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_s_address0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_s_address0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_s_address0;
        else 
            float_clr2snd_array_s_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_s_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_s_ce0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_ce0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_ce0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_ce0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_s_ce0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_s_ce0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_s_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_s_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_s_ce0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_s_ce0;
        else 
            float_clr2snd_array_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_clr2snd_array_s_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_s_d0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_d0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_d0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_d0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_s_d0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_s_d0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_s_d0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_s_d0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_s_d0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_s_d0;
        else 
            float_clr2snd_array_s_d0 <= "XXXXXXXX";
        end if; 
    end process;


    float_clr2snd_array_s_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_clr2snd_array_s_we0, grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_we0, grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_we0, grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_we0, grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_clr2snd_array_s_we0 <= grp_MPI_Recv_1_1_fu_719_float_clr2snd_array_s_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_clr2snd_array_s_we0 <= grp_MPI_Recv_1_2_fu_637_float_clr2snd_array_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_clr2snd_array_s_we0 <= grp_MPI_Recv_1_2211_fu_559_float_clr2snd_array_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_clr2snd_array_s_we0 <= grp_MPI_Recv_1_2210_fu_479_float_clr2snd_array_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_clr2snd_array_s_we0 <= grp_MPI_Recv_fu_399_float_clr2snd_array_s_we0;
        else 
            float_clr2snd_array_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_1_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_1_address0, grp_MPI_Recv_1_2210_fu_479_float_request_array_1_address0, grp_MPI_Recv_1_2211_fu_559_float_request_array_1_address0, grp_MPI_Recv_1_2_fu_637_float_request_array_1_address0, grp_MPI_Recv_1_1_fu_719_float_request_array_1_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_1_address0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_1_address0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_1_address0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_1_address0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_1_address0 <= grp_MPI_Recv_fu_399_float_request_array_1_address0;
        else 
            float_request_array_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_1_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_1_ce0, grp_MPI_Recv_1_2210_fu_479_float_request_array_1_ce0, grp_MPI_Recv_1_2211_fu_559_float_request_array_1_ce0, grp_MPI_Recv_1_2_fu_637_float_request_array_1_ce0, grp_MPI_Recv_1_1_fu_719_float_request_array_1_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_1_ce0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_1_ce0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_1_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_1_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_1_ce0 <= grp_MPI_Recv_fu_399_float_request_array_1_ce0;
        else 
            float_request_array_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_1_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_1_d0, grp_MPI_Recv_1_2210_fu_479_float_request_array_1_d0, grp_MPI_Recv_1_2211_fu_559_float_request_array_1_d0, grp_MPI_Recv_1_2_fu_637_float_request_array_1_d0, grp_MPI_Recv_1_1_fu_719_float_request_array_1_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_1_d0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_1_d0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_1_d0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_1_d0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_1_d0 <= grp_MPI_Recv_fu_399_float_request_array_1_d0;
        else 
            float_request_array_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    float_request_array_1_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_1_we0, grp_MPI_Recv_1_2210_fu_479_float_request_array_1_we0, grp_MPI_Recv_1_2211_fu_559_float_request_array_1_we0, grp_MPI_Recv_1_2_fu_637_float_request_array_1_we0, grp_MPI_Recv_1_1_fu_719_float_request_array_1_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_1_we0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_1_we0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_1_we0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_1_we0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_1_we0 <= grp_MPI_Recv_fu_399_float_request_array_1_we0;
        else 
            float_request_array_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_3_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_3_address0, grp_MPI_Recv_1_2210_fu_479_float_request_array_3_address0, grp_MPI_Recv_1_2211_fu_559_float_request_array_3_address0, grp_MPI_Recv_1_2_fu_637_float_request_array_3_address0, grp_MPI_Recv_1_1_fu_719_float_request_array_3_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_3_address0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_3_address0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_3_address0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_3_address0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_3_address0 <= grp_MPI_Recv_fu_399_float_request_array_3_address0;
        else 
            float_request_array_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_3_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_3_ce0, grp_MPI_Recv_1_2210_fu_479_float_request_array_3_ce0, grp_MPI_Recv_1_2211_fu_559_float_request_array_3_ce0, grp_MPI_Recv_1_2_fu_637_float_request_array_3_ce0, grp_MPI_Recv_1_1_fu_719_float_request_array_3_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_3_ce0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_3_ce0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_3_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_3_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_3_ce0 <= grp_MPI_Recv_fu_399_float_request_array_3_ce0;
        else 
            float_request_array_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_3_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_3_d0, grp_MPI_Recv_1_2210_fu_479_float_request_array_3_d0, grp_MPI_Recv_1_2211_fu_559_float_request_array_3_d0, grp_MPI_Recv_1_2_fu_637_float_request_array_3_d0, grp_MPI_Recv_1_1_fu_719_float_request_array_3_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_3_d0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_3_d0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_3_d0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_3_d0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_3_d0 <= grp_MPI_Recv_fu_399_float_request_array_3_d0;
        else 
            float_request_array_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    float_request_array_3_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_3_we0, grp_MPI_Recv_1_2210_fu_479_float_request_array_3_we0, grp_MPI_Recv_1_2211_fu_559_float_request_array_3_we0, grp_MPI_Recv_1_2_fu_637_float_request_array_3_we0, grp_MPI_Recv_1_1_fu_719_float_request_array_3_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_3_we0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_3_we0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_3_we0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_3_we0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_3_we0 <= grp_MPI_Recv_fu_399_float_request_array_3_we0;
        else 
            float_request_array_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_4_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_4_address0, grp_MPI_Recv_1_2210_fu_479_float_request_array_4_address0, grp_MPI_Recv_1_2211_fu_559_float_request_array_4_address0, grp_MPI_Recv_1_2_fu_637_float_request_array_4_address0, grp_MPI_Recv_1_1_fu_719_float_request_array_4_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_4_address0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_4_address0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_4_address0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_4_address0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_4_address0 <= grp_MPI_Recv_fu_399_float_request_array_4_address0;
        else 
            float_request_array_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_4_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_4_ce0, grp_MPI_Recv_1_2210_fu_479_float_request_array_4_ce0, grp_MPI_Recv_1_2211_fu_559_float_request_array_4_ce0, grp_MPI_Recv_1_2_fu_637_float_request_array_4_ce0, grp_MPI_Recv_1_1_fu_719_float_request_array_4_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_4_ce0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_4_ce0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_4_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_4_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_4_ce0 <= grp_MPI_Recv_fu_399_float_request_array_4_ce0;
        else 
            float_request_array_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_4_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_4_d0, grp_MPI_Recv_1_2210_fu_479_float_request_array_4_d0, grp_MPI_Recv_1_2211_fu_559_float_request_array_4_d0, grp_MPI_Recv_1_2_fu_637_float_request_array_4_d0, grp_MPI_Recv_1_1_fu_719_float_request_array_4_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_4_d0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_4_d0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_4_d0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_4_d0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_4_d0 <= grp_MPI_Recv_fu_399_float_request_array_4_d0;
        else 
            float_request_array_4_d0 <= "XXXXXXXX";
        end if; 
    end process;


    float_request_array_4_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_4_we0, grp_MPI_Recv_1_2210_fu_479_float_request_array_4_we0, grp_MPI_Recv_1_2211_fu_559_float_request_array_4_we0, grp_MPI_Recv_1_2_fu_637_float_request_array_4_we0, grp_MPI_Recv_1_1_fu_719_float_request_array_4_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_4_we0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_4_we0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_4_we0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_4_we0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_4_we0 <= grp_MPI_Recv_fu_399_float_request_array_4_we0;
        else 
            float_request_array_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_5_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_5_address0, grp_MPI_Recv_1_2210_fu_479_float_request_array_5_address0, grp_MPI_Recv_1_2211_fu_559_float_request_array_5_address0, grp_MPI_Recv_1_2_fu_637_float_request_array_5_address0, grp_MPI_Recv_1_1_fu_719_float_request_array_5_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_5_address0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_5_address0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_5_address0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_5_address0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_5_address0 <= grp_MPI_Recv_fu_399_float_request_array_5_address0;
        else 
            float_request_array_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_5_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_5_ce0, grp_MPI_Recv_1_2210_fu_479_float_request_array_5_ce0, grp_MPI_Recv_1_2211_fu_559_float_request_array_5_ce0, grp_MPI_Recv_1_2_fu_637_float_request_array_5_ce0, grp_MPI_Recv_1_1_fu_719_float_request_array_5_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_5_ce0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_5_ce0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_5_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_5_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_5_ce0 <= grp_MPI_Recv_fu_399_float_request_array_5_ce0;
        else 
            float_request_array_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_5_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_5_d0, grp_MPI_Recv_1_2210_fu_479_float_request_array_5_d0, grp_MPI_Recv_1_2211_fu_559_float_request_array_5_d0, grp_MPI_Recv_1_2_fu_637_float_request_array_5_d0, grp_MPI_Recv_1_1_fu_719_float_request_array_5_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_5_d0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_5_d0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_5_d0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_5_d0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_5_d0 <= grp_MPI_Recv_fu_399_float_request_array_5_d0;
        else 
            float_request_array_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    float_request_array_5_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_5_we0, grp_MPI_Recv_1_2210_fu_479_float_request_array_5_we0, grp_MPI_Recv_1_2211_fu_559_float_request_array_5_we0, grp_MPI_Recv_1_2_fu_637_float_request_array_5_we0, grp_MPI_Recv_1_1_fu_719_float_request_array_5_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_5_we0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_5_we0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_5_we0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_5_we0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_5_we0 <= grp_MPI_Recv_fu_399_float_request_array_5_we0;
        else 
            float_request_array_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_6_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_1_2210_fu_479_float_request_array_6_address0, grp_MPI_Recv_1_2211_fu_559_float_request_array_6_address0, grp_MPI_Recv_1_2_fu_637_float_request_array_6_address0, grp_MPI_Recv_1_1_fu_719_float_request_array_6_address0, ap_CS_fsm_state13, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_6_address0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_6_address0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_6_address0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_6_address0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_6_address0;
        else 
            float_request_array_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_6_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_1_2210_fu_479_float_request_array_6_ce0, grp_MPI_Recv_1_2211_fu_559_float_request_array_6_ce0, grp_MPI_Recv_1_2_fu_637_float_request_array_6_ce0, grp_MPI_Recv_1_1_fu_719_float_request_array_6_ce0, ap_CS_fsm_state13, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_6_ce0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_6_ce0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_6_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_6_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_6_ce0;
        else 
            float_request_array_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_6_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_1_2210_fu_479_float_request_array_6_d0, grp_MPI_Recv_1_2211_fu_559_float_request_array_6_d0, grp_MPI_Recv_1_2_fu_637_float_request_array_6_d0, grp_MPI_Recv_1_1_fu_719_float_request_array_6_d0, ap_CS_fsm_state13, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_6_d0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_6_d0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_6_d0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_6_d0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_6_d0;
        else 
            float_request_array_6_d0 <= "XXXX";
        end if; 
    end process;


    float_request_array_6_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_1_2210_fu_479_float_request_array_6_we0, grp_MPI_Recv_1_2211_fu_559_float_request_array_6_we0, grp_MPI_Recv_1_2_fu_637_float_request_array_6_we0, grp_MPI_Recv_1_1_fu_719_float_request_array_6_we0, ap_CS_fsm_state13, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_6_we0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_6_we0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_6_we0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_6_we0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_6_we0;
        else 
            float_request_array_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_7_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_7_address0, grp_MPI_Recv_1_2210_fu_479_float_request_array_7_address0, grp_MPI_Recv_1_2211_fu_559_float_request_array_7_address0, grp_MPI_Recv_1_2_fu_637_float_request_array_7_address0, grp_MPI_Recv_1_1_fu_719_float_request_array_7_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_7_address0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_7_address0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_7_address0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_7_address0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_7_address0 <= grp_MPI_Recv_fu_399_float_request_array_7_address0;
        else 
            float_request_array_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_7_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_7_ce0, grp_MPI_Recv_1_2210_fu_479_float_request_array_7_ce0, grp_MPI_Recv_1_2211_fu_559_float_request_array_7_ce0, grp_MPI_Recv_1_2_fu_637_float_request_array_7_ce0, grp_MPI_Recv_1_1_fu_719_float_request_array_7_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_7_ce0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_7_ce0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_7_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_7_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_7_ce0 <= grp_MPI_Recv_fu_399_float_request_array_7_ce0;
        else 
            float_request_array_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_7_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_7_d0, grp_MPI_Recv_1_2210_fu_479_float_request_array_7_d0, grp_MPI_Recv_1_2211_fu_559_float_request_array_7_d0, grp_MPI_Recv_1_2_fu_637_float_request_array_7_d0, grp_MPI_Recv_1_1_fu_719_float_request_array_7_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_7_d0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_7_d0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_7_d0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_7_d0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_7_d0 <= grp_MPI_Recv_fu_399_float_request_array_7_d0;
        else 
            float_request_array_7_d0 <= "XXXX";
        end if; 
    end process;


    float_request_array_7_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_7_we0, grp_MPI_Recv_1_2210_fu_479_float_request_array_7_we0, grp_MPI_Recv_1_2211_fu_559_float_request_array_7_we0, grp_MPI_Recv_1_2_fu_637_float_request_array_7_we0, grp_MPI_Recv_1_1_fu_719_float_request_array_7_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_7_we0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_7_we0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_7_we0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_7_we0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_7_we0 <= grp_MPI_Recv_fu_399_float_request_array_7_we0;
        else 
            float_request_array_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_s_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_s_address0, grp_MPI_Recv_1_2210_fu_479_float_request_array_s_address0, grp_MPI_Recv_1_2211_fu_559_float_request_array_s_address0, grp_MPI_Recv_1_2_fu_637_float_request_array_s_address0, grp_MPI_Recv_1_1_fu_719_float_request_array_s_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_s_address0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_s_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_s_address0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_s_address0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_s_address0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_s_address0 <= grp_MPI_Recv_fu_399_float_request_array_s_address0;
        else 
            float_request_array_s_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    float_request_array_s_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_s_ce0, grp_MPI_Recv_1_2210_fu_479_float_request_array_s_ce0, grp_MPI_Recv_1_2211_fu_559_float_request_array_s_ce0, grp_MPI_Recv_1_2_fu_637_float_request_array_s_ce0, grp_MPI_Recv_1_1_fu_719_float_request_array_s_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_s_ce0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_s_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_s_ce0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_s_ce0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_s_ce0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_s_ce0 <= grp_MPI_Recv_fu_399_float_request_array_s_ce0;
        else 
            float_request_array_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    float_request_array_s_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_s_d0, grp_MPI_Recv_1_2210_fu_479_float_request_array_s_d0, grp_MPI_Recv_1_2211_fu_559_float_request_array_s_d0, grp_MPI_Recv_1_2_fu_637_float_request_array_s_d0, grp_MPI_Recv_1_1_fu_719_float_request_array_s_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_s_d0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_s_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_s_d0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_s_d0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_s_d0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_s_d0 <= grp_MPI_Recv_fu_399_float_request_array_s_d0;
        else 
            float_request_array_s_d0 <= "XXXXXXXX";
        end if; 
    end process;


    float_request_array_s_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_float_request_array_s_we0, grp_MPI_Recv_1_2210_fu_479_float_request_array_s_we0, grp_MPI_Recv_1_2211_fu_559_float_request_array_s_we0, grp_MPI_Recv_1_2_fu_637_float_request_array_s_we0, grp_MPI_Recv_1_1_fu_719_float_request_array_s_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            float_request_array_s_we0 <= grp_MPI_Recv_1_1_fu_719_float_request_array_s_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            float_request_array_s_we0 <= grp_MPI_Recv_1_2_fu_637_float_request_array_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            float_request_array_s_we0 <= grp_MPI_Recv_1_2211_fu_559_float_request_array_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            float_request_array_s_we0 <= grp_MPI_Recv_1_2210_fu_479_float_request_array_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            float_request_array_s_we0 <= grp_MPI_Recv_fu_399_float_request_array_s_we0;
        else 
            float_request_array_s_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_MPI_Recv_1_1_fu_719_ap_start <= grp_MPI_Recv_1_1_fu_719_ap_start_reg;
    grp_MPI_Recv_1_2210_fu_479_ap_start <= grp_MPI_Recv_1_2210_fu_479_ap_start_reg;
    grp_MPI_Recv_1_2211_fu_559_ap_start <= grp_MPI_Recv_1_2211_fu_559_ap_start_reg;
    grp_MPI_Recv_1_2_fu_637_ap_start <= grp_MPI_Recv_1_2_fu_637_ap_start_reg;

    grp_MPI_Recv_1_2_fu_637_buf_offset_assign_proc : process(tmp_4_reg_1641, tmp_15_reg_1809, ap_CS_fsm_state22, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_MPI_Recv_1_2_fu_637_buf_offset <= tmp_15_reg_1809;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_MPI_Recv_1_2_fu_637_buf_offset <= tmp_4_reg_1641;
        else 
            grp_MPI_Recv_1_2_fu_637_buf_offset <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_MPI_Recv_1_2_fu_637_count_assign_proc : process(tmp_6_reg_1646, tmp_17_reg_1814, ap_CS_fsm_state22, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_MPI_Recv_1_2_fu_637_count <= tmp_17_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_MPI_Recv_1_2_fu_637_count <= tmp_6_reg_1646;
        else 
            grp_MPI_Recv_1_2_fu_637_count <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_MPI_Recv_1_2_fu_637_source_assign_proc : process(prev_rank_1_cast_cas_reg_1827, ap_CS_fsm_state22, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_MPI_Recv_1_2_fu_637_source <= prev_rank_1_cast_cas_reg_1827;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_MPI_Recv_1_2_fu_637_source <= ap_const_lv18_0;
        else 
            grp_MPI_Recv_1_2_fu_637_source <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_MPI_Recv_fu_399_ap_start <= grp_MPI_Recv_fu_399_ap_start_reg;
    i_1_fu_862_p2 <= std_logic_vector(unsigned(i_reg_355) + unsigned(ap_const_lv2_1));
    i_2_fu_1139_p2 <= std_logic_vector(unsigned(i1_reg_366) + unsigned(ap_const_lv3_1));
    i_3_fu_1316_p2 <= std_logic_vector(unsigned(i2_reg_377) + unsigned(ap_const_lv3_1));
    i_4_fu_1542_p2 <= std_logic_vector(unsigned(i3_reg_388) + unsigned(ap_const_lv3_1));

    int_clr2snd_array_DA_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_DA_address0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_address0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_address0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_address0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_DA_address0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_DA_address0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_DA_address0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_DA_address0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_DA_address0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_DA_address0;
        else 
            int_clr2snd_array_DA_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_DA_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_DA_ce0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_ce0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_ce0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_ce0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_DA_ce0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_DA_ce0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_DA_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_DA_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_DA_ce0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_DA_ce0;
        else 
            int_clr2snd_array_DA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_DA_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_DA_d0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_d0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_d0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_d0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_DA_d0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_DA_d0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_DA_d0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_DA_d0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_DA_d0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_DA_d0;
        else 
            int_clr2snd_array_DA_d0 <= "XXXX";
        end if; 
    end process;


    int_clr2snd_array_DA_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_DA_we0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_we0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_we0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_we0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_DA_we0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DA_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_DA_we0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_DA_we0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_DA_we0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_DA_we0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_DA_we0;
        else 
            int_clr2snd_array_DA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_DE_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_DE_address0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_address0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_address0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_address0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_DE_address0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_DE_address0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_DE_address0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_DE_address0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_DE_address0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_DE_address0;
        else 
            int_clr2snd_array_DE_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_DE_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_DE_ce0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_ce0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_ce0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_ce0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_DE_ce0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_DE_ce0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_DE_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_DE_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_DE_ce0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_DE_ce0;
        else 
            int_clr2snd_array_DE_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_DE_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_DE_d0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_d0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_d0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_d0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_DE_d0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_DE_d0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_DE_d0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_DE_d0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_DE_d0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_DE_d0;
        else 
            int_clr2snd_array_DE_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_DE_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_DE_we0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_we0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_we0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_we0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_DE_we0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_DE_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_DE_we0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_DE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_DE_we0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_DE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_DE_we0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_DE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_DE_we0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_DE_we0;
        else 
            int_clr2snd_array_DE_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_MS_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_MS_address0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_address0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_address0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_address0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_MS_address0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_MS_address0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_MS_address0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_MS_address0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_MS_address0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_MS_address0;
        else 
            int_clr2snd_array_MS_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_MS_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_MS_ce0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_ce0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_ce0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_ce0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_MS_ce0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_MS_ce0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_MS_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_MS_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_MS_ce0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_MS_ce0;
        else 
            int_clr2snd_array_MS_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_MS_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_MS_d0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_d0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_d0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_d0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_MS_d0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_MS_d0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_MS_d0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_MS_d0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_MS_d0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_MS_d0;
        else 
            int_clr2snd_array_MS_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_MS_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_MS_we0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_we0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_we0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_we0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_MS_we0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_MS_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_MS_we0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_MS_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_MS_we0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_MS_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_MS_we0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_MS_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_MS_we0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_MS_we0;
        else 
            int_clr2snd_array_MS_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_PK_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_PK_address0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_address0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_address0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_address0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_PK_address0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_PK_address0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_PK_address0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_PK_address0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_PK_address0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_PK_address0;
        else 
            int_clr2snd_array_PK_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_PK_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_PK_ce0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_ce0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_ce0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_ce0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_PK_ce0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_PK_ce0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_PK_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_PK_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_PK_ce0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_PK_ce0;
        else 
            int_clr2snd_array_PK_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_PK_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_PK_d0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_d0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_d0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_d0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_PK_d0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_PK_d0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_PK_d0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_PK_d0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_PK_d0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_PK_d0;
        else 
            int_clr2snd_array_PK_d0 <= "X";
        end if; 
    end process;


    int_clr2snd_array_PK_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_PK_we0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_we0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_we0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_we0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_PK_we0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_PK_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_PK_we0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_PK_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_PK_we0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_PK_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_PK_we0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_PK_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_PK_we0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_PK_we0;
        else 
            int_clr2snd_array_PK_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_SR_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_SR_address0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_address0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_address0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_address0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_SR_address0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_SR_address0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_SR_address0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_SR_address0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_SR_address0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_SR_address0;
        else 
            int_clr2snd_array_SR_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_SR_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_SR_ce0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_ce0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_ce0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_ce0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_SR_ce0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_SR_ce0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_SR_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_SR_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_SR_ce0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_SR_ce0;
        else 
            int_clr2snd_array_SR_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_SR_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_SR_d0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_d0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_d0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_d0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_SR_d0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_SR_d0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_SR_d0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_SR_d0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_SR_d0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_SR_d0;
        else 
            int_clr2snd_array_SR_d0 <= "XXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_SR_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_SR_we0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_we0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_we0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_we0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_SR_we0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_SR_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_SR_we0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_SR_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_SR_we0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_SR_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_SR_we0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_SR_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_SR_we0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_SR_we0;
        else 
            int_clr2snd_array_SR_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_TA_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_TA_address0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_address0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_address0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_address0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_TA_address0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_TA_address0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_TA_address0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_TA_address0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_TA_address0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_TA_address0;
        else 
            int_clr2snd_array_TA_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_TA_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_TA_ce0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_ce0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_ce0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_ce0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_TA_ce0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_TA_ce0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_TA_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_TA_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_TA_ce0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_TA_ce0;
        else 
            int_clr2snd_array_TA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_clr2snd_array_TA_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_TA_d0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_d0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_d0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_d0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_TA_d0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_TA_d0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_TA_d0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_TA_d0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_TA_d0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_TA_d0;
        else 
            int_clr2snd_array_TA_d0 <= "XXXXXXXX";
        end if; 
    end process;


    int_clr2snd_array_TA_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_clr2snd_array_TA_we0, grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_we0, grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_we0, grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_we0, grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_clr2snd_array_TA_we0 <= grp_MPI_Recv_1_1_fu_719_int_clr2snd_array_TA_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_clr2snd_array_TA_we0 <= grp_MPI_Recv_1_2_fu_637_int_clr2snd_array_TA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_clr2snd_array_TA_we0 <= grp_MPI_Recv_1_2211_fu_559_int_clr2snd_array_TA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_clr2snd_array_TA_we0 <= grp_MPI_Recv_1_2210_fu_479_int_clr2snd_array_TA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_clr2snd_array_TA_we0 <= grp_MPI_Recv_fu_399_int_clr2snd_array_TA_we0;
        else 
            int_clr2snd_array_TA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_DA_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_DA_address0, grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_address0, grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_address0, grp_MPI_Recv_1_2_fu_637_int_request_array_DA_address0, grp_MPI_Recv_1_1_fu_719_int_request_array_DA_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_DA_address0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_DA_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_DA_address0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_DA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_DA_address0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_DA_address0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_DA_address0 <= grp_MPI_Recv_fu_399_int_request_array_DA_address0;
        else 
            int_request_array_DA_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_DA_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_DA_ce0, grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_ce0, grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_ce0, grp_MPI_Recv_1_2_fu_637_int_request_array_DA_ce0, grp_MPI_Recv_1_1_fu_719_int_request_array_DA_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_DA_ce0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_DA_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_DA_ce0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_DA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_DA_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_DA_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_DA_ce0 <= grp_MPI_Recv_fu_399_int_request_array_DA_ce0;
        else 
            int_request_array_DA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_DA_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_DA_d0, grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_d0, grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_d0, grp_MPI_Recv_1_2_fu_637_int_request_array_DA_d0, grp_MPI_Recv_1_1_fu_719_int_request_array_DA_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_DA_d0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_DA_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_DA_d0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_DA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_DA_d0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_DA_d0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_DA_d0 <= grp_MPI_Recv_fu_399_int_request_array_DA_d0;
        else 
            int_request_array_DA_d0 <= "XXXX";
        end if; 
    end process;


    int_request_array_DA_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_DA_we0, grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_we0, grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_we0, grp_MPI_Recv_1_2_fu_637_int_request_array_DA_we0, grp_MPI_Recv_1_1_fu_719_int_request_array_DA_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_DA_we0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_DA_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_DA_we0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_DA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_DA_we0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_DA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_DA_we0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_DA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_DA_we0 <= grp_MPI_Recv_fu_399_int_request_array_DA_we0;
        else 
            int_request_array_DA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_DE_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_DE_address0, grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_address0, grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_address0, grp_MPI_Recv_1_2_fu_637_int_request_array_DE_address0, grp_MPI_Recv_1_1_fu_719_int_request_array_DE_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_DE_address0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_DE_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_DE_address0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_DE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_DE_address0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_DE_address0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_DE_address0 <= grp_MPI_Recv_fu_399_int_request_array_DE_address0;
        else 
            int_request_array_DE_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_DE_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_DE_ce0, grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_ce0, grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_ce0, grp_MPI_Recv_1_2_fu_637_int_request_array_DE_ce0, grp_MPI_Recv_1_1_fu_719_int_request_array_DE_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_DE_ce0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_DE_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_DE_ce0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_DE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_DE_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_DE_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_DE_ce0 <= grp_MPI_Recv_fu_399_int_request_array_DE_ce0;
        else 
            int_request_array_DE_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_DE_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_DE_d0, grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_d0, grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_d0, grp_MPI_Recv_1_2_fu_637_int_request_array_DE_d0, grp_MPI_Recv_1_1_fu_719_int_request_array_DE_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_DE_d0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_DE_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_DE_d0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_DE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_DE_d0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_DE_d0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_DE_d0 <= grp_MPI_Recv_fu_399_int_request_array_DE_d0;
        else 
            int_request_array_DE_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    int_request_array_DE_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_DE_we0, grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_we0, grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_we0, grp_MPI_Recv_1_2_fu_637_int_request_array_DE_we0, grp_MPI_Recv_1_1_fu_719_int_request_array_DE_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_DE_we0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_DE_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_DE_we0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_DE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_DE_we0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_DE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_DE_we0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_DE_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_DE_we0 <= grp_MPI_Recv_fu_399_int_request_array_DE_we0;
        else 
            int_request_array_DE_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_MS_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_MS_address0, grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_address0, grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_address0, grp_MPI_Recv_1_2_fu_637_int_request_array_MS_address0, grp_MPI_Recv_1_1_fu_719_int_request_array_MS_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_MS_address0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_MS_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_MS_address0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_MS_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_MS_address0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_MS_address0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_MS_address0 <= grp_MPI_Recv_fu_399_int_request_array_MS_address0;
        else 
            int_request_array_MS_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_MS_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_MS_ce0, grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_ce0, grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_ce0, grp_MPI_Recv_1_2_fu_637_int_request_array_MS_ce0, grp_MPI_Recv_1_1_fu_719_int_request_array_MS_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_MS_ce0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_MS_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_MS_ce0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_MS_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_MS_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_MS_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_MS_ce0 <= grp_MPI_Recv_fu_399_int_request_array_MS_ce0;
        else 
            int_request_array_MS_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_MS_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_MS_d0, grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_d0, grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_d0, grp_MPI_Recv_1_2_fu_637_int_request_array_MS_d0, grp_MPI_Recv_1_1_fu_719_int_request_array_MS_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_MS_d0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_MS_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_MS_d0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_MS_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_MS_d0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_MS_d0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_MS_d0 <= grp_MPI_Recv_fu_399_int_request_array_MS_d0;
        else 
            int_request_array_MS_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    int_request_array_MS_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_MS_we0, grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_we0, grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_we0, grp_MPI_Recv_1_2_fu_637_int_request_array_MS_we0, grp_MPI_Recv_1_1_fu_719_int_request_array_MS_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_MS_we0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_MS_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_MS_we0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_MS_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_MS_we0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_MS_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_MS_we0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_MS_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_MS_we0 <= grp_MPI_Recv_fu_399_int_request_array_MS_we0;
        else 
            int_request_array_MS_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_PK_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_PK_address0, grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_address0, grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_address0, grp_MPI_Recv_1_2_fu_637_int_request_array_PK_address0, grp_MPI_Recv_1_1_fu_719_int_request_array_PK_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_PK_address0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_PK_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_PK_address0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_PK_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_PK_address0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_PK_address0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_PK_address0 <= grp_MPI_Recv_fu_399_int_request_array_PK_address0;
        else 
            int_request_array_PK_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_PK_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_PK_ce0, grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_ce0, grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_ce0, grp_MPI_Recv_1_2_fu_637_int_request_array_PK_ce0, grp_MPI_Recv_1_1_fu_719_int_request_array_PK_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_PK_ce0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_PK_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_PK_ce0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_PK_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_PK_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_PK_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_PK_ce0 <= grp_MPI_Recv_fu_399_int_request_array_PK_ce0;
        else 
            int_request_array_PK_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_PK_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_PK_d0, grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_d0, grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_d0, grp_MPI_Recv_1_2_fu_637_int_request_array_PK_d0, grp_MPI_Recv_1_1_fu_719_int_request_array_PK_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_PK_d0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_PK_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_PK_d0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_PK_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_PK_d0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_PK_d0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_PK_d0 <= grp_MPI_Recv_fu_399_int_request_array_PK_d0;
        else 
            int_request_array_PK_d0 <= "X";
        end if; 
    end process;


    int_request_array_PK_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_PK_we0, grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_we0, grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_we0, grp_MPI_Recv_1_2_fu_637_int_request_array_PK_we0, grp_MPI_Recv_1_1_fu_719_int_request_array_PK_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_PK_we0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_PK_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_PK_we0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_PK_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_PK_we0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_PK_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_PK_we0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_PK_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_PK_we0 <= grp_MPI_Recv_fu_399_int_request_array_PK_we0;
        else 
            int_request_array_PK_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_SR_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_SR_address0, grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_address0, grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_address0, grp_MPI_Recv_1_2_fu_637_int_request_array_SR_address0, grp_MPI_Recv_1_1_fu_719_int_request_array_SR_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_SR_address0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_SR_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_SR_address0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_SR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_SR_address0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_SR_address0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_SR_address0 <= grp_MPI_Recv_fu_399_int_request_array_SR_address0;
        else 
            int_request_array_SR_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_SR_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_SR_ce0, grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_ce0, grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_ce0, grp_MPI_Recv_1_2_fu_637_int_request_array_SR_ce0, grp_MPI_Recv_1_1_fu_719_int_request_array_SR_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_SR_ce0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_SR_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_SR_ce0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_SR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_SR_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_SR_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_SR_ce0 <= grp_MPI_Recv_fu_399_int_request_array_SR_ce0;
        else 
            int_request_array_SR_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_SR_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_SR_d0, grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_d0, grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_d0, grp_MPI_Recv_1_2_fu_637_int_request_array_SR_d0, grp_MPI_Recv_1_1_fu_719_int_request_array_SR_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_SR_d0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_SR_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_SR_d0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_SR_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_SR_d0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_SR_d0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_SR_d0 <= grp_MPI_Recv_fu_399_int_request_array_SR_d0;
        else 
            int_request_array_SR_d0 <= "XXXXXXXX";
        end if; 
    end process;


    int_request_array_SR_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_SR_we0, grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_we0, grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_we0, grp_MPI_Recv_1_2_fu_637_int_request_array_SR_we0, grp_MPI_Recv_1_1_fu_719_int_request_array_SR_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_SR_we0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_SR_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_SR_we0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_SR_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_SR_we0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_SR_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_SR_we0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_SR_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_SR_we0 <= grp_MPI_Recv_fu_399_int_request_array_SR_we0;
        else 
            int_request_array_SR_we0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_TA_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_TA_address0, grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_address0, grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_address0, grp_MPI_Recv_1_2_fu_637_int_request_array_TA_address0, grp_MPI_Recv_1_1_fu_719_int_request_array_TA_address0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_TA_address0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_TA_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_TA_address0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_TA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_TA_address0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_TA_address0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_TA_address0 <= grp_MPI_Recv_fu_399_int_request_array_TA_address0;
        else 
            int_request_array_TA_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    int_request_array_TA_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_TA_ce0, grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_ce0, grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_ce0, grp_MPI_Recv_1_2_fu_637_int_request_array_TA_ce0, grp_MPI_Recv_1_1_fu_719_int_request_array_TA_ce0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_TA_ce0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_TA_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_TA_ce0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_TA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_TA_ce0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_TA_ce0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_TA_ce0 <= grp_MPI_Recv_fu_399_int_request_array_TA_ce0;
        else 
            int_request_array_TA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    int_request_array_TA_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_TA_d0, grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_d0, grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_d0, grp_MPI_Recv_1_2_fu_637_int_request_array_TA_d0, grp_MPI_Recv_1_1_fu_719_int_request_array_TA_d0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_TA_d0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_TA_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_TA_d0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_TA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_TA_d0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_TA_d0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_TA_d0 <= grp_MPI_Recv_fu_399_int_request_array_TA_d0;
        else 
            int_request_array_TA_d0 <= "XXXXXXXX";
        end if; 
    end process;


    int_request_array_TA_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_int_request_array_TA_we0, grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_we0, grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_we0, grp_MPI_Recv_1_2_fu_637_int_request_array_TA_we0, grp_MPI_Recv_1_1_fu_719_int_request_array_TA_we0, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            int_request_array_TA_we0 <= grp_MPI_Recv_1_1_fu_719_int_request_array_TA_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            int_request_array_TA_we0 <= grp_MPI_Recv_1_2_fu_637_int_request_array_TA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            int_request_array_TA_we0 <= grp_MPI_Recv_1_2211_fu_559_int_request_array_TA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            int_request_array_TA_we0 <= grp_MPI_Recv_1_2210_fu_479_int_request_array_TA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            int_request_array_TA_we0 <= grp_MPI_Recv_fu_399_int_request_array_TA_we0;
        else 
            int_request_array_TA_we0 <= ap_const_logic_0;
        end if; 
    end process;

    isNeg_1_fu_1209_p3 <= sh_assign_2_fu_1203_p2(8 downto 8);
    isNeg_2_fu_1377_p3 <= sh_assign_4_fu_1371_p2(8 downto 8);
    isNeg_fu_928_p3 <= sh_assign_fu_922_p2(8 downto 8);
    is_0iter_fu_1553_p2 <= "1" when (i3_reg_388 = ap_const_lv3_0) else "0";
    loc_V_1_fu_900_p1 <= p_Val2_1_fu_878_p1(23 - 1 downto 0);
    loc_V_2_fu_1171_p4 <= p_Val2_6_fu_1159_p1(30 downto 23);
    loc_V_3_fu_1181_p1 <= p_Val2_6_fu_1159_p1(23 - 1 downto 0);
    loc_V_4_fu_1339_p4 <= p_Val2_s_fu_1327_p1(30 downto 23);
    loc_V_5_fu_1349_p1 <= p_Val2_s_fu_1327_p1(23 - 1 downto 0);
    loc_V_fu_890_p4 <= p_Val2_1_fu_878_p1(30 downto 23);
    mem_address <= grp_MPI_Recv_1_2_fu_637_buf_r_address;
    mem_dataout <= grp_MPI_Recv_1_2_fu_637_buf_r_dataout;
    mem_req_din <= grp_MPI_Recv_1_2_fu_637_buf_r_req_din;
    mem_req_write <= grp_MPI_Recv_1_2_fu_637_buf_r_req_write;
    mem_rsp_read <= grp_MPI_Recv_1_2_fu_637_buf_r_rsp_read;
    mem_size <= grp_MPI_Recv_1_2_fu_637_buf_r_size;
    p_Val2_14_fu_1449_p3 <= 
        tmp_21_fu_1435_p1 when (isNeg_2_fu_1377_p3(0) = '1') else 
        tmp_23_fu_1439_p4;
    p_Val2_17_fu_1041_p3 <= 
        p_Val2_i_i_i_fu_1036_p2 when (p_Result_s_reg_1630(0) = '1') else 
        p_Val2_3_reg_1635;
    p_Val2_18_fu_1294_p3 <= 
        p_Val2_i_i_i1_fu_1289_p2 when (p_Result_1_reg_1745(0) = '1') else 
        p_Val2_8_reg_1750;
    p_Val2_1_fu_878_p1 <= x_assign_fu_872_p3;
    p_Val2_3_fu_1000_p3 <= 
        tmp_5_fu_986_p1 when (isNeg_fu_928_p3(0) = '1') else 
        tmp_8_fu_990_p4;
    p_Val2_6_fu_1159_p1 <= x_assign_1_fu_1149_p6;
    p_Val2_8_fu_1281_p3 <= 
        tmp_16_fu_1267_p1 when (isNeg_1_fu_1209_p3(0) = '1') else 
        tmp_20_fu_1271_p4;
    p_Val2_i_i_i1_fu_1289_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_8_reg_1750));
    p_Val2_i_i_i2_fu_1457_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_14_reg_1792));
    p_Val2_i_i_i_fu_1036_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_3_reg_1635));
    p_Val2_s_fu_1327_p1 <= darius_info_float_q0;
    parameter_mem_info_1_6_fu_1047_p3 <= 
        p_Val2_17_fu_1041_p3 when (tmp_1_reg_1624(0) = '1') else 
        parameter_mem_info_1_1_fu_242;
    parameter_mem_info_1_7_fu_1054_p3 <= 
        parameter_mem_info_1_fu_238 when (tmp_1_reg_1624(0) = '1') else 
        p_Val2_17_fu_1041_p3;
        prev_rank_1_cast_cas_fu_1527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(prev_rank_1_reg_1798),18));

    prev_rank_1_fu_1485_p3 <= 
        prev_rank_fu_1480_p2 when (tmp_11_fu_1475_p2(0) = '1') else 
        ap_const_lv17_0;
    prev_rank_fu_1480_p2 <= std_logic_vector(unsigned(rank_cast_reg_1576) + unsigned(ap_const_lv17_1FFFF));
    rank_cast_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(id_in_V),17));
    rank_fu_812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(id_in_V),32));
        sh_assign_1_cast_cas_fu_958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_1_fu_946_p3),25));

        sh_assign_1_cast_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_1_fu_946_p3),32));

    sh_assign_1_fu_946_p3 <= 
        tmp_6_i_i_i_cast_fu_942_p1 when (isNeg_fu_928_p3(0) = '1') else 
        sh_assign_fu_922_p2;
    sh_assign_2_fu_1203_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i1_cast5_fu_1199_p1));
        sh_assign_3_cast_cas_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_3_fu_1227_p3),25));

        sh_assign_3_cast_fu_1235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_3_fu_1227_p3),32));

    sh_assign_3_fu_1227_p3 <= 
        tmp_6_i_i_i1_cast_fu_1223_p1 when (isNeg_1_fu_1209_p3(0) = '1') else 
        sh_assign_2_fu_1203_p2;
    sh_assign_4_fu_1371_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i2_cast2_fu_1367_p1));
        sh_assign_5_cast_cas_fu_1407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_5_fu_1395_p3),25));

        sh_assign_5_cast_fu_1403_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_5_fu_1395_p3),32));

    sh_assign_5_fu_1395_p3 <= 
        tmp_6_i_i_i2_cast_fu_1391_p1 when (isNeg_2_fu_1377_p3(0) = '1') else 
        sh_assign_4_fu_1371_p2;
    sh_assign_fu_922_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_i_cast8_fu_918_p1));

    stream_in_V_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_stream_in_V_read, grp_MPI_Recv_1_2210_fu_479_stream_in_V_read, grp_MPI_Recv_1_2211_fu_559_stream_in_V_read, grp_MPI_Recv_1_2_fu_637_stream_in_V_read, grp_MPI_Recv_1_1_fu_719_stream_in_V_read, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stream_in_V_read <= grp_MPI_Recv_1_1_fu_719_stream_in_V_read;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            stream_in_V_read <= grp_MPI_Recv_1_2_fu_637_stream_in_V_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_in_V_read <= grp_MPI_Recv_1_2211_fu_559_stream_in_V_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            stream_in_V_read <= grp_MPI_Recv_1_2210_fu_479_stream_in_V_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stream_in_V_read <= grp_MPI_Recv_fu_399_stream_in_V_read;
        else 
            stream_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_out_V_din_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_stream_out_V_din, grp_MPI_Recv_1_2210_fu_479_stream_out_V_din, grp_MPI_Recv_1_2211_fu_559_stream_out_V_din, grp_MPI_Recv_1_2_fu_637_stream_out_V_din, grp_MPI_Recv_1_1_fu_719_stream_out_V_din, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stream_out_V_din <= grp_MPI_Recv_1_1_fu_719_stream_out_V_din;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            stream_out_V_din <= grp_MPI_Recv_1_2_fu_637_stream_out_V_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_out_V_din <= grp_MPI_Recv_1_2211_fu_559_stream_out_V_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            stream_out_V_din <= grp_MPI_Recv_1_2210_fu_479_stream_out_V_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stream_out_V_din <= grp_MPI_Recv_fu_399_stream_out_V_din;
        else 
            stream_out_V_din <= grp_MPI_Recv_1_1_fu_719_stream_out_V_din;
        end if; 
    end process;


    stream_out_V_write_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state22, grp_MPI_Recv_fu_399_stream_out_V_write, grp_MPI_Recv_1_2210_fu_479_stream_out_V_write, grp_MPI_Recv_1_2211_fu_559_stream_out_V_write, grp_MPI_Recv_1_2_fu_637_stream_out_V_write, grp_MPI_Recv_1_1_fu_719_stream_out_V_write, ap_CS_fsm_state13, ap_CS_fsm_state19, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            stream_out_V_write <= grp_MPI_Recv_1_1_fu_719_stream_out_V_write;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            stream_out_V_write <= grp_MPI_Recv_1_2_fu_637_stream_out_V_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_out_V_write <= grp_MPI_Recv_1_2211_fu_559_stream_out_V_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            stream_out_V_write <= grp_MPI_Recv_1_2210_fu_479_stream_out_V_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            stream_out_V_write <= grp_MPI_Recv_fu_399_stream_out_V_write;
        else 
            stream_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_1475_p2 <= "1" when (unsigned(rank_reg_1571) > unsigned(darius_info_q0)) else "0";
    tmp_13_fu_1493_p4 <= data_mem_info_1_fu_262(31 downto 2);
        tmp_14_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_1493_p4),62));

    tmp_15_fu_1507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1503_p1),64));
    tmp_16_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_1259_p3),32));
    tmp_18_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i2_reg_377),64));
    tmp_1_fu_868_p1 <= i_reg_355(1 - 1 downto 0);
    tmp_1_i_i_i1_fu_1253_p2 <= std_logic_vector(shift_left(unsigned(tmp_4_i_i_i1_cast6_fu_1195_p1),to_integer(unsigned('0' & tmp_8_i_i_i1_fu_1243_p1(31-1 downto 0)))));
    tmp_1_i_i_i2_fu_1421_p2 <= std_logic_vector(shift_left(unsigned(tmp_4_i_i_i2_cast3_fu_1363_p1),to_integer(unsigned('0' & tmp_8_i_i_i2_fu_1411_p1(31-1 downto 0)))));
    tmp_1_i_i_i_fu_972_p2 <= std_logic_vector(shift_left(unsigned(tmp_4_i_i_i_cast9_fu_914_p1),to_integer(unsigned('0' & tmp_8_i_i_i_fu_962_p1(31-1 downto 0)))));
    tmp_20_fu_1271_p4 <= tmp_1_i_i_i1_fu_1253_p2(55 downto 24);
    tmp_21_fu_1435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_1427_p3),32));
    tmp_23_fu_1439_p4 <= tmp_1_i_i_i2_fu_1421_p2(55 downto 24);
    tmp_24_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_4_fu_1542_p2),64));
    tmp_28_fu_978_p3 <= tmp_9_i_i_i_fu_966_p2(24 downto 24);
    tmp_29_fu_1145_p1 <= i1_reg_366(2 - 1 downto 0);
    tmp_2_fu_1008_p4 <= parameter_mem_info_1_fu_238(31 downto 2);
    tmp_33_fu_1259_p3 <= tmp_9_i_i_i1_fu_1247_p2(24 downto 24);
    tmp_37_fu_1427_p3 <= tmp_9_i_i_i2_fu_1415_p2(24 downto 24);
        tmp_3_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_1008_p4),62));

    tmp_4_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1018_p1),64));
    tmp_4_i_i_i1_cast6_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_i_i_i1_fu_1185_p4),79));
    tmp_4_i_i_i1_fu_1185_p4 <= ((ap_const_lv1_1 & loc_V_3_fu_1181_p1) & ap_const_lv1_0);
    tmp_4_i_i_i2_cast3_fu_1363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_i_i_i2_fu_1353_p4),79));
    tmp_4_i_i_i2_fu_1353_p4 <= ((ap_const_lv1_1 & loc_V_5_fu_1349_p1) & ap_const_lv1_0);
    tmp_4_i_i_i_cast9_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_i_i_i_fu_904_p4),79));
    tmp_4_i_i_i_fu_904_p4 <= ((ap_const_lv1_1 & loc_V_1_fu_900_p1) & ap_const_lv1_0);
    tmp_5_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_978_p3),32));
        tmp_6_i_i_i1_cast_fu_1223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_i_i_i1_fu_1217_p2),9));

    tmp_6_i_i_i1_fu_1217_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_2_fu_1171_p4));
        tmp_6_i_i_i2_cast_fu_1391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_i_i_i2_fu_1385_p2),9));

    tmp_6_i_i_i2_fu_1385_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_4_fu_1339_p4));
        tmp_6_i_i_i_cast_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_i_i_i_fu_936_p2),9));

    tmp_6_i_i_i_fu_936_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_fu_890_p4));
    tmp_8_fu_990_p4 <= tmp_1_i_i_i_fu_972_p2(55 downto 24);
    tmp_8_i_i_i1_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_3_cast_fu_1235_p1),79));
    tmp_8_i_i_i2_fu_1411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_5_cast_fu_1403_p1),79));
    tmp_8_i_i_i_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_1_cast_fu_954_p1),79));
    tmp_9_fu_1107_p2 <= "1" when (grp_MPI_Recv_1_2210_fu_479_ap_return_0 = ap_const_lv32_0) else "0";
    tmp_9_i_i_i1_fu_1247_p2 <= std_logic_vector(shift_right(unsigned(tmp_4_i_i_i1_fu_1185_p4),to_integer(unsigned('0' & sh_assign_3_cast_cas_fu_1239_p1(25-1 downto 0)))));
    tmp_9_i_i_i2_fu_1415_p2 <= std_logic_vector(shift_right(unsigned(tmp_4_i_i_i2_fu_1353_p4),to_integer(unsigned('0' & sh_assign_5_cast_cas_fu_1407_p1(25-1 downto 0)))));
    tmp_9_i_i_i_fu_966_p2 <= std_logic_vector(shift_right(unsigned(tmp_4_i_i_i_fu_904_p4),to_integer(unsigned('0' & sh_assign_1_cast_cas_fu_958_p1(25-1 downto 0)))));
    tmp_i_i_i_i1_cast5_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_2_fu_1171_p4),9));
    tmp_i_i_i_i2_cast2_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_4_fu_1339_p4),9));
    tmp_i_i_i_i_cast8_fu_918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_fu_890_p4),9));
    tmp_s_fu_840_p2 <= "1" when (grp_MPI_Recv_1_2211_fu_559_ap_return_0 = ap_const_lv32_0) else "0";
    x_assign_1_fu_1149_p5 <= i1_reg_366(2 - 1 downto 0);
    x_assign_fu_872_p3 <= 
        parameter_mem_info_f_5_reg_1596 when (tmp_1_fu_868_p1(0) = '1') else 
        parameter_mem_info_f_4_reg_1591;
end behav;
