#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 22 22:50:13 2020
# Process ID: 14824
# Current directory: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/ControlBoardTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13968 E:\Project\Personal\StereoVision\Project_FPGA\Stereo-Display-ZYNQ\ControlBoardTest\system.xpr
# Log file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/ControlBoardTest/vivado.log
# Journal file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/ControlBoardTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/ControlBoardTest/system.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-synthesis -type functional
source control_test_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1000ms} -objects [get_filesets sim_1]
relaunch_sim
run all
set_property target_simulator ModelSim [current_project]
close_sim
launch_simulation -install_path D:/modeltech64_10.0c/win64 -mode post-synthesis -type functional
launch_simulation -install_path D:/modeltech64_10.0c/win64 -mode post-synthesis -type functional
set_property simulator_language Verilog [current_project]
launch_simulation -install_path D:/modeltech64_10.0c/win64 -mode post-synthesis -type functional
set_property -name {modelsim.simulate.runtime} -value {1000ms} -objects [get_filesets sim_1]
launch_simulation -install_path D:/modeltech64_10.0c/win64 -mode post-synthesis -type functional
