arch	circuit	script_params	vtr_flow_elapsed_time	error	num_io	num_LAB	num_DSP	num_M9K	num_M144K	num_PLL	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	router_lookahead_computation_time	
stratixiv_arch.timing.xml	gsm_switch_stratixiv_arch_timing.blif	common	3434.92		136	21492	0	1848	0	1	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	9760656	100	36	504627	490068	5	200916	23477	255	189	48195	M9K	auto	700.76	-1	1504.23	11.74	8.0573	-1.40572e+06	-7.0573	5.6189	177.19	1.11051	0.713981	193.057	125.871	5385844	441201	1322987	933414169	132816309	0	0	8.91222e+08	18492.0	12	8.20679	6.19052	-1.94741e+06	-7.20679	0	0	180.15	240.444	164.718	597.95	
stratixiv_arch.timing.xml	mes_noc_stratixiv_arch_timing.blif	common	5178.68		5	23760	0	800	0	8	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	9098808	3	2	577696	547568	17	345674	24573	193	143	27599	LAB	auto	1364.30	-1	2826.61	26.29	11.27	-2.97906e+06	-10.27	8.03813	91.32	1.80404	1.18002	246.878	163.248	5138525	830618	2460044	1865303663	160918985	0	0	5.12586e+08	18572.6	38	12.0087	8.42243	-3.49809e+06	-11.0087	0	0	349.79	399.113	285.519	300.82	
stratixiv_arch.timing.xml	dart_stratixiv_arch_timing.blif	common	1295.19		69	6862	0	530	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	4184456	23	46	223304	202401	1	131203	7461	138	102	14076	M9K	auto	382.91	-1	481.59	3.87	14.1501	-1.40215e+06	-13.1501	11.4821	49.45	0.648403	0.438358	83.6769	57.0805	2176369	347924	886285	611522444	59989634	0	0	2.60164e+08	18482.8	20	15.0213	12.3857	-1.73557e+06	-14.0213	0	0	105.49	121.372	87.8932	164.95	
stratixiv_arch.timing.xml	denoise_stratixiv_arch_timing.blif	common	3182.96		852	14030	24	359	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	5971932	264	588	355537	274786	1	218574	15265	150	111	16650	LAB	auto	395.29	-1	2053.18	13.33	866.716	-868475	-865.716	866.716	59.74	0.852057	0.609981	129.74	93.1704	3069575	1205817	3821898	2625594594	200491408	0	0	3.08278e+08	18515.2	43	857.427	857.427	-1.06208e+06	-856.427	0	0	316.47	210.711	159.272	198.99	
stratixiv_arch.timing.xml	sparcT2_core_stratixiv_arch_timing.blif	common	3101.89		451	14725	0	260	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	5492144	239	212	302755	300220	1	184812	15436	153	113	17289	LAB	auto	720.50	-1	1616.14	9.31	10.5604	-686489	-9.56037	10.5604	74.77	0.872497	0.578117	133.503	89.1183	4841206	557658	2081616	1599598820	153094223	0	0	3.20293e+08	18525.8	65	10.8439	10.8439	-962235	-9.84391	0	0	295.90	247.633	179.457	246.21	
stratixiv_arch.timing.xml	cholesky_bdti_stratixiv_arch_timing.blif	common	2191.28		162	9680	132	600	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	5522328	94	68	331744	255478	1	156536	10574	169	125	21125	DSP	auto	343.39	-1	889.63	8.09	8.69851	-566131	-7.69851	8.69851	109.08	1.20758	0.935206	125.961	91.4	2616338	369944	775061	1257487865	245527477	0	0	3.91827e+08	18548.0	18	9.26921	9.26921	-849140	-8.26921	0	0	268.77	166.745	126.095	403.77	
stratixiv_arch.timing.xml	minres_stratixiv_arch_timing.blif	common	2432.68		229	7818	78	1459	0	1	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	6819488	129	100	316623	257480	3	183470	9585	225	167	37575	M9K	auto	381.42	-1	827.15	4.18	7.64836	-339381	-6.64836	4.9105	204.80	0.749549	0.556493	143.207	105.834	2913341	385664	736714	785197968	116848060	0	0	6.95909e+08	18520.5	15	8.94983	6.16821	-534628	-7.94983	0	0	140.68	181.401	138.116	657.28	
stratixiv_arch.timing.xml	stap_qrd_stratixiv_arch_timing.blif	common	2706.95		150	15899	75	553	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	4970724	68	82	284051	234177	1	144423	16677	158	117	18486	LAB	auto	315.03	-1	1579.67	9.66	6.97142	-374581	-5.97142	6.97142	129.35	0.569765	0.447079	154.643	112.186	2649637	299124	721610	828065173	126669656	0	0	3.42752e+08	18541.2	16	7.53291	7.53291	-591536	-6.53291	0	0	196.94	202.379	151.111	327.94	
stratixiv_arch.timing.xml	openCV_stratixiv_arch_timing.blif	common	2406.79		208	7145	213	785	40	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	5944316	106	102	279132	212552	1	168784	8391	209	155	32395	DSP	auto	412.15	-1	692.21	4.57	10.0969	-598047	-9.09688	10.0969	169.15	0.727472	0.55054	116.775	85.9459	3370536	460982	1021226	1164410289	196307724	0	0	6.00287e+08	18530.2	43	10.8759	10.8759	-859659	-9.87586	0	0	300.88	195.6	151.617	643.04	
stratixiv_arch.timing.xml	bitonic_mesh_stratixiv_arch_timing.blif	common	3396.68		119	7239	85	1664	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	6841728	87	32	233978	190746	1	146198	9107	242	179	43318	M9K	auto	559.97	-1	1127.28	6.90	12.1144	-1.51589e+06	-11.1144	12.1144	221.34	1.21887	0.860698	175.663	128.302	4588292	456078	1491126	1548811766	242407085	0	0	8.01751e+08	18508.5	18	12.7209	12.7209	-1.86107e+06	-11.7209	0	0	304.05	240.372	183.004	932.96	
stratixiv_arch.timing.xml	segmentation_stratixiv_arch_timing.blif	common	1763.17		441	6937	15	481	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	3718544	72	369	178312	137832	1	108345	7874	136	101	13736	M9K	auto	185.42	-1	1080.57	6.58	851.19	-389269	-850.19	851.19	54.10	0.501823	0.365842	89.6848	65.6521	1630334	475504	1473018	1179152997	94653229	0	0	2.53781e+08	18475.6	24	837.727	837.727	-515162	-836.727	0	0	172.25	126.618	95.8909	165.68	
stratixiv_arch.timing.xml	SLAM_spheric_stratixiv_arch_timing.blif	common	884.93		479	5366	37	0	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	2821524	323	156	140638	111354	1	78004	5882	95	70	6650	LAB	auto	212.42	-1	396.74	2.66	78.3162	-375071	-77.3162	78.3162	29.78	0.331472	0.280128	50.9109	37.3753	1612271	249303	845612	794012785	90253580	0	0	1.22432e+08	18410.9	20	77.2015	77.2015	-414731	-76.2015	0	0	107.22	71.3949	54.5921	73.43	
stratixiv_arch.timing.xml	des90_stratixiv_arch_timing.blif	common	1446.48		117	4233	44	860	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	4013740	85	32	138853	110549	1	87969	5254	171	127	21717	M9K	auto	282.94	-1	444.78	4.09	11.4477	-770173	-10.4477	11.4477	81.79	0.834987	0.625928	85.2758	63.1207	2230768	283309	861480	732978149	114988063	0	0	4.02762e+08	18545.9	57	12.2596	12.2596	-928196	-11.2596	0	0	239.80	184.596	144.573	274.03	
stratixiv_arch.timing.xml	neuron_stratixiv_arch_timing.blif	common	582.49		77	3123	89	136	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	2813800	42	35	119888	86875	1	51283	3425	129	96	12384	DSP	auto	85.55	-1	117.60	0.94	7.88637	-71260.7	-6.88637	5.1277	63.82	0.276687	0.214216	36.7265	27.9182	749667	110099	187821	250313976	47472949	0	0	2.28642e+08	18462.7	29	8.05602	5.58124	-112257	-7.05602	0	0	57.52	54.3082	43.3457	181.77	
stratixiv_arch.timing.xml	sparcT1_core_stratixiv_arch_timing.blif	common	791.54		310	4000	1	128	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	2316624	173	137	92814	91975	1	60944	4439	82	61	5002	LAB	auto	250.21	-1	292.72	2.97	7.69498	-527081	-6.69498	7.69498	18.58	0.484786	0.335188	47.2008	32.1521	1293421	213067	742140	562420350	57380434	0	0	9.19900e+07	18390.6	34	8.28235	8.28235	-655221	-7.28235	0	0	115.19	81.8934	60.2717	57.04	
stratixiv_arch.timing.xml	stereo_vision_stratixiv_arch_timing.blif	common	563.33		506	3246	76	113	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	2744440	172	334	127090	94090	3	61732	3941	129	96	12384	DSP	auto	81.66	-1	117.95	0.82	7.16483	-51326.5	-6.16483	3.19482	60.85	0.192659	0.134604	27.0351	19.0385	580833	129881	199489	173990883	19816534	0	0	2.28642e+08	18462.7	24	7.39025	3.26548	-71146	-6.39025	0	0	30.31	39.7283	29.6661	189.20	
stratixiv_arch.timing.xml	cholesky_mc_stratixiv_arch_timing.blif	common	822.42		262	4765	59	444	16	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	3139848	111	151	140214	108592	1	66751	5546	125	93	11625	M9K	auto	127.78	-1	257.07	1.60	6.64077	-177966	-5.64077	6.64077	58.12	0.325199	0.243045	52.6464	38.4057	1180344	153949	342701	556413254	117858039	0	0	2.14514e+08	18452.8	16	6.97434	6.97434	-288912	-5.97434	0	0	137.35	70.3563	53.4736	154.69	
stratixiv_arch.timing.xml	directrf_stratixiv_arch_timing.blif	common	13033.91		319	61450	240	2535	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	19989968	62	257	1374456	930989	2	679981	64544	317	235	74495	M9K	auto	1100.54	-1	8835.77	82.27	10.0391	-1.7189e+06	-9.03907	8.60202	365.26	2.32644	1.66281	526.865	374.58	12211049	1565796	2766063	3167014806	442243815	0	0	1.38708e+09	18619.7	36	10.5916	9.11279	-2.47963e+06	-9.59162	0	0	683.17	734.274	541.813	1479.59	
stratixiv_arch.timing.xml	bitcoin_miner_stratixiv_arch_timing.blif	common	12379.71		385	32503	0	1331	0	1	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	14041524	353	32	1446409	1087537	2	848902	34220	225	167	37575	LAB	auto	800.01	-1	8905.24	34.75	8.79365	-825548	-7.79365	8.79365	142.25	1.97467	1.46614	404.675	290.131	10667459	2667357	3983335	3475083060	437778344	0	0	6.95909e+08	18520.5	221	13.7216	13.7216	-1.26214e+06	-12.7216	0	0	1592.57	1348.11	1039.94	533.31	
stratixiv_arch.timing.xml	LU230_stratixiv_arch_timing.blif	common	9437.46		373	16571	116	5040	16	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	18756984	178	195	663067	568001	2	413013	22116	430	319	137170	M9K	auto	1116.15	-1	3180.91	12.00	22.8182	-3.14594e+06	-21.8182	7.83218	755.18	1.81031	1.31598	435.301	309.645	17977564	1024239	1942686	3346505372	605233804	0	0	2.57820e+09	18795.7	28	23.0087	9.77401	-5.72551e+06	-22.0087	0	0	898.40	569.516	420.296	2890.28	
stratixiv_arch.timing.xml	sparcT1_chip2_stratixiv_arch_timing.blif	common	9296.08		1891	33629	3	506	0	0	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	12985200	815	1076	764693	760412	1423	416439	36029	280	207	57960	io	auto	1621.50	-1	5111.77	25.16	15.6661	-3.78262e+06	-14.6661	4.89313	350.69	1.92453	1.34688	361.645	249.477	7726080	1115595	3632800	1983755594	192008211	0	0	1.07375e+09	18525.7	57	16.6384	5.21373	-4.62443e+06	-15.6384	0	0	491.65	599.9	438.336	1286.93	
stratixiv_arch.timing.xml	LU_Network_stratixiv_arch_timing.blif	common	6921.18		399	31006	112	1175	0	2	success	v8.0.0-4626-g00c7dece9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-05T20:25:38	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	11533096	85	185	721554	630079	28	403716	32694	220	163	35860	LAB	auto	882.59	-1	4693.25	30.21	8.36036	-542473	-7.36036	5.25441	159.88	2.20091	1.50729	457.23	324.706	5827891	815904	1701202	1435542337	195550222	0	0	6.64235e+08	18523.0	28	9.38323	5.663	-836677	-8.38323	0	0	358.54	645.807	476.117	488.15	
