<stg><name>activation_accelerator_Pipeline_VITIS_LOOP_191_2</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %var = alloca i32 1

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean

]]></Node>
<StgValue><ssdm name="mean_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 0, i32 %var

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc9.i:0 %i_11 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc9.i:2 %icmp_ln191 = icmp_eq  i16 %i_11, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc9.i:5 %br_ln191 = br i1 %icmp_ln191, void %for.inc9.i.split, void %for.end11.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc9.i.split:2 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_11, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="13">
<![CDATA[
for.inc9.i.split:3 %zext_ln192 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:4 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:5 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:6 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:7 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
for.inc9.i.split:9 %x_load = load i13 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc9.i.split:10 %x_2_load = load i13 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="13">
<![CDATA[
for.inc9.i.split:11 %x_4_load = load i13 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="13">
<![CDATA[
for.inc9.i.split:12 %x_6_load = load i13 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc9.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc9.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc9.i:4 %add_ln191 = add i16 %i_11, i16 1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="16">
<![CDATA[
for.inc9.i.split:8 %trunc_ln192 = trunc i16 %i_11

]]></Node>
<StgValue><ssdm name="trunc_ln192"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
for.inc9.i.split:9 %x_load = load i13 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc9.i.split:10 %x_2_load = load i13 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="13">
<![CDATA[
for.inc9.i.split:11 %x_4_load = load i13 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="13">
<![CDATA[
for.inc9.i.split:12 %x_6_load = load i13 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc9.i.split:13 %tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln192

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i.split:17 %store_ln191 = store i16 %add_ln191, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:14 %diff = fsub i32 %tmp_10, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:14 %diff = fsub i32 %tmp_10, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:14 %diff = fsub i32 %tmp_10, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="48" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:14 %diff = fsub i32 %tmp_10, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="49" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:15 %mul_i3 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="50" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:15 %mul_i3 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="51" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:15 %mul_i3 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc9.i.split:0 %var_load_1 = load i32 %var

]]></Node>
<StgValue><ssdm name="var_load_1"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:16 %var_1 = fadd i32 %var_load_1, i32 %mul_i3

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end11.i.exitStub:0 %var_load = load i32 %var

]]></Node>
<StgValue><ssdm name="var_load"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end11.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_1_out, i32 %var_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
for.end11.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="54" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:16 %var_1 = fadd i32 %var_load_1, i32 %mul_i3

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="55" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:16 %var_1 = fadd i32 %var_load_1, i32 %mul_i3

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="56" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i.split:1 %specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln190"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:16 %var_1 = fadd i32 %var_load_1, i32 %mul_i3

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i.split:18 %store_ln191 = store i32 %var_1, i32 %var

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i.split:19 %br_ln191 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="95" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="x_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="x_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="x_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="mean" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mean"/></StgValue>
</port>
<port id="100" name="var_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="var_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="StgValue_101" to="var" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_101" to="i" fromId="101" toId="17">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.float" to="mean_read" fromId="104" toId="18">
</dataflow>
<dataflow id="106" from="mean" to="mean_read" fromId="99" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_107" to="store_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="i" to="store_ln0" fromId="17" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_110" to="store_ln0" fromId="110" toId="20">
</dataflow>
<dataflow id="112" from="var" to="store_ln0" fromId="16" toId="20">
</dataflow>
<dataflow id="113" from="i" to="i_11" fromId="17" toId="22">
</dataflow>
<dataflow id="114" from="i_11" to="icmp_ln191" fromId="22" toId="23">
</dataflow>
<dataflow id="116" from="StgValue_115" to="icmp_ln191" fromId="115" toId="23">
</dataflow>
<dataflow id="117" from="icmp_ln191" to="br_ln191" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="_ssdm_op_PartSelect.i13.i16.i32.i32" to="lshr_ln" fromId="118" toId="25">
</dataflow>
<dataflow id="120" from="i_11" to="lshr_ln" fromId="22" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_121" to="lshr_ln" fromId="121" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="lshr_ln" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="lshr_ln" to="zext_ln192" fromId="25" toId="26">
</dataflow>
<dataflow id="126" from="x" to="x_addr" fromId="95" toId="27">
</dataflow>
<dataflow id="128" from="StgValue_127" to="x_addr" fromId="127" toId="27">
</dataflow>
<dataflow id="129" from="zext_ln192" to="x_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="130" from="x_2" to="x_2_addr" fromId="96" toId="28">
</dataflow>
<dataflow id="131" from="StgValue_127" to="x_2_addr" fromId="127" toId="28">
</dataflow>
<dataflow id="132" from="zext_ln192" to="x_2_addr" fromId="26" toId="28">
</dataflow>
<dataflow id="133" from="x_4" to="x_4_addr" fromId="97" toId="29">
</dataflow>
<dataflow id="134" from="StgValue_127" to="x_4_addr" fromId="127" toId="29">
</dataflow>
<dataflow id="135" from="zext_ln192" to="x_4_addr" fromId="26" toId="29">
</dataflow>
<dataflow id="136" from="x_6" to="x_6_addr" fromId="98" toId="30">
</dataflow>
<dataflow id="137" from="StgValue_127" to="x_6_addr" fromId="127" toId="30">
</dataflow>
<dataflow id="138" from="zext_ln192" to="x_6_addr" fromId="26" toId="30">
</dataflow>
<dataflow id="139" from="x_addr" to="x_load" fromId="27" toId="31">
</dataflow>
<dataflow id="140" from="x_2_addr" to="x_2_load" fromId="28" toId="32">
</dataflow>
<dataflow id="141" from="x_4_addr" to="x_4_load" fromId="29" toId="33">
</dataflow>
<dataflow id="142" from="x_6_addr" to="x_6_load" fromId="30" toId="34">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="143" toId="35">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specpipeline_ln0" fromId="145" toId="35">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specpipeline_ln0" fromId="147" toId="35">
</dataflow>
<dataflow id="149" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="35">
</dataflow>
<dataflow id="150" from="StgValue_147" to="specpipeline_ln0" fromId="147" toId="35">
</dataflow>
<dataflow id="152" from="p_str" to="specpipeline_ln0" fromId="151" toId="35">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="153" toId="36">
</dataflow>
<dataflow id="156" from="StgValue_155" to="empty" fromId="155" toId="36">
</dataflow>
<dataflow id="157" from="StgValue_155" to="empty" fromId="155" toId="36">
</dataflow>
<dataflow id="158" from="StgValue_155" to="empty" fromId="155" toId="36">
</dataflow>
<dataflow id="159" from="i_11" to="add_ln191" fromId="22" toId="37">
</dataflow>
<dataflow id="161" from="StgValue_160" to="add_ln191" fromId="160" toId="37">
</dataflow>
<dataflow id="162" from="i_11" to="trunc_ln192" fromId="22" toId="38">
</dataflow>
<dataflow id="163" from="x_addr" to="x_load" fromId="27" toId="39">
</dataflow>
<dataflow id="164" from="x_2_addr" to="x_2_load" fromId="28" toId="40">
</dataflow>
<dataflow id="165" from="x_4_addr" to="x_4_load" fromId="29" toId="41">
</dataflow>
<dataflow id="166" from="x_6_addr" to="x_6_load" fromId="30" toId="42">
</dataflow>
<dataflow id="168" from="_ssdm_op_Mux.ap_auto.4f32.i2" to="tmp_10" fromId="167" toId="43">
</dataflow>
<dataflow id="169" from="x_load" to="tmp_10" fromId="39" toId="43">
</dataflow>
<dataflow id="170" from="x_2_load" to="tmp_10" fromId="40" toId="43">
</dataflow>
<dataflow id="171" from="x_4_load" to="tmp_10" fromId="41" toId="43">
</dataflow>
<dataflow id="172" from="x_6_load" to="tmp_10" fromId="42" toId="43">
</dataflow>
<dataflow id="173" from="trunc_ln192" to="tmp_10" fromId="38" toId="43">
</dataflow>
<dataflow id="174" from="add_ln191" to="store_ln191" fromId="37" toId="44">
</dataflow>
<dataflow id="175" from="i" to="store_ln191" fromId="17" toId="44">
</dataflow>
<dataflow id="176" from="tmp_10" to="diff" fromId="43" toId="45">
</dataflow>
<dataflow id="177" from="mean_read" to="diff" fromId="18" toId="45">
</dataflow>
<dataflow id="178" from="tmp_10" to="diff" fromId="43" toId="46">
</dataflow>
<dataflow id="179" from="mean_read" to="diff" fromId="18" toId="46">
</dataflow>
<dataflow id="180" from="tmp_10" to="diff" fromId="43" toId="47">
</dataflow>
<dataflow id="181" from="mean_read" to="diff" fromId="18" toId="47">
</dataflow>
<dataflow id="182" from="tmp_10" to="diff" fromId="43" toId="48">
</dataflow>
<dataflow id="183" from="mean_read" to="diff" fromId="18" toId="48">
</dataflow>
<dataflow id="184" from="diff" to="mul_i3" fromId="48" toId="49">
</dataflow>
<dataflow id="185" from="diff" to="mul_i3" fromId="48" toId="49">
</dataflow>
<dataflow id="186" from="diff" to="mul_i3" fromId="48" toId="50">
</dataflow>
<dataflow id="187" from="diff" to="mul_i3" fromId="48" toId="50">
</dataflow>
<dataflow id="188" from="diff" to="mul_i3" fromId="48" toId="51">
</dataflow>
<dataflow id="189" from="diff" to="mul_i3" fromId="48" toId="51">
</dataflow>
<dataflow id="190" from="var" to="var_load_1" fromId="16" toId="52">
</dataflow>
<dataflow id="191" from="var_load_1" to="var_1" fromId="52" toId="53">
</dataflow>
<dataflow id="192" from="mul_i3" to="var_1" fromId="51" toId="53">
</dataflow>
<dataflow id="193" from="var_load_1" to="var_1" fromId="52" toId="54">
</dataflow>
<dataflow id="194" from="mul_i3" to="var_1" fromId="51" toId="54">
</dataflow>
<dataflow id="195" from="var_load_1" to="var_1" fromId="52" toId="55">
</dataflow>
<dataflow id="196" from="mul_i3" to="var_1" fromId="51" toId="55">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecLoopName" to="specloopname_ln190" fromId="197" toId="56">
</dataflow>
<dataflow id="200" from="empty" to="specloopname_ln190" fromId="199" toId="56">
</dataflow>
<dataflow id="201" from="var_load_1" to="var_1" fromId="52" toId="57">
</dataflow>
<dataflow id="202" from="mul_i3" to="var_1" fromId="51" toId="57">
</dataflow>
<dataflow id="203" from="var_1" to="store_ln191" fromId="57" toId="58">
</dataflow>
<dataflow id="204" from="var" to="store_ln191" fromId="16" toId="58">
</dataflow>
<dataflow id="205" from="var" to="var_load" fromId="16" toId="60">
</dataflow>
<dataflow id="207" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="206" toId="61">
</dataflow>
<dataflow id="208" from="var_1_out" to="write_ln0" fromId="100" toId="61">
</dataflow>
<dataflow id="209" from="var_load" to="write_ln0" fromId="60" toId="61">
</dataflow>
<dataflow id="210" from="icmp_ln191" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="211" from="icmp_ln191" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="212" from="icmp_ln191" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="213" from="icmp_ln191" to="StgValue_11" fromId="23" toId="11">
</dataflow>
</dataflows>


</stg>
