#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  3 14:50:13 2022
# Process ID: 16760
# Current directory: D:/7sem/pocp5/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15664 D:\7sem\pocp5\Lab5\Lab5.xpr
# Log file: D:/7sem/pocp5/Lab5/vivado.log
# Journal file: D:/7sem/pocp5/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/7sem/pocp5/Lab5/Lab5.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/pocp5/REGn/REGn.srcs/sources_1/new/DTrigger.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/pocp5/GenericDecoder/GenericDecoder.srcs/sources_1/new/GenericDecoder.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/pocp5/REGn/REGn.srcs/sources_1/new/REGn.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VIVunt/Downloads/storage-devices-master/source/storage_devices/src/task 2.2/FIFO.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VIVunt/Downloads/storage-devices-master/source/storage_devices/src/task 3/RAM_Hamming.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 886.180 ; gain = 153.770
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd}}
update_compile_order -fileset sim_1
set_property top fifo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_tb
ERROR: [VRFC 10-56] fifo is not a entity [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:38]
ERROR: [VRFC 10-86] fifo is not an entity [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:38]
ERROR: [VRFC 10-1504] unit tb_architecture ignored due to previous errors [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:13]
INFO: [VRFC 10-240] VHDL file D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/task 2.2/FIFO.vhd}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/task 2.2/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_tb
ERROR: [VRFC 10-56] fifo is not a entity [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:38]
ERROR: [VRFC 10-86] fifo is not an entity [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:38]
ERROR: [VRFC 10-1504] unit tb_architecture ignored due to previous errors [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:13]
INFO: [VRFC 10-240] VHDL file D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top FIFO [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/task 2.2/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_tb
ERROR: [VRFC 10-56] fifo is not a entity [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:38]
ERROR: [VRFC 10-86] fifo is not an entity [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:38]
ERROR: [VRFC 10-1504] unit tb_architecture ignored due to previous errors [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:13]
INFO: [VRFC 10-240] VHDL file D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/task 2.2/FIFO.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/task 2.2/FIFO.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd}}
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_tb
ERROR: [VRFC 10-56] fifo is not a entity [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:38]
ERROR: [VRFC 10-86] fifo is not an entity [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:38]
ERROR: [VRFC 10-1504] unit tb_architecture ignored due to previous errors [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:13]
INFO: [VRFC 10-240] VHDL file D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd:]
export_ip_user_files -of_objects  [get_files {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/7sem/pocp5/Lab5/Lab5.srcs/sim_1/new/fifo_tb.vhd w ]
add_files -fileset sim_1 D:/7sem/pocp5/Lab5/Lab5.srcs/sim_1/new/fifo_tb.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/7sem/pocp5/Lab5/Lab5.srcs/sim_1/new/fifo_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/7sem/pocp5/Lab5/Lab5.srcs/sim_1/new/fifo_tb.vhd
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 15:17:17 2022...
