{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536770468901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536770468902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 12 13:41:08 2018 " "Processing started: Wed Sep 12 13:41:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536770468902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1536770468902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIP2v3 -c computador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIP2v3 -c computador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1536770468902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1536770470087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1536770470087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulateste.v 1 1 " "Found 1 design units, including 1 entities, in source file ulateste.v" { { "Info" "ISGN_ENTITY_NAME" "1 UlaTeste " "Found entity 1: UlaTeste" {  } { { "UlaTeste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/UlaTeste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/Ula.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Teste " "Found entity 1: ROM_Teste" {  } { { "ROM_Teste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/ROM_Teste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/ROM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Teste " "Found entity 1: RAM_Teste" {  } { { "RAM_Teste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/RAM_Teste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/RAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_bip2.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_bip2.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_bip2 " "Found entity 1: processor_bip2" {  } { { "processor_bip2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/processor_bip2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Teste " "Found entity 1: PC_Teste" {  } { { "PC_Teste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC_Teste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x2_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3x2_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3x2_Teste " "Found entity 1: mux_3x2_Teste" {  } { { "mux_3x2_Teste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2_Teste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3x2 " "Found entity 1: mux_3x2" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_Teste " "Found entity 1: mux_2x1_Teste" {  } { { "mux_2x1_Teste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1_Teste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementerteste.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementerteste.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementTeste " "Found entity 1: incrementTeste" {  } { { "incrementerTeste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/incrementerTeste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/incrementer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file flags_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLAGS_Teste " "Found entity 1: FLAGS_Teste" {  } { { "FLAGS_Teste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/FLAGS_Teste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLAGS " "Found entity 1: FLAGS" {  } { { "FLAGS.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/FLAGS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorteste.v 1 1 " "Found 1 design units, including 1 entities, in source file extensorteste.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensorTeste " "Found entity 1: extensorTeste" {  } { { "extensorTeste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/extensorTeste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/extensor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderteste.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderteste.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderTeste " "Found entity 1: decoderTeste" {  } { { "decoderTeste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoderTeste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathteste.v 1 1 " "Found 1 design units, including 1 entities, in source file datapathteste.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapathTeste " "Found entity 1: datapathTeste" {  } { { "datapathTeste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/datapathTeste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/datapath.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/controle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file control_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Teste " "Found entity 1: Control_Teste" {  } { { "Control_Teste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/Control_Teste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computadorteste.v 1 1 " "Found 1 design units, including 1 entities, in source file computadorteste.v" { { "Info" "ISGN_ENTITY_NAME" "1 computadorTeste " "Found entity 1: computadorTeste" {  } { { "computadorTeste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/computadorTeste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computador.v 1 1 " "Found 1 design units, including 1 entities, in source file computador.v" { { "Info" "ISGN_ENTITY_NAME" "1 computador " "Found entity 1: computador" {  } { { "computador.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/computador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file acc_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC_Teste " "Found entity 1: ACC_Teste" {  } { { "ACC_Teste.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/ACC_Teste.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/ACC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "if.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file if_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_TESTE " "Found entity 1: IF_TESTE" {  } { { "IF_TESTE.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/IF_TESTE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536770482987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1536770482987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computador " "Elaborating entity \"computador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1536770483066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_bip2 processor_bip2:CPU " "Elaborating entity \"processor_bip2\" for hierarchy \"processor_bip2:CPU\"" {  } { { "computador.v" "CPU" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/computador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle processor_bip2:CPU\|controle:Controle0 " "Elaborating entity \"controle\" for hierarchy \"processor_bip2:CPU\|controle:Controle0\"" {  } { { "processor_bip2.v" "Controle0" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/processor_bip2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor_bip2:CPU\|controle:Controle0\|decoder:DEC " "Elaborating entity \"decoder\" for hierarchy \"processor_bip2:CPU\|controle:Controle0\|decoder:DEC\"" {  } { { "controle.v" "DEC" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/controle.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483085 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ESTADOATUAL decoder.v(88) " "Verilog HDL Always Construct warning at decoder.v(88): variable \"ESTADOATUAL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483087 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode_i decoder.v(98) " "Verilog HDL Always Construct warning at decoder.v(98): variable \"Opcode_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483088 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FZ_Anterior decoder.v(144) " "Verilog HDL Always Construct warning at decoder.v(144): variable \"FZ_Anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483088 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FZ_Anterior decoder.v(151) " "Verilog HDL Always Construct warning at decoder.v(151): variable \"FZ_Anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483088 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FZ_Anterior decoder.v(158) " "Verilog HDL Always Construct warning at decoder.v(158): variable \"FZ_Anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483088 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FN_Anterior decoder.v(158) " "Verilog HDL Always Construct warning at decoder.v(158): variable \"FN_Anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483088 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FN_Anterior decoder.v(165) " "Verilog HDL Always Construct warning at decoder.v(165): variable \"FN_Anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483088 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FN_Anterior decoder.v(172) " "Verilog HDL Always Construct warning at decoder.v(172): variable \"FN_Anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483088 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FZ_Anterior decoder.v(179) " "Verilog HDL Always Construct warning at decoder.v(179): variable \"FZ_Anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483088 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FN_Anterior decoder.v(179) " "Verilog HDL Always Construct warning at decoder.v(179): variable \"FN_Anterior\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483088 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(98) " "Verilog HDL Case Statement warning at decoder.v(98): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 98 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1536770483089 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset_i decoder.v(203) " "Verilog HDL Always Construct warning at decoder.v(203): variable \"reset_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483089 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ESTADOATUAL decoder.v(218) " "Verilog HDL Always Construct warning at decoder.v(218): variable \"ESTADOATUAL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483089 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode_i decoder.v(229) " "Verilog HDL Always Construct warning at decoder.v(229): variable \"Opcode_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483089 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(229) " "Verilog HDL Case Statement warning at decoder.v(229): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 229 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1536770483089 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_i decoder.v(238) " "Verilog HDL Always Construct warning at decoder.v(238): variable \"n_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483089 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z_i decoder.v(239) " "Verilog HDL Always Construct warning at decoder.v(239): variable \"z_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(218) " "Verilog HDL Case Statement warning at decoder.v(218): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 218 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "decoder.v(218) " "Verilog HDL Case Statement information at decoder.v(218): all case item expressions in this case statement are onehot" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 218 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PROXIMOESTADO decoder.v(252) " "Verilog HDL Always Construct warning at decoder.v(252): variable \"PROXIMOESTADO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PROXIMOESTADO decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"PROXIMOESTADO\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch_o decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"Branch_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ESTADOATUAL decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"ESTADOATUAL\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelB_o decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"SelB_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Op_o decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"Op_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelA_o decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"SelA_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset_pc_o decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"reset_pc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Wrpc_o decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"Wrpc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483090 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Wracc_o decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"Wracc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483091 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Wrram_o decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"Wrram_o\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483091 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FN_Anterior decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"FN_Anterior\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483091 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FZ_Anterior decoder.v(82) " "Verilog HDL Always Construct warning at decoder.v(82): inferring latch(es) for variable \"FZ_Anterior\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483091 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FZ_Anterior decoder.v(215) " "Inferred latch for \"FZ_Anterior\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FN_Anterior decoder.v(215) " "Inferred latch for \"FN_Anterior\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wrram_o decoder.v(215) " "Inferred latch for \"Wrram_o\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wracc_o decoder.v(215) " "Inferred latch for \"Wracc_o\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wrpc_o decoder.v(215) " "Inferred latch for \"Wrpc_o\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_pc_o decoder.v(215) " "Inferred latch for \"reset_pc_o\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelA_o\[0\] decoder.v(215) " "Inferred latch for \"SelA_o\[0\]\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelA_o\[1\] decoder.v(215) " "Inferred latch for \"SelA_o\[1\]\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op_o decoder.v(215) " "Inferred latch for \"Op_o\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelB_o decoder.v(215) " "Inferred latch for \"SelB_o\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADOATUAL.RESET decoder.v(215) " "Inferred latch for \"ESTADOATUAL.RESET\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADOATUAL.EXECUCAO decoder.v(215) " "Inferred latch for \"ESTADOATUAL.EXECUCAO\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADOATUAL.DECODIFICACAO decoder.v(215) " "Inferred latch for \"ESTADOATUAL.DECODIFICACAO\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADOATUAL.BUSCA decoder.v(215) " "Inferred latch for \"ESTADOATUAL.BUSCA\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_o decoder.v(215) " "Inferred latch for \"Branch_o\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PROXIMOESTADO.RESET decoder.v(215) " "Inferred latch for \"PROXIMOESTADO.RESET\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483092 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PROXIMOESTADO.EXECUCAO decoder.v(215) " "Inferred latch for \"PROXIMOESTADO.EXECUCAO\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483093 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PROXIMOESTADO.DECODIFICACAO decoder.v(215) " "Inferred latch for \"PROXIMOESTADO.DECODIFICACAO\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483093 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PROXIMOESTADO.BUSCA decoder.v(215) " "Inferred latch for \"PROXIMOESTADO.BUSCA\" at decoder.v(215)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/decoder.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483093 "|computador|processor_bip2:CPU|controle:Controle0|decoder:DEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer processor_bip2:CPU\|controle:Controle0\|incrementer:INC " "Elaborating entity \"incrementer\" for hierarchy \"processor_bip2:CPU\|controle:Controle0\|incrementer:INC\"" {  } { { "controle.v" "INC" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/controle.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 processor_bip2:CPU\|controle:Controle0\|mux_2x1:MUX " "Elaborating entity \"mux_2x1\" for hierarchy \"processor_bip2:CPU\|controle:Controle0\|mux_2x1:MUX\"" {  } { { "controle.v" "MUX" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/controle.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483153 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_o mux_2x1.v(20) " "Verilog HDL Always Construct warning at mux_2x1.v(20): inferring latch(es) for variable \"pc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483155 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[0\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[0\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483155 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[1\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[1\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483155 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[2\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[2\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483156 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[3\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[3\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483156 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[4\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[4\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483156 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[5\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[5\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483156 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[6\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[6\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483156 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[7\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[7\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483156 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[8\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[8\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483156 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[9\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[9\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483156 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[10\] mux_2x1.v(26) " "Inferred latch for \"pc_o\[10\]\" at mux_2x1.v(26)" {  } { { "mux_2x1.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_2x1.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483156 "|computador|processor_bip2:CPU|controle:Controle0|mux_2x1:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC processor_bip2:CPU\|controle:Controle0\|PC:PC0 " "Elaborating entity \"PC\" for hierarchy \"processor_bip2:CPU\|controle:Controle0\|PC:PC0\"" {  } { { "controle.v" "PC0" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/controle.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483159 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset_i PC.v(29) " "Verilog HDL Always Construct warning at PC.v(29): variable \"reset_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483160 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable_i PC.v(30) " "Verilog HDL Always Construct warning at PC.v(30): variable \"enable_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483160 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mux_i PC.v(32) " "Verilog HDL Always Construct warning at PC.v(32): variable \"mux_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483160 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset_i PC.v(37) " "Verilog HDL Always Construct warning at PC.v(37): variable \"reset_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483160 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_o PC.v(25) " "Verilog HDL Always Construct warning at PC.v(25): inferring latch(es) for variable \"pc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483161 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[0\] PC.v(35) " "Inferred latch for \"pc_o\[0\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483162 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[1\] PC.v(35) " "Inferred latch for \"pc_o\[1\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483162 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[2\] PC.v(35) " "Inferred latch for \"pc_o\[2\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483162 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[3\] PC.v(35) " "Inferred latch for \"pc_o\[3\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483163 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[4\] PC.v(35) " "Inferred latch for \"pc_o\[4\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483163 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[5\] PC.v(35) " "Inferred latch for \"pc_o\[5\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483163 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[6\] PC.v(35) " "Inferred latch for \"pc_o\[6\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483163 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[7\] PC.v(35) " "Inferred latch for \"pc_o\[7\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483163 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[8\] PC.v(35) " "Inferred latch for \"pc_o\[8\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483163 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[9\] PC.v(35) " "Inferred latch for \"pc_o\[9\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483163 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_o\[10\] PC.v(35) " "Inferred latch for \"pc_o\[10\]\" at PC.v(35)" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/PC.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483163 "|computador|processor_bip2:CPU|controle:Controle0|PC:PC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor_bip2:CPU\|datapath:Datapath0 " "Elaborating entity \"datapath\" for hierarchy \"processor_bip2:CPU\|datapath:Datapath0\"" {  } { { "processor_bip2.v" "Datapath0" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/processor_bip2.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor processor_bip2:CPU\|datapath:Datapath0\|extensor:EXT0 " "Elaborating entity \"extensor\" for hierarchy \"processor_bip2:CPU\|datapath:Datapath0\|extensor:EXT0\"" {  } { { "datapath.v" "EXT0" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3x2 processor_bip2:CPU\|datapath:Datapath0\|mux_3x2:MUX3 " "Elaborating entity \"mux_3x2\" for hierarchy \"processor_bip2:CPU\|datapath:Datapath0\|mux_3x2:MUX3\"" {  } { { "datapath.v" "MUX3" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483197 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_3x2.v(25) " "Verilog HDL Case Statement warning at mux_3x2.v(25): incomplete case statement has no default case item" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1536770483197 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_3x2_o mux_3x2.v(23) " "Verilog HDL Always Construct warning at mux_3x2.v(23): inferring latch(es) for variable \"mux_3x2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1536770483197 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[0\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[0\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483197 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[1\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[1\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[2\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[2\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[3\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[3\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[4\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[4\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[5\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[5\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[6\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[6\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[7\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[7\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[8\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[8\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[9\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[9\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_3x2_o\[10\] mux_3x2.v(23) " "Inferred latch for \"mux_3x2_o\[10\]\" at mux_3x2.v(23)" {  } { { "mux_3x2.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/mux_3x2.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1536770483199 "|computador|processor_bip2:CPU|datapath:Datapath0|mux_3x2:MUX3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC processor_bip2:CPU\|datapath:Datapath0\|ACC:ACC " "Elaborating entity \"ACC\" for hierarchy \"processor_bip2:CPU\|datapath:Datapath0\|ACC:ACC\"" {  } { { "datapath.v" "ACC" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula processor_bip2:CPU\|datapath:Datapath0\|Ula:ULA0 " "Elaborating entity \"Ula\" for hierarchy \"processor_bip2:CPU\|datapath:Datapath0\|Ula:ULA0\"" {  } { { "datapath.v" "ULA0" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLAGS processor_bip2:CPU\|datapath:Datapath0\|FLAGS:FLAGS0 " "Elaborating entity \"FLAGS\" for hierarchy \"processor_bip2:CPU\|datapath:Datapath0\|FLAGS:FLAGS0\"" {  } { { "datapath.v" "FLAGS0" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM0\"" {  } { { "computador.v" "ROM0" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/computador.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483223 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "DATA_im_o ROM.v(23) " "Verilog HDL warning at ROM.v(23): initial value for variable DATA_im_o should be constant" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/ROM.v" 23 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1536770483224 "|computador|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM_mem.data_a 0 ROM.v(20) " "Net \"ROM_mem.data_a\" at ROM.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/ROM.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1536770483224 "|computador|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM_mem.waddr_a 0 ROM.v(20) " "Net \"ROM_mem.waddr_a\" at ROM.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/ROM.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1536770483224 "|computador|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM_mem.we_a 0 ROM.v(20) " "Net \"ROM_mem.we_a\" at ROM.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/ROM.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1536770483224 "|computador|ROM:ROM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM0\"" {  } { { "computador.v" "RAM0" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/computador.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1536770483228 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IN_DATA_i RAM.v(32) " "Verilog HDL Always Construct warning at RAM.v(32): variable \"IN_DATA_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/17.1/Aulas/BIP2v3/RAM.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1536770483230 "|computador|RAM:RAM0"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536770483886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 12 13:41:23 2018 " "Processing ended: Wed Sep 12 13:41:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536770483886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536770483886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536770483886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1536770483886 ""}
