<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › hydra.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>hydra.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  include/asm-ppc/hydra.h -- Mac I/O `Hydra&#39; definitions</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 1997 Geert Uytterhoeven</span>
<span class="cm"> *</span>
<span class="cm"> *  This file is based on the following documentation:</span>
<span class="cm"> *</span>
<span class="cm"> *	Macintosh Technology in the Common Hardware Reference Platform</span>
<span class="cm"> *	Apple Computer, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> *	© Copyright 1995 Apple Computer, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *  It&#39;s available online from http://www.cpu.lu/~mlan/ftp/MacTech.pdf</span>
<span class="cm"> *  You can obtain paper copies of this book from computer bookstores or by</span>
<span class="cm"> *  writing Morgan Kaufmann Publishers, Inc., 340 Pine Street, Sixth Floor, San</span>
<span class="cm"> *  Francisco, CA 94104. Reference ISBN 1-55860-393-X.</span>
<span class="cm"> *</span>
<span class="cm"> *  This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> *  License.  See the file COPYING in the main directory of this archive</span>
<span class="cm"> *  for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASMPPC_HYDRA_H</span>
<span class="cp">#define _ASMPPC_HYDRA_H</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="k">struct</span> <span class="n">Hydra</span> <span class="p">{</span>
    <span class="cm">/* DBDMA Controller Register Space */</span>
    <span class="kt">char</span> <span class="n">Pad1</span><span class="p">[</span><span class="mh">0x30</span><span class="p">];</span>
    <span class="n">u_int</span> <span class="n">CachePD</span><span class="p">;</span>
    <span class="n">u_int</span> <span class="n">IDs</span><span class="p">;</span>
    <span class="n">u_int</span> <span class="n">Feature_Control</span><span class="p">;</span>
    <span class="kt">char</span> <span class="n">Pad2</span><span class="p">[</span><span class="mh">0x7fc4</span><span class="p">];</span>
    <span class="cm">/* DBDMA Channel Register Space */</span>
    <span class="kt">char</span> <span class="n">SCSI_DMA</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">Pad3</span><span class="p">[</span><span class="mh">0x300</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">SCCA_Tx_DMA</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">SCCA_Rx_DMA</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">SCCB_Tx_DMA</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">SCCB_Rx_DMA</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">Pad4</span><span class="p">[</span><span class="mh">0x7800</span><span class="p">];</span>
    <span class="cm">/* Device Register Space */</span>
    <span class="kt">char</span> <span class="n">SCSI</span><span class="p">[</span><span class="mh">0x1000</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">ADB</span><span class="p">[</span><span class="mh">0x1000</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">SCC_Legacy</span><span class="p">[</span><span class="mh">0x1000</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">SCC</span><span class="p">[</span><span class="mh">0x1000</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">Pad9</span><span class="p">[</span><span class="mh">0x2000</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">VIA</span><span class="p">[</span><span class="mh">0x2000</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">Pad10</span><span class="p">[</span><span class="mh">0x28000</span><span class="p">];</span>
    <span class="kt">char</span> <span class="n">OpenPIC</span><span class="p">[</span><span class="mh">0x40000</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">volatile</span> <span class="k">struct</span> <span class="n">Hydra</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">Hydra</span><span class="p">;</span>


    <span class="cm">/*</span>
<span class="cm">     *  Feature Control Register</span>
<span class="cm">     */</span>

<span class="cp">#define HYDRA_FC_SCC_CELL_EN	0x00000001	</span><span class="cm">/* Enable SCC Clock */</span><span class="cp"></span>
<span class="cp">#define HYDRA_FC_SCSI_CELL_EN	0x00000002	</span><span class="cm">/* Enable SCSI Clock */</span><span class="cp"></span>
<span class="cp">#define HYDRA_FC_SCCA_ENABLE	0x00000004	</span><span class="cm">/* Enable SCC A Lines */</span><span class="cp"></span>
<span class="cp">#define HYDRA_FC_SCCB_ENABLE	0x00000008	</span><span class="cm">/* Enable SCC B Lines */</span><span class="cp"></span>
<span class="cp">#define HYDRA_FC_ARB_BYPASS	0x00000010	</span><span class="cm">/* Bypass Internal Arbiter */</span><span class="cp"></span>
<span class="cp">#define HYDRA_FC_RESET_SCC	0x00000020	</span><span class="cm">/* Reset SCC */</span><span class="cp"></span>
<span class="cp">#define HYDRA_FC_MPIC_ENABLE	0x00000040	</span><span class="cm">/* Enable OpenPIC */</span><span class="cp"></span>
<span class="cp">#define HYDRA_FC_SLOW_SCC_PCLK	0x00000080	</span><span class="cm">/* 1=15.6672, 0=25 MHz */</span><span class="cp"></span>
<span class="cp">#define HYDRA_FC_MPIC_IS_MASTER	0x00000100	</span><span class="cm">/* OpenPIC Master Mode */</span><span class="cp"></span>


    <span class="cm">/*</span>
<span class="cm">     *  OpenPIC Interrupt Sources</span>
<span class="cm">     */</span>

<span class="cp">#define HYDRA_INT_SIO		0</span>
<span class="cp">#define HYDRA_INT_SCSI_DMA	1</span>
<span class="cp">#define HYDRA_INT_SCCA_TX_DMA	2</span>
<span class="cp">#define HYDRA_INT_SCCA_RX_DMA	3</span>
<span class="cp">#define HYDRA_INT_SCCB_TX_DMA	4</span>
<span class="cp">#define HYDRA_INT_SCCB_RX_DMA	5</span>
<span class="cp">#define HYDRA_INT_SCSI		6</span>
<span class="cp">#define HYDRA_INT_SCCA		7</span>
<span class="cp">#define HYDRA_INT_SCCB		8</span>
<span class="cp">#define HYDRA_INT_VIA		9</span>
<span class="cp">#define HYDRA_INT_ADB		10</span>
<span class="cp">#define HYDRA_INT_ADB_NMI	11</span>
<span class="cp">#define HYDRA_INT_EXT1		12	</span><span class="cm">/* PCI IRQW */</span><span class="cp"></span>
<span class="cp">#define HYDRA_INT_EXT2		13	</span><span class="cm">/* PCI IRQX */</span><span class="cp"></span>
<span class="cp">#define HYDRA_INT_EXT3		14	</span><span class="cm">/* PCI IRQY */</span><span class="cp"></span>
<span class="cp">#define HYDRA_INT_EXT4		15	</span><span class="cm">/* PCI IRQZ */</span><span class="cp"></span>
<span class="cp">#define HYDRA_INT_EXT5		16	</span><span class="cm">/* IDE Primay/Secondary */</span><span class="cp"></span>
<span class="cp">#define HYDRA_INT_EXT6		17	</span><span class="cm">/* IDE Secondary */</span><span class="cp"></span>
<span class="cp">#define HYDRA_INT_EXT7		18	</span><span class="cm">/* Power Off Request */</span><span class="cp"></span>
<span class="cp">#define HYDRA_INT_SPARE		19</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">hydra_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">macio_adb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASMPPC_HYDRA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
