****************************************
Report : qor
Design : riscv_core
Version: V-2023.12-SP5
Date   : Tue Apr 22 14:18:26 2025
****************************************
Warning: Invalid user port delay or slew threshold setting, use default setting. (TIM-205)


Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                     78
Critical Path Length:              2.96
Critical Path Slack:               3.20
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                     81
Critical Path Length:              3.78
Critical Path Slack:               3.07
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                     71
Critical Path Length:              2.38
Critical Path Slack:               3.79
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     77
Critical Path Length:              3.21
Critical Path Slack:               3.66
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.01
Total Hold Violation:             -0.71
No. of Hold Violations:             471
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                     77
Critical Path Length:              5.44
Critical Path Slack:               0.72
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                     79
Critical Path Length:              6.73
Critical Path Slack:               0.11
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                     75
Critical Path Length:              5.02
Critical Path Slack:               1.16
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     77
Critical Path Length:              6.34
Critical Path Slack:               0.52
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                     78
Critical Path Length:              3.51
Critical Path Slack:               2.65
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                     82
Critical Path Length:              4.31
Critical Path Slack:               2.55
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                     76
Critical Path Length:              2.97
Critical Path Slack:               3.20
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     80
Critical Path Length:              3.80
Critical Path Slack:               3.06
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             31
Hierarchical Port Count:           6057
Leaf Cell Count:                  22838
Buf/Inv Cell Count:                6315
Buf Cell Count:                    2666
Inv Cell Count:                    3649
Combinational Cell Count:         20490
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             2348
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       2348
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             8276.74
Noncombinational Area:          2502.74
Buf/Inv Area:                   1555.29
Total Buffer Area:               905.85
Total Inverter Area:             649.44
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                  153120.40
Net YLength:                  141078.30
----------------------------------------
Cell Area (netlist):                          10779.48
Cell Area (netlist and physical only):        10779.48
Net Length:                   294198.70


Design Rules
----------------------------------------
Total Number of Nets:             24961
Nets with Violations:              9837
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
