#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 26 22:54:43 2022
# Process ID: 36040
# Current directory: /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1/vivado.jou
# Running On: agustin-Lenovo-G50-80, OS: Linux, CPU Frequency: 1878.431 MHz, CPU Physical cores: 2, Host memory: 12463 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2588.414 ; gain = 5.961 ; free physical = 3602 ; free virtual = 10196
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agustin/Escritorio/Github/QMARL/fpga/pynq-z2/docs/core-comblock-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/agustin/Xilinx/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2604.430 ; gain = 16.016 ; free physical = 3575 ; free virtual = 10170
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_comblock_0_0/design_1_comblock_0_0.dcp' for cell 'design_1_i/comblock_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_complex_mult_fixpt_0_0/design_1_complex_mult_fixpt_0_0.dcp' for cell 'design_1_i/complex_mult_fixpt_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2604.488 ; gain = 0.000 ; free physical = 3273 ; free virtual = 9868
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.441 ; gain = 0.000 ; free physical = 3166 ; free virtual = 9763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2628.441 ; gain = 24.012 ; free physical = 3166 ; free virtual = 9763
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2644.441 ; gain = 16.000 ; free physical = 3156 ; free virtual = 9753

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d8824cae

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2660.316 ; gain = 15.875 ; free physical = 2753 ; free virtual = 9354

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d67d528c

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2516 ; free virtual = 9119
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d792774d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2516 ; free virtual = 9119
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 72 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 165263e72

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9118
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 231 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 165263e72

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9118
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 165263e72

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9118
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 165263e72

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9118
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |              72  |                                              0  |
|  Sweep                        |               0  |             231  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9119
Ending Logic Optimization Task | Checksum: 1afa3e8d3

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9119

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1afa3e8d3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9118

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1afa3e8d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9118

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9118
Ending Netlist Obfuscation Task | Checksum: 1afa3e8d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.363 ; gain = 0.000 ; free physical = 2515 ; free virtual = 9118
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2902.363 ; gain = 273.922 ; free physical = 2515 ; free virtual = 9118
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2942.383 ; gain = 0.000 ; free physical = 2506 ; free virtual = 9113
INFO: [Common 17-1381] The checkpoint '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2476 ; free virtual = 9081
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d1de0092

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2476 ; free virtual = 9081
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2476 ; free virtual = 9081

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7f4a863f

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2482 ; free virtual = 9088

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5995f7b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2484 ; free virtual = 9090

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5995f7b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2484 ; free virtual = 9090
Phase 1 Placer Initialization | Checksum: 5995f7b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2484 ; free virtual = 9090

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7749fc13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2482 ; free virtual = 9088

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: bf2cec17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2481 ; free virtual = 9087

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: bf2cec17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2481 ; free virtual = 9087

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6 nets or LUTs. Breaked 0 LUT, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2456 ; free virtual = 9068

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1ba6dd9a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2452 ; free virtual = 9065
Phase 2.4 Global Placement Core | Checksum: 16b3d278a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2450 ; free virtual = 9064
Phase 2 Global Placement | Checksum: 16b3d278a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2450 ; free virtual = 9064

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 229ccd20e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9063

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 219128da3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2448 ; free virtual = 9063

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f28b7f1d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2448 ; free virtual = 9063

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2a0af0c7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2448 ; free virtual = 9063

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 154e9d744

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2447 ; free virtual = 9065

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 185cc9ad7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2450 ; free virtual = 9065

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b78f0b97

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2450 ; free virtual = 9065
Phase 3 Detail Placement | Checksum: 1b78f0b97

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2450 ; free virtual = 9065

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 232e6d738

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.571 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 284c350a9

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 255769e01

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065
Phase 4.1.1.1 BUFG Insertion | Checksum: 232e6d738

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.571. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fce9a6b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065
Phase 4.1 Post Commit Optimization | Checksum: 1fce9a6b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fce9a6b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2450 ; free virtual = 9066

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fce9a6b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065
Phase 4.3 Placer Reporting | Checksum: 1fce9a6b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f55c3193

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065
Ending Placer Task | Checksum: 17023409c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2449 ; free virtual = 9065
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2464 ; free virtual = 9079
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2469 ; free virtual = 9087
INFO: [Common 17-1381] The checkpoint '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2453 ; free virtual = 9078
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2469 ; free virtual = 9090
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3042.949 ; gain = 0.000 ; free physical = 2431 ; free virtual = 9073
INFO: [Common 17-1381] The checkpoint '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8be96ed0 ConstDB: 0 ShapeSum: e439d1cc RouteDB: 0
Post Restoration Checksum: NetGraph: 9318d175 NumContArr: 3cb7c6bb Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: cfd09830

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 3085.383 ; gain = 42.434 ; free physical = 2344 ; free virtual = 8958

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cfd09830

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 3085.383 ; gain = 42.434 ; free physical = 2345 ; free virtual = 8959

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cfd09830

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 3093.379 ; gain = 50.430 ; free physical = 2328 ; free virtual = 8942

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cfd09830

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 3093.379 ; gain = 50.430 ; free physical = 2328 ; free virtual = 8942
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15861f708

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2320 ; free virtual = 8932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.512  | TNS=0.000  | WHS=-0.143 | THS=-9.754 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1076
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1076
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1637d118a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2317 ; free virtual = 8928

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1637d118a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2317 ; free virtual = 8928
Phase 3 Initial Routing | Checksum: 1074f4c62

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2314 ; free virtual = 8928

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.501  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 172116a0d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928
Phase 4 Rip-up And Reroute | Checksum: 172116a0d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 152ab96f5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 152ab96f5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 152ab96f5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928
Phase 5 Delay and Skew Optimization | Checksum: 152ab96f5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a74555c9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.616  | TNS=0.000  | WHS=0.101  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 114eb6bf7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928
Phase 6 Post Hold Fix | Checksum: 114eb6bf7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.184944 %
  Global Horizontal Routing Utilization  = 0.167174 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f87cc97c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2313 ; free virtual = 8928

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f87cc97c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 3119.262 ; gain = 76.312 ; free physical = 2312 ; free virtual = 8927

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cb6be9a6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 3151.277 ; gain = 108.328 ; free physical = 2312 ; free virtual = 8927

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.616  | TNS=0.000  | WHS=0.101  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cb6be9a6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 3151.277 ; gain = 108.328 ; free physical = 2313 ; free virtual = 8928
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 3151.277 ; gain = 108.328 ; free physical = 2334 ; free virtual = 8949

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 3151.277 ; gain = 108.328 ; free physical = 2334 ; free virtual = 8949
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3151.277 ; gain = 0.000 ; free physical = 2322 ; free virtual = 8941
INFO: [Common 17-1381] The checkpoint '/home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/agustin/Escritorio/Github/QMARL/fpga/VQC_FPGA/VQC_FPGA.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp_2 input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp_2 input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp input design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp output design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp output design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp_2 output design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp output design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp multiplier stage design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_add_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp multiplier stage design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp_2 multiplier stage design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp multiplier stage design_1_i/complex_mult_fixpt_0/U0/complex_mult_fixpt_sub_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3485.699 ; gain = 303.766 ; free physical = 2277 ; free virtual = 8914
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 22:57:34 2022...
