SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a35t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/_tmp/
SET_PREFERENCE subworkingdirectory f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name A7_ddr3_mig
SET_PARAMETER xml_input_file F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/mig_b.prj
SET_PARAMETER data_dir_path d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1
SET_CORE_DATASHEET d:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1/data/docs/ds176_7series_MIS.pdf
