

================================================================
== Vivado HLS Report for 'fir_top'
================================================================
* Date:           Wed Jun 27 16:18:46 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030sbv485-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  5003|  5003|  5002|  5002| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+------+------+------+------+---------+
        |                         |                      |   Latency   |   Interval  | Pipeline|
        |         Instance        |        Module        |  min |  max |  min |  max |   Type  |
        +-------------------------+----------------------+------+------+------+------+---------+
        |p_fir_2ch_int_cpp_li_U0  |p_fir_2ch_int_cpp_li  |    10|    10|    10|    10|   none  |
        |dummy_be_U0              |dummy_be              |  5001|  5001|  5001|  5001|   none  |
        |dummy_fe_U0              |dummy_fe              |  5001|  5001|  5001|  5001|   none  |
        +-------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        0|      -|      10|     80|
|Instance         |        0|     48|     352|    514|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     48|     364|    602|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     12|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |dummy_be_U0              |dummy_be              |        0|      0|   68|  122|
    |dummy_fe_U0              |dummy_fe              |        0|      0|   44|  129|
    |p_fir_2ch_int_cpp_li_U0  |p_fir_2ch_int_cpp_li  |        0|     48|  240|  263|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     48|  352|  514|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+------+-----+---------+
    |fir_in_channel_U   |        0|  5|  28|     1|   16|       16|
    |fir_out_channel_U  |        0|  5|  52|     1|   40|       40|
    +-------------------+---------+---+----+------+-----+---------+
    |Total              |        0| 10|  80|     2|   56|       56|
    +-------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |dummy_be_U0_ap_start              |  1|   0|    1|          0|
    |p_fir_2ch_int_cpp_li_U0_ap_start  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|din_i_V_dout     |  in |   16|   ap_fifo  |    din_i_V   |    pointer   |
|din_i_V_empty_n  |  in |    1|   ap_fifo  |    din_i_V   |    pointer   |
|din_i_V_read     | out |    1|   ap_fifo  |    din_i_V   |    pointer   |
|din_q_V_dout     |  in |   16|   ap_fifo  |    din_q_V   |    pointer   |
|din_q_V_empty_n  |  in |    1|   ap_fifo  |    din_q_V   |    pointer   |
|din_q_V_read     | out |    1|   ap_fifo  |    din_q_V   |    pointer   |
|dout_i_V_din     | out |   40|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_i_V_full_n  |  in |    1|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_i_V_write   | out |    1|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_q_V_din     | out |   40|   ap_fifo  |   dout_q_V   |    pointer   |
|dout_q_V_full_n  |  in |    1|   ap_fifo  |   dout_q_V   |    pointer   |
|dout_q_V_write   | out |    1|   ap_fifo  |   dout_q_V   |    pointer   |
|ap_clk           |  in |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    fir_top   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    fir_top   | return value |
+-----------------+-----+-----+------------+--------------+--------------+

