#ifndef _INTC_H_
#define _INTC_H_

#define IRQ_NOT_HANDLED    0x0000
#define IRQ_HANDLED        0x0001
#define FIQ_NOT_HANDLED    0x1000
#define FIQ_HANDLED        0x1001

#define INTC_BASE          0x48200000
#define INTC_SYSCONFIG            (vu32 *)(INTC_BASE+0x010)
#define INTC_SYSSTATUS            (vu32 *)(INTC_BASE+0x014)
#define INTC_CONTROL              (vu32 *)(INTC_BASE+0x048)
#define INTC_IDLE                 (vu32 *)(INTC_BASE+0x050)
#define INTC_THRESHOLD            (vu32 *)(INTC_BASE+0x068)

#define INTC_ITR0                 (vu32 *)(INTC_BASE+0x080)
#define INTC_MIR0                 (vu32 *)(INTC_BASE+0x084)
#define INTC_MIR_CLEAR0           (vu32 *)(INTC_BASE+0x088)
#define INTC_MIR_SET0             (vu32 *)(INTC_BASE+0x08c)
#define INTC_ISR_SET0             (vu32 *)(INTC_BASE+0x090)
#define INTC_ISR_CLEAR0           (vu32 *)(INTC_BASE+0x094)
#define INTC_PENDING_IRQ0         (vu32 *)(INTC_BASE+0x098)
#define INTC_PENDING_FIQ0         (vu32 *)(INTC_BASE+0x09c)

#define INTC_ITR1                 (vu32 *)(INTC_BASE+0x0a0)
#define INTC_MIR1                 (vu32 *)(INTC_BASE+0x0a4)
#define INTC_MIR_CLEAR1           (vu32 *)(INTC_BASE+0x0a8)
#define INTC_MIR_SET1             (vu32 *)(INTC_BASE+0x0ac)
#define INTC_ISR_SET1             (vu32 *)(INTC_BASE+0x0b0)
#define INTC_ISR_CLEAR1           (vu32 *)(INTC_BASE+0x0b4)
#define INTC_PENDING_IRQ1         (vu32 *)(INTC_BASE+0x0b8)
#define INTC_PENDING_FIQ1         (vu32 *)(INTC_BASE+0x0bc)

#define INTC_ITR2                 (vu32 *)(INTC_BASE+0x0c0)
#define INTC_MIR2                 (vu32 *)(INTC_BASE+0x0c4)
#define INTC_MIR_CLEAR2           (vu32 *)(INTC_BASE+0x0c8)
#define INTC_MIR_SET2             (vu32 *)(INTC_BASE+0x0cc)
#define INTC_ISR_SET2             (vu32 *)(INTC_BASE+0x0d0)
#define INTC_ISR_CLEAR2           (vu32 *)(INTC_BASE+0x0d4)
#define INTC_PENDING_IRQ2         (vu32 *)(INTC_BASE+0x0d8)
#define INTC_PENDING_FIQ2         (vu32 *)(INTC_BASE+0x0dc)

#define INTC_ITR3                 (vu32 *)(INTC_BASE+0x0e0)
#define INTC_MIR3                 (vu32 *)(INTC_BASE+0x0e4)
#define INTC_MIR_CLEAR3           (vu32 *)(INTC_BASE+0x0e8)
#define INTC_MIR_SET3             (vu32 *)(INTC_BASE+0x0ec)
#define INTC_ISR_SET3             (vu32 *)(INTC_BASE+0x0f0)
#define INTC_ISR_CLEAR3           (vu32 *)(INTC_BASE+0x0f4)
#define INTC_PENDING_IRQ3         (vu32 *)(INTC_BASE+0x0f8)
#define INTC_PENDING_FIQ3         (vu32 *)(INTC_BASE+0x0fc)

#define INTC_ILR                  (vu32 *)(INTC_BASE+0x100)

#define INTC_ILR0                 ( * (vu32 *)(INTC_BASE+0x100))
#define INTC_ILR1                 ( * (vu32 *)(INTC_BASE+0x104))
#define INTC_ILR2                 ( * (vu32 *)(INTC_BASE+0x108))
#define INTC_ILR3                 ( * (vu32 *)(INTC_BASE+0x10c))
#define INTC_ILR4                 ( * (vu32 *)(INTC_BASE+0x110))
#define INTC_ILR5                 ( * (vu32 *)(INTC_BASE+0x114))
#define INTC_ILR6                 ( * (vu32 *)(INTC_BASE+0x118))
#define INTC_ILR7                 ( * (vu32 *)(INTC_BASE+0x11c))
#define INTC_ILR8                 ( * (vu32 *)(INTC_BASE+0x120))
#define INTC_ILR9                 ( * (vu32 *)(INTC_BASE+0x124))
#define INTC_ILR10                ( * (vu32 *)(INTC_BASE+0x128))
#define INTC_ILR11                ( * (vu32 *)(INTC_BASE+0x12c))
#define INTC_ILR12                ( * (vu32 *)(INTC_BASE+0x130))
#define INTC_ILR13                ( * (vu32 *)(INTC_BASE+0x134))
#define INTC_ILR14                ( * (vu32 *)(INTC_BASE+0x138))
#define INTC_ILR15                ( * (vu32 *)(INTC_BASE+0x13c))
#define INTC_ILR16                ( * (vu32 *)(INTC_BASE+0x140))
#define INTC_ILR17                ( * (vu32 *)(INTC_BASE+0x144))
#define INTC_ILR18                ( * (vu32 *)(INTC_BASE+0x148))
#define INTC_ILR19                ( * (vu32 *)(INTC_BASE+0x14c))
#define INTC_ILR20                ( * (vu32 *)(INTC_BASE+0x150))
#define INTC_ILR21                ( * (vu32 *)(INTC_BASE+0x154))
#define INTC_ILR22                ( * (vu32 *)(INTC_BASE+0x158))
#define INTC_ILR23                ( * (vu32 *)(INTC_BASE+0x15c))
#define INTC_ILR24                ( * (vu32 *)(INTC_BASE+0x160))
#define INTC_ILR25                ( * (vu32 *)(INTC_BASE+0x164))
#define INTC_ILR26                ( * (vu32 *)(INTC_BASE+0x168))
#define INTC_ILR27                ( * (vu32 *)(INTC_BASE+0x16c))
#define INTC_ILR28                ( * (vu32 *)(INTC_BASE+0x170))
#define INTC_ILR29                ( * (vu32 *)(INTC_BASE+0x174))
#define INTC_ILR30                ( * (vu32 *)(INTC_BASE+0x178))
#define INTC_ILR31                ( * (vu32 *)(INTC_BASE+0x17c))
#define INTC_ILR32                ( * (vu32 *)(INTC_BASE+0x180))
#define INTC_ILR33                ( * (vu32 *)(INTC_BASE+0x184))
#define INTC_ILR34                ( * (vu32 *)(INTC_BASE+0x188))
#define INTC_ILR35                ( * (vu32 *)(INTC_BASE+0x18c))
#define INTC_ILR36                ( * (vu32 *)(INTC_BASE+0x190))
#define INTC_ILR37                ( * (vu32 *)(INTC_BASE+0x194))
#define INTC_ILR38                ( * (vu32 *)(INTC_BASE+0x198))
#define INTC_ILR39                ( * (vu32 *)(INTC_BASE+0x19c))
#define INTC_ILR40                ( * (vu32 *)(INTC_BASE+0x1a0))
#define INTC_ILR41                ( * (vu32 *)(INTC_BASE+0x1a4))
#define INTC_ILR42                ( * (vu32 *)(INTC_BASE+0x1a8))
#define INTC_ILR43                ( * (vu32 *)(INTC_BASE+0x1ac))
#define INTC_ILR44                ( * (vu32 *)(INTC_BASE+0x1b0))
#define INTC_ILR45                ( * (vu32 *)(INTC_BASE+0x1b4))
#define INTC_ILR46                ( * (vu32 *)(INTC_BASE+0x1b8))
#define INTC_ILR47                ( * (vu32 *)(INTC_BASE+0x1bc))
#define INTC_ILR48                ( * (vu32 *)(INTC_BASE+0x1c0))
#define INTC_ILR49                ( * (vu32 *)(INTC_BASE+0x1c4))
#define INTC_ILR50                ( * (vu32 *)(INTC_BASE+0x1c8))
#define INTC_ILR51                ( * (vu32 *)(INTC_BASE+0x1cc))
#define INTC_ILR52                ( * (vu32 *)(INTC_BASE+0x1d0))
#define INTC_ILR53                ( * (vu32 *)(INTC_BASE+0x1d4))
#define INTC_ILR54                ( * (vu32 *)(INTC_BASE+0x1d8))
#define INTC_ILR55                ( * (vu32 *)(INTC_BASE+0x1dc))
#define INTC_ILR56                ( * (vu32 *)(INTC_BASE+0x1e0))
#define INTC_ILR57                ( * (vu32 *)(INTC_BASE+0x1e4))
#define INTC_ILR58                ( * (vu32 *)(INTC_BASE+0x1e8))
#define INTC_ILR59                ( * (vu32 *)(INTC_BASE+0x1ec))
#define INTC_ILR60                ( * (vu32 *)(INTC_BASE+0x1f0))
#define INTC_ILR61                ( * (vu32 *)(INTC_BASE+0x1f4))
#define INTC_ILR62                ( * (vu32 *)(INTC_BASE+0x1f8))
#define INTC_ILR63                ( * (vu32 *)(INTC_BASE+0x1fc))
#define INTC_ILR64                ( * (vu32 *)(INTC_BASE+0x200))
#define INTC_ILR65                ( * (vu32 *)(INTC_BASE+0x204))
#define INTC_ILR66                ( * (vu32 *)(INTC_BASE+0x208))
#define INTC_ILR67                ( * (vu32 *)(INTC_BASE+0x20c))
#define INTC_ILR68                ( * (vu32 *)(INTC_BASE+0x210))
#define INTC_ILR69                ( * (vu32 *)(INTC_BASE+0x214))
#define INTC_ILR70                ( * (vu32 *)(INTC_BASE+0x218))
#define INTC_ILR71                ( * (vu32 *)(INTC_BASE+0x21c))
#define INTC_ILR72                ( * (vu32 *)(INTC_BASE+0x220))
#define INTC_ILR73                ( * (vu32 *)(INTC_BASE+0x224))
#define INTC_ILR74                ( * (vu32 *)(INTC_BASE+0x228))
#define INTC_ILR75                ( * (vu32 *)(INTC_BASE+0x22c))
#define INTC_ILR76                ( * (vu32 *)(INTC_BASE+0x230))
#define INTC_ILR77                ( * (vu32 *)(INTC_BASE+0x234))
#define INTC_ILR78                ( * (vu32 *)(INTC_BASE+0x238))
#define INTC_ILR79                ( * (vu32 *)(INTC_BASE+0x23c))
#define INTC_ILR80                ( * (vu32 *)(INTC_BASE+0x240))
#define INTC_ILR81                ( * (vu32 *)(INTC_BASE+0x244))
#define INTC_ILR82                ( * (vu32 *)(INTC_BASE+0x248))
#define INTC_ILR83                ( * (vu32 *)(INTC_BASE+0x24c))
#define INTC_ILR84                ( * (vu32 *)(INTC_BASE+0x250))
#define INTC_ILR85                ( * (vu32 *)(INTC_BASE+0x254))
#define INTC_ILR86                ( * (vu32 *)(INTC_BASE+0x258))
#define INTC_ILR87                ( * (vu32 *)(INTC_BASE+0x25c))
#define INTC_ILR88                ( * (vu32 *)(INTC_BASE+0x260))
#define INTC_ILR89                ( * (vu32 *)(INTC_BASE+0x264))
#define INTC_ILR90                ( * (vu32 *)(INTC_BASE+0x268))
#define INTC_ILR91                ( * (vu32 *)(INTC_BASE+0x26c))
#define INTC_ILR92                ( * (vu32 *)(INTC_BASE+0x270))
#define INTC_ILR93                ( * (vu32 *)(INTC_BASE+0x274))
#define INTC_ILR94                ( * (vu32 *)(INTC_BASE+0x278))
#define INTC_ILR95                ( * (vu32 *)(INTC_BASE+0x27c))
#define INTC_ILR96                ( * (vu32 *)(INTC_BASE+0x280))
#define INTC_ILR97                ( * (vu32 *)(INTC_BASE+0x284))
#define INTC_ILR98                ( * (vu32 *)(INTC_BASE+0x288))
#define INTC_ILR99                ( * (vu32 *)(INTC_BASE+0x28c))
#define INTC_ILR100               ( * (vu32 *)(INTC_BASE+0x290))
#define INTC_ILR101               ( * (vu32 *)(INTC_BASE+0x294))
#define INTC_ILR102               ( * (vu32 *)(INTC_BASE+0x298))
#define INTC_ILR103               ( * (vu32 *)(INTC_BASE+0x29c))
#define INTC_ILR104               ( * (vu32 *)(INTC_BASE+0x2a0))
#define INTC_ILR105               ( * (vu32 *)(INTC_BASE+0x2a4))
#define INTC_ILR106               ( * (vu32 *)(INTC_BASE+0x2a8))
#define INTC_ILR107               ( * (vu32 *)(INTC_BASE+0x2ac))
#define INTC_ILR108               ( * (vu32 *)(INTC_BASE+0x2b0))
#define INTC_ILR109               ( * (vu32 *)(INTC_BASE+0x2b4))
#define INTC_ILR110               ( * (vu32 *)(INTC_BASE+0x2b8))
#define INTC_ILR111               ( * (vu32 *)(INTC_BASE+0x2bc))
#define INTC_ILR112               ( * (vu32 *)(INTC_BASE+0x2c0))
#define INTC_ILR113               ( * (vu32 *)(INTC_BASE+0x2c4))
#define INTC_ILR114               ( * (vu32 *)(INTC_BASE+0x2c8))
#define INTC_ILR115               ( * (vu32 *)(INTC_BASE+0x2cc))
#define INTC_ILR116               ( * (vu32 *)(INTC_BASE+0x2d0))
#define INTC_ILR117               ( * (vu32 *)(INTC_BASE+0x2d4))
#define INTC_ILR118               ( * (vu32 *)(INTC_BASE+0x2d8))
#define INTC_ILR119               ( * (vu32 *)(INTC_BASE+0x2dc))
#define INTC_ILR120               ( * (vu32 *)(INTC_BASE+0x2e0))
#define INTC_ILR121               ( * (vu32 *)(INTC_BASE+0x2e4))
#define INTC_ILR122               ( * (vu32 *)(INTC_BASE+0x2e8))
#define INTC_ILR123               ( * (vu32 *)(INTC_BASE+0x2ec))
#define INTC_ILR124               ( * (vu32 *)(INTC_BASE+0x2f0))
#define INTC_ILR125               ( * (vu32 *)(INTC_BASE+0x2f4))
#define INTC_ILR126               ( * (vu32 *)(INTC_BASE+0x2f8))
#define INTC_ILR127               ( * (vu32 *)(INTC_BASE+0x2fc))

#endif /* _INTC_H_ */

