{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 11 21:01:14 2021 " "Info: Processing started: Thu Mar 11 21:01:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp_data_path -c exp_data_path --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp_data_path -c exp_data_path --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_data_path.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp_data_path.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp_data_path " "Info: Found entity 1: exp_data_path" {  } { { "exp_data_path.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_data_path.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_data_path " "Info: Elaborating entity \"exp_data_path\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "exp_r_alu.vhd 2 1 " "Warning: Using design file exp_r_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_r_alu-rtl " "Info: Found design unit 1: exp_r_alu-rtl" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exp_r_alu " "Info: Found entity 1: exp_r_alu" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_r_alu exp_r_alu:inst " "Info: Elaborating entity \"exp_r_alu\" for hierarchy \"exp_r_alu:inst\"" {  } { { "exp_data_path.bdf" "inst" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_data_path.bdf" { { 80 240 360 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "exp_ram3.bdf 1 1 " "Warning: Using design file exp_ram3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exp_ram3 " "Info: Found entity 1: exp_ram3" {  } { { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_ram3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_ram3 exp_ram3:inst1 " "Info: Elaborating entity \"exp_ram3\" for hierarchy \"exp_ram3:inst1\"" {  } { { "exp_data_path.bdf" "inst1" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_data_path.bdf" { { 96 672 824 320 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sw_pc_ar inst1 " "Warning: Block or symbol \"sw_pc_ar\" of instance \"inst1\" overlaps another block or symbol" {  } { { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_ram3.bdf" { { 16 312 472 208 "inst1" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sw_pc_ar.vhd 2 1 " "Warning: Using design file sw_pc_ar.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_pc_ar-rtl " "Info: Found design unit 1: sw_pc_ar-rtl" {  } { { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/sw_pc_ar.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sw_pc_ar " "Info: Found entity 1: sw_pc_ar" {  } { { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/sw_pc_ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_pc_ar exp_ram3:inst1\|sw_pc_ar:inst1 " "Info: Elaborating entity \"sw_pc_ar\" for hierarchy \"exp_ram3:inst1\|sw_pc_ar:inst1\"" {  } { { "exp_ram3.bdf" "inst1" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_ram3.bdf" { { 16 312 472 208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO exp_ram3:inst1\|LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"exp_ram3:inst1\|LPM_RAM_IO:inst\"" {  } { { "exp_ram3.bdf" "inst" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_ram3.bdf" { { 24 560 688 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_ram3:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"exp_ram3:inst1\|LPM_RAM_IO:inst\"" {  } { { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_ram3.bdf" { { 24 560 688 152 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp_ram3:inst1\|LPM_RAM_IO:inst " "Info: Instantiated megafunction \"exp_ram3:inst1\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE initial_file.mif " "Info: Parameter \"LPM_FILE\" = \"initial_file.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_ram3.bdf" { { 24 560 688 152 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_ram3.bdf" { { 24 560 688 152 "inst" "" } } } } { "exp_data_path.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_data_path.bdf" { { 96 672 824 320 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram exp_ram3:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"exp_ram3:inst1\|LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_ram3.bdf" { { 24 560 688 152 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block exp_ram3:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"exp_ram3:inst1\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_data_path/exp_ram3.bdf" { { 24 560 688 152 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v9a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v9a1 " "Info: Found entity 1: altsyncram_v9a1" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/db/altsyncram_v9a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v9a1 exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated " "Info: Elaborating entity \"altsyncram_v9a1\" for hierarchy \"exp_ram3:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_r_alu:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_r_alu:inst\|Mux0\"" {  } { { "exp_r_alu.vhd" "Mux0" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_r_alu:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_r_alu:inst\|Mux1\"" {  } { { "exp_r_alu.vhd" "Mux1" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_r_alu:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_r_alu:inst\|Mux2\"" {  } { { "exp_r_alu.vhd" "Mux2" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_r_alu:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_r_alu:inst\|Mux3\"" {  } { { "exp_r_alu.vhd" "Mux3" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_r_alu:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_r_alu:inst\|Mux4\"" {  } { { "exp_r_alu.vhd" "Mux4" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_r_alu:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_r_alu:inst\|Mux5\"" {  } { { "exp_r_alu.vhd" "Mux5" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_r_alu:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_r_alu:inst\|Mux6\"" {  } { { "exp_r_alu.vhd" "Mux6" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "exp_r_alu:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"exp_r_alu:inst\|Mux7\"" {  } { { "exp_r_alu.vhd" "Mux7" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_r_alu:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"exp_r_alu:inst\|lpm_mux:Mux0\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp_r_alu:inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"exp_r_alu:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ooc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ooc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ooc " "Info: Found entity 1: mux_ooc" {  } { { "db/mux_ooc.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/db/mux_ooc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "exp_r_alu:inst\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"exp_r_alu:inst\|lpm_mux:Mux7\"" {  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp_r_alu:inst\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"exp_r_alu:inst\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_data_path/exp_r_alu.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 11 21:01:16 2021 " "Info: Processing ended: Thu Mar 11 21:01:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
