
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	00 29 00 20 f1 34 00 00 39 8c 00 00 c5 34 00 00     .). .4..9....4..
  10:	c5 34 00 00 c5 34 00 00 c5 34 00 00 00 00 00 00     .4...4...4......
	...
  2c:	19 2e 00 00 c5 34 00 00 00 00 00 00 c5 2d 00 00     .....4.......-..
  3c:	c5 34 00 00                                         .4..

00000040 <_irq_vector_table>:
  40:	c9 2e 00 00 d9 4d 00 00 c9 2e 00 00 c9 2e 00 00     .....M..........
  50:	c9 2e 00 00 c9 2e 00 00 c9 2e 00 00 c9 2e 00 00     ................
  60:	c9 2e 00 00 c9 2e 00 00 19 67 00 00 c9 2e 00 00     .........g......
  70:	c9 2e 00 00 c9 2e 00 00 c9 2e 00 00 c9 2e 00 00     ................
  80:	c9 2e 00 00 c9 2e 00 00 c9 2e 00 00 c9 2e 00 00     ................
  90:	1d 4e 00 00 c9 2e 00 00 c9 2e 00 00 c9 2e 00 00     .N..............
  a0:	c9 2e 00 00 c9 2e 00 00 c9 2e 00 00 c9 2e 00 00     ................
  b0:	c9 2e 00 00 c9 2e 00 00 c9 2e 00 00 c9 2e 00 00     ................
  c0:	c9 2e 00 00 c9 2e 00 00 c9 2e 00 00 c9 2e 00 00     ................
  d0:	c9 2e 00 00 c9 2e 00 00 c9 2e 00 00 c9 2e 00 00     ................

Disassembly of section text:

000000e0 <__aeabi_uldivmod>:
      e0:	b953      	cbnz	r3, f8 <__aeabi_uldivmod+0x18>
      e2:	b94a      	cbnz	r2, f8 <__aeabi_uldivmod+0x18>
      e4:	2900      	cmp	r1, #0
      e6:	bf08      	it	eq
      e8:	2800      	cmpeq	r0, #0
      ea:	bf1c      	itt	ne
      ec:	f04f 31ff 	movne.w	r1, #4294967295
      f0:	f04f 30ff 	movne.w	r0, #4294967295
      f4:	f000 b80c 	b.w	110 <__aeabi_idiv0>
      f8:	f1ad 0c08 	sub.w	ip, sp, #8
      fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     100:	f000 f904 	bl	30c <__udivmoddi4>
     104:	f8dd e004 	ldr.w	lr, [sp, #4]
     108:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     10c:	b004      	add	sp, #16
     10e:	4770      	bx	lr

00000110 <__aeabi_idiv0>:
     110:	4770      	bx	lr
     112:	bf00      	nop

00000114 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA>:
     114:	b570      	push	{r4, r5, r6, lr}
     116:	4c17      	ldr	r4, [pc, #92]	; (174 <__data_size+0x4>)
     118:	7860      	ldrb	r0, [r4, #1]
     11a:	2800      	cmp	r0, #0
     11c:	d123      	bne.n	166 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x52>
     11e:	2001      	movs	r0, #1
     120:	7060      	strb	r0, [r4, #1]
     122:	f000 fa61 	bl	5e8 <sym_SWIBDSDMHUYNCG5ZWLB52J7NETJIUBPCO5IIQFA>
     126:	f06f 0527 	mvn.w	r5, #39	; 0x27
     12a:	b928      	cbnz	r0, 138 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x24>
     12c:	f000 fa72 	bl	614 <sym_6PVOPWDLWTXOTRZZ7LP36TLYTLPTQHNAUQNFHEA>
     130:	b910      	cbnz	r0, 138 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x24>
     132:	f000 fa79 	bl	628 <sym_USR4MDT6VMTQLOGKNN4MALBZ3GJPD2KOEY4HFAQ>
     136:	b120      	cbz	r0, 142 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x2e>
     138:	480f      	ldr	r0, [pc, #60]	; (178 <__data_size+0x8>)
     13a:	6060      	str	r0, [r4, #4]
     13c:	70a5      	strb	r5, [r4, #2]
     13e:	2008      	movs	r0, #8
     140:	e010      	b.n	164 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x50>
     142:	f000 fa33 	bl	5ac <sym_BN6ZO2NBHRGKZ2NRQYWFBXVGKNG6Y5K55UNAWGA>
     146:	b940      	cbnz	r0, 15a <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x46>
     148:	f000 fa3a 	bl	5c0 <sym_5EMXP3L6SPQSCAJKKRH62ZOKJCCSKLI3WEX2WHY>
     14c:	b928      	cbnz	r0, 15a <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x46>
     14e:	f000 fa41 	bl	5d4 <sym_H2QJCU2ORTYAFBAQQ2FHUYIAZO4HCXEKCQ4SS2Q>
     152:	b910      	cbnz	r0, 15a <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x46>
     154:	f000 fa52 	bl	5fc <sym_QPP3IZFSWHUV4JQ6ODMIVIARPB4PQYUFESV7BRQ>
     158:	b130      	cbz	r0, 168 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA+0x54>
     15a:	4807      	ldr	r0, [pc, #28]	; (178 <__data_size+0x8>)
     15c:	3031      	adds	r0, #49	; 0x31
     15e:	6060      	str	r0, [r4, #4]
     160:	70a5      	strb	r5, [r4, #2]
     162:	2004      	movs	r0, #4
     164:	70e0      	strb	r0, [r4, #3]
     166:	bd70      	pop	{r4, r5, r6, pc}
     168:	f240 113f 	movw	r1, #319	; 0x13f
     16c:	2074      	movs	r0, #116	; 0x74
     16e:	f000 f855 	bl	21c <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q>
     172:	0000      	.short	0x0000
     174:	20000000 	.word	0x20000000
     178:	000006d4 	.word	0x000006d4

0000017c <mpsl_tx_power_radio_supported_power_adjust>:
     17c:	4a06      	ldr	r2, [pc, #24]	; (198 <mpsl_tx_power_radio_supported_power_adjust+0x1c>)
     17e:	b500      	push	{lr}
     180:	f992 2003 	ldrsb.w	r2, [r2, #3]
     184:	4290      	cmp	r0, r2
     186:	db01      	blt.n	18c <mpsl_tx_power_radio_supported_power_adjust+0x10>
     188:	4610      	mov	r0, r2
     18a:	bd00      	pop	{pc}
     18c:	f000 f808 	bl	1a0 <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ>
     190:	4902      	ldr	r1, [pc, #8]	; (19c <mpsl_tx_power_radio_supported_power_adjust+0x20>)
     192:	5608      	ldrsb	r0, [r1, r0]
     194:	bd00      	pop	{pc}
     196:	0000      	.short	0x0000
     198:	20000000 	.word	0x20000000
     19c:	000006c6 	.word	0x000006c6

000001a0 <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ>:
     1a0:	4602      	mov	r2, r0
     1a2:	4813      	ldr	r0, [pc, #76]	; (1f0 <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ+0x50>)
     1a4:	b510      	push	{r4, lr}
     1a6:	f990 3003 	ldrsb.w	r3, [r0, #3]
     1aa:	429a      	cmp	r2, r3
     1ac:	db01      	blt.n	1b2 <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ+0x12>
     1ae:	200d      	movs	r0, #13
     1b0:	bd10      	pop	{r4, pc}
     1b2:	f990 3002 	ldrsb.w	r3, [r0, #2]
     1b6:	429a      	cmp	r2, r3
     1b8:	dc01      	bgt.n	1be <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ+0x1e>
     1ba:	2000      	movs	r0, #0
     1bc:	bd10      	pop	{r4, pc}
     1be:	b101      	cbz	r1, 1c2 <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ+0x22>
     1c0:	2101      	movs	r1, #1
     1c2:	1ad4      	subs	r4, r2, r3
     1c4:	6843      	ldr	r3, [r0, #4]
     1c6:	5d18      	ldrb	r0, [r3, r4]
     1c8:	4c0a      	ldr	r4, [pc, #40]	; (1f4 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY>)
     1ca:	5624      	ldrsb	r4, [r4, r0]
     1cc:	4294      	cmp	r4, r2
     1ce:	d0f5      	beq.n	1bc <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ+0x1c>
     1d0:	4c08      	ldr	r4, [pc, #32]	; (1f4 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY>)
     1d2:	4408      	add	r0, r1
     1d4:	343f      	adds	r4, #63	; 0x3f
     1d6:	b2c0      	uxtb	r0, r0
     1d8:	b2d2      	uxtb	r2, r2
     1da:	42a3      	cmp	r3, r4
     1dc:	d1ee      	bne.n	1bc <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ+0x1c>
     1de:	2900      	cmp	r1, #0
     1e0:	d0ec      	beq.n	1bc <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ+0x1c>
     1e2:	2a01      	cmp	r2, #1
     1e4:	d001      	beq.n	1ea <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ+0x4a>
     1e6:	2a02      	cmp	r2, #2
     1e8:	d1e8      	bne.n	1bc <sym_VWOYI7XCNXBFVPWSS6WFJ2CWKPJYCMRRQTU7QWQ+0x1c>
     1ea:	1c40      	adds	r0, r0, #1
     1ec:	b2c0      	uxtb	r0, r0
     1ee:	bd10      	pop	{r4, pc}
     1f0:	20000000 	.word	0x20000000
     1f4:	000006c6 	.word	0x000006c6
     1f8:	f3bf 8f4f 	dsb	sy
     1fc:	4805      	ldr	r0, [pc, #20]	; (214 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x20>)
     1fe:	6801      	ldr	r1, [r0, #0]
     200:	4a05      	ldr	r2, [pc, #20]	; (218 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x24>)
     202:	f401 61e0 	and.w	r1, r1, #1792	; 0x700
     206:	4311      	orrs	r1, r2
     208:	6001      	str	r1, [r0, #0]
     20a:	f3bf 8f4f 	dsb	sy
     20e:	bf00      	nop
     210:	e7fd      	b.n	20e <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x1a>
     212:	0000      	.short	0x0000
     214:	e000ed0c 	.word	0xe000ed0c
     218:	05fa0004 	.word	0x05fa0004

0000021c <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q>:
     21c:	b50e      	push	{r1, r2, r3, lr}
     21e:	b672      	cpsid	i
     220:	4a0f      	ldr	r2, [pc, #60]	; (260 <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q+0x44>)
     222:	6855      	ldr	r5, [r2, #4]
     224:	b1d5      	cbz	r5, 25c <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q+0x40>
     226:	2200      	movs	r2, #0
     228:	4603      	mov	r3, r0
     22a:	466e      	mov	r6, sp
     22c:	240a      	movs	r4, #10
     22e:	e003      	b.n	238 <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q+0x1c>
     230:	fbb0 f0f4 	udiv	r0, r0, r4
     234:	1c52      	adds	r2, r2, #1
     236:	b2d2      	uxtb	r2, r2
     238:	2800      	cmp	r0, #0
     23a:	d1f9      	bne.n	230 <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q+0x14>
     23c:	54b0      	strb	r0, [r6, r2]
     23e:	e009      	b.n	254 <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q+0x38>
     240:	fbb3 f0f4 	udiv	r0, r3, r4
     244:	fb04 3010 	mls	r0, r4, r0, r3
     248:	fbb3 f3f4 	udiv	r3, r3, r4
     24c:	1e52      	subs	r2, r2, #1
     24e:	b2d2      	uxtb	r2, r2
     250:	3030      	adds	r0, #48	; 0x30
     252:	54b0      	strb	r0, [r6, r2]
     254:	2a00      	cmp	r2, #0
     256:	d1f3      	bne.n	240 <sym_S2UAPMFVIQXDUOA6CV7GJMB33TYHEUH5D6LHO5Q+0x24>
     258:	4630      	mov	r0, r6
     25a:	47a8      	blx	r5
     25c:	f7ff ffcc 	bl	1f8 <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x4>
     260:	20000008 	.word	0x20000008

00000264 <sym_NIQMZN22R7GGCSNM3BZ25GTCR6D457XB3DIUGWA>:
     264:	00000655 0000068d 00000677 00000665     U.......w...e...
     274:	00000671 0000065f 00000653 00000651     q..._...S...Q...
     284:	00000689 0000067d 0000066b 00000659     ....}...k...Y...
     294:	0000064b 00000643 00000647 0000063d     K...C...G...=...

000002a4 <mpsl_fem_deactivate_now>:
     2a4:	4901      	ldr	r1, [pc, #4]	; (2ac <mpsl_fem_deactivate_now+0x8>)
     2a6:	6809      	ldr	r1, [r1, #0]
     2a8:	6989      	ldr	r1, [r1, #24]
     2aa:	4708      	bx	r1
     2ac:	20000010 	.word	0x20000010

000002b0 <mpsl_fem_disable>:
     2b0:	4801      	ldr	r0, [pc, #4]	; (2b8 <mpsl_fem_disable+0x8>)
     2b2:	6800      	ldr	r0, [r0, #0]
     2b4:	6800      	ldr	r0, [r0, #0]
     2b6:	4700      	bx	r0
     2b8:	20000010 	.word	0x20000010

000002bc <mpsl_fem_lna_configuration_clear>:
     2bc:	4801      	ldr	r0, [pc, #4]	; (2c4 <mpsl_fem_lna_configuration_clear+0x8>)
     2be:	6800      	ldr	r0, [r0, #0]
     2c0:	6940      	ldr	r0, [r0, #20]
     2c2:	4700      	bx	r0
     2c4:	20000010 	.word	0x20000010

000002c8 <mpsl_fem_lna_configuration_set>:
     2c8:	4a01      	ldr	r2, [pc, #4]	; (2d0 <mpsl_fem_lna_configuration_set+0x8>)
     2ca:	6812      	ldr	r2, [r2, #0]
     2cc:	68d2      	ldr	r2, [r2, #12]
     2ce:	4710      	bx	r2
     2d0:	20000010 	.word	0x20000010

000002d4 <mpsl_fem_pa_configuration_clear>:
     2d4:	4801      	ldr	r0, [pc, #4]	; (2dc <mpsl_fem_pa_configuration_clear+0x8>)
     2d6:	6800      	ldr	r0, [r0, #0]
     2d8:	6900      	ldr	r0, [r0, #16]
     2da:	4700      	bx	r0
     2dc:	20000010 	.word	0x20000010

000002e0 <mpsl_fem_pa_configuration_set>:
     2e0:	4a01      	ldr	r2, [pc, #4]	; (2e8 <mpsl_fem_pa_configuration_set+0x8>)
     2e2:	6812      	ldr	r2, [r2, #0]
     2e4:	6892      	ldr	r2, [r2, #8]
     2e6:	4710      	bx	r2
     2e8:	20000010 	.word	0x20000010

000002ec <mpsl_fem_pa_gain_set>:
     2ec:	4901      	ldr	r1, [pc, #4]	; (2f4 <mpsl_fem_pa_gain_set+0x8>)
     2ee:	6809      	ldr	r1, [r1, #0]
     2f0:	6a49      	ldr	r1, [r1, #36]	; 0x24
     2f2:	4708      	bx	r1
     2f4:	20000010 	.word	0x20000010

000002f8 <mpsl_fem_tx_power_split>:
     2f8:	b430      	push	{r4, r5}
     2fa:	4c03      	ldr	r4, [pc, #12]	; (308 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x8>)
     2fc:	6824      	ldr	r4, [r4, #0]
     2fe:	6864      	ldr	r4, [r4, #4]
     300:	46a4      	mov	ip, r4
     302:	bc30      	pop	{r4, r5}
     304:	4760      	bx	ip
     306:	0000      	.short	0x0000
     308:	20000010 	.word	0x20000010

0000030c <__udivmoddi4>:
     30c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     310:	4686      	mov	lr, r0
     312:	468c      	mov	ip, r1
     314:	4608      	mov	r0, r1
     316:	9e08      	ldr	r6, [sp, #32]
     318:	4615      	mov	r5, r2
     31a:	4674      	mov	r4, lr
     31c:	4619      	mov	r1, r3
     31e:	2b00      	cmp	r3, #0
     320:	f040 80c2 	bne.w	4a8 <CONFIG_LOG_BUFFER_SIZE+0xa8>
     324:	4285      	cmp	r5, r0
     326:	fab2 f282 	clz	r2, r2
     32a:	d945      	bls.n	3b8 <__udivmoddi4+0xac>
     32c:	b14a      	cbz	r2, 342 <__udivmoddi4+0x36>
     32e:	f1c2 0320 	rsb	r3, r2, #32
     332:	fa00 fc02 	lsl.w	ip, r0, r2
     336:	fa2e f303 	lsr.w	r3, lr, r3
     33a:	4095      	lsls	r5, r2
     33c:	ea43 0c0c 	orr.w	ip, r3, ip
     340:	4094      	lsls	r4, r2
     342:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     346:	b2a8      	uxth	r0, r5
     348:	fbbc f8fe 	udiv	r8, ip, lr
     34c:	0c23      	lsrs	r3, r4, #16
     34e:	fb0e cc18 	mls	ip, lr, r8, ip
     352:	fb08 f900 	mul.w	r9, r8, r0
     356:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     35a:	4599      	cmp	r9, r3
     35c:	d928      	bls.n	3b0 <__udivmoddi4+0xa4>
     35e:	18eb      	adds	r3, r5, r3
     360:	f108 37ff 	add.w	r7, r8, #4294967295
     364:	d204      	bcs.n	370 <__udivmoddi4+0x64>
     366:	4599      	cmp	r9, r3
     368:	d902      	bls.n	370 <__udivmoddi4+0x64>
     36a:	f1a8 0702 	sub.w	r7, r8, #2
     36e:	442b      	add	r3, r5
     370:	eba3 0309 	sub.w	r3, r3, r9
     374:	b2a4      	uxth	r4, r4
     376:	fbb3 fcfe 	udiv	ip, r3, lr
     37a:	fb0e 331c 	mls	r3, lr, ip, r3
     37e:	fb0c f000 	mul.w	r0, ip, r0
     382:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     386:	42a0      	cmp	r0, r4
     388:	d914      	bls.n	3b4 <__udivmoddi4+0xa8>
     38a:	192c      	adds	r4, r5, r4
     38c:	f10c 33ff 	add.w	r3, ip, #4294967295
     390:	d204      	bcs.n	39c <__udivmoddi4+0x90>
     392:	42a0      	cmp	r0, r4
     394:	d902      	bls.n	39c <__udivmoddi4+0x90>
     396:	f1ac 0302 	sub.w	r3, ip, #2
     39a:	442c      	add	r4, r5
     39c:	1a24      	subs	r4, r4, r0
     39e:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     3a2:	b11e      	cbz	r6, 3ac <__udivmoddi4+0xa0>
     3a4:	40d4      	lsrs	r4, r2
     3a6:	2300      	movs	r3, #0
     3a8:	6034      	str	r4, [r6, #0]
     3aa:	6073      	str	r3, [r6, #4]
     3ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     3b0:	4647      	mov	r7, r8
     3b2:	e7dd      	b.n	370 <__udivmoddi4+0x64>
     3b4:	4663      	mov	r3, ip
     3b6:	e7f1      	b.n	39c <__udivmoddi4+0x90>
     3b8:	bb92      	cbnz	r2, 420 <CONFIG_LOG_BUFFER_SIZE+0x20>
     3ba:	1b43      	subs	r3, r0, r5
     3bc:	2101      	movs	r1, #1
     3be:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     3c2:	b2af      	uxth	r7, r5
     3c4:	fbb3 fcfe 	udiv	ip, r3, lr
     3c8:	0c20      	lsrs	r0, r4, #16
     3ca:	fb0e 331c 	mls	r3, lr, ip, r3
     3ce:	fb0c f807 	mul.w	r8, ip, r7
     3d2:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     3d6:	4598      	cmp	r8, r3
     3d8:	d962      	bls.n	4a0 <CONFIG_LOG_BUFFER_SIZE+0xa0>
     3da:	18eb      	adds	r3, r5, r3
     3dc:	f10c 30ff 	add.w	r0, ip, #4294967295
     3e0:	d204      	bcs.n	3ec <CONFIG_LOG_FAILURE_REPORT_PERIOD+0x4>
     3e2:	4598      	cmp	r8, r3
     3e4:	d902      	bls.n	3ec <CONFIG_LOG_FAILURE_REPORT_PERIOD+0x4>
     3e6:	f1ac 0002 	sub.w	r0, ip, #2
     3ea:	442b      	add	r3, r5
     3ec:	eba3 0308 	sub.w	r3, r3, r8
     3f0:	b2a4      	uxth	r4, r4
     3f2:	fbb3 fcfe 	udiv	ip, r3, lr
     3f6:	fb0e 331c 	mls	r3, lr, ip, r3
     3fa:	fb0c f707 	mul.w	r7, ip, r7
     3fe:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     402:	42a7      	cmp	r7, r4
     404:	d94e      	bls.n	4a4 <CONFIG_LOG_BUFFER_SIZE+0xa4>
     406:	192c      	adds	r4, r5, r4
     408:	f10c 33ff 	add.w	r3, ip, #4294967295
     40c:	d204      	bcs.n	418 <CONFIG_LOG_BUFFER_SIZE+0x18>
     40e:	42a7      	cmp	r7, r4
     410:	d902      	bls.n	418 <CONFIG_LOG_BUFFER_SIZE+0x18>
     412:	f1ac 0302 	sub.w	r3, ip, #2
     416:	442c      	add	r4, r5
     418:	1be4      	subs	r4, r4, r7
     41a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     41e:	e7c0      	b.n	3a2 <__udivmoddi4+0x96>
     420:	f1c2 0320 	rsb	r3, r2, #32
     424:	fa20 f103 	lsr.w	r1, r0, r3
     428:	4095      	lsls	r5, r2
     42a:	4090      	lsls	r0, r2
     42c:	fa2e f303 	lsr.w	r3, lr, r3
     430:	4303      	orrs	r3, r0
     432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     436:	b2af      	uxth	r7, r5
     438:	fbb1 fcfe 	udiv	ip, r1, lr
     43c:	fb0e 101c 	mls	r0, lr, ip, r1
     440:	0c19      	lsrs	r1, r3, #16
     442:	fb0c f807 	mul.w	r8, ip, r7
     446:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     44a:	4588      	cmp	r8, r1
     44c:	fa04 f402 	lsl.w	r4, r4, r2
     450:	d922      	bls.n	498 <CONFIG_LOG_BUFFER_SIZE+0x98>
     452:	1869      	adds	r1, r5, r1
     454:	f10c 30ff 	add.w	r0, ip, #4294967295
     458:	d204      	bcs.n	464 <CONFIG_LOG_BUFFER_SIZE+0x64>
     45a:	4588      	cmp	r8, r1
     45c:	d902      	bls.n	464 <CONFIG_LOG_BUFFER_SIZE+0x64>
     45e:	f1ac 0002 	sub.w	r0, ip, #2
     462:	4429      	add	r1, r5
     464:	eba1 0108 	sub.w	r1, r1, r8
     468:	b29b      	uxth	r3, r3
     46a:	fbb1 fcfe 	udiv	ip, r1, lr
     46e:	fb0e 111c 	mls	r1, lr, ip, r1
     472:	fb0c f707 	mul.w	r7, ip, r7
     476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     47a:	429f      	cmp	r7, r3
     47c:	d90e      	bls.n	49c <CONFIG_LOG_BUFFER_SIZE+0x9c>
     47e:	18eb      	adds	r3, r5, r3
     480:	f10c 31ff 	add.w	r1, ip, #4294967295
     484:	d204      	bcs.n	490 <CONFIG_LOG_BUFFER_SIZE+0x90>
     486:	429f      	cmp	r7, r3
     488:	d902      	bls.n	490 <CONFIG_LOG_BUFFER_SIZE+0x90>
     48a:	f1ac 0102 	sub.w	r1, ip, #2
     48e:	442b      	add	r3, r5
     490:	1bdb      	subs	r3, r3, r7
     492:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     496:	e792      	b.n	3be <__udivmoddi4+0xb2>
     498:	4660      	mov	r0, ip
     49a:	e7e3      	b.n	464 <CONFIG_LOG_BUFFER_SIZE+0x64>
     49c:	4661      	mov	r1, ip
     49e:	e7f7      	b.n	490 <CONFIG_LOG_BUFFER_SIZE+0x90>
     4a0:	4660      	mov	r0, ip
     4a2:	e7a3      	b.n	3ec <CONFIG_LOG_FAILURE_REPORT_PERIOD+0x4>
     4a4:	4663      	mov	r3, ip
     4a6:	e7b7      	b.n	418 <CONFIG_LOG_BUFFER_SIZE+0x18>
     4a8:	4283      	cmp	r3, r0
     4aa:	d906      	bls.n	4ba <CONFIG_LOG_BUFFER_SIZE+0xba>
     4ac:	b916      	cbnz	r6, 4b4 <CONFIG_LOG_BUFFER_SIZE+0xb4>
     4ae:	2100      	movs	r1, #0
     4b0:	4608      	mov	r0, r1
     4b2:	e77b      	b.n	3ac <__udivmoddi4+0xa0>
     4b4:	e9c6 e000 	strd	lr, r0, [r6]
     4b8:	e7f9      	b.n	4ae <CONFIG_LOG_BUFFER_SIZE+0xae>
     4ba:	fab3 f783 	clz	r7, r3
     4be:	b98f      	cbnz	r7, 4e4 <CONFIG_LOG_BUFFER_SIZE+0xe4>
     4c0:	4283      	cmp	r3, r0
     4c2:	d301      	bcc.n	4c8 <CONFIG_LOG_BUFFER_SIZE+0xc8>
     4c4:	4572      	cmp	r2, lr
     4c6:	d808      	bhi.n	4da <CONFIG_LOG_BUFFER_SIZE+0xda>
     4c8:	ebbe 0402 	subs.w	r4, lr, r2
     4cc:	eb60 0303 	sbc.w	r3, r0, r3
     4d0:	2001      	movs	r0, #1
     4d2:	469c      	mov	ip, r3
     4d4:	b91e      	cbnz	r6, 4de <CONFIG_LOG_BUFFER_SIZE+0xde>
     4d6:	2100      	movs	r1, #0
     4d8:	e768      	b.n	3ac <__udivmoddi4+0xa0>
     4da:	4638      	mov	r0, r7
     4dc:	e7fa      	b.n	4d4 <CONFIG_LOG_BUFFER_SIZE+0xd4>
     4de:	e9c6 4c00 	strd	r4, ip, [r6]
     4e2:	e7f8      	b.n	4d6 <CONFIG_LOG_BUFFER_SIZE+0xd6>
     4e4:	f1c7 0c20 	rsb	ip, r7, #32
     4e8:	40bb      	lsls	r3, r7
     4ea:	fa22 f40c 	lsr.w	r4, r2, ip
     4ee:	431c      	orrs	r4, r3
     4f0:	fa2e f10c 	lsr.w	r1, lr, ip
     4f4:	fa20 f30c 	lsr.w	r3, r0, ip
     4f8:	40b8      	lsls	r0, r7
     4fa:	4301      	orrs	r1, r0
     4fc:	ea4f 4914 	mov.w	r9, r4, lsr #16
     500:	fa0e f507 	lsl.w	r5, lr, r7
     504:	fbb3 f8f9 	udiv	r8, r3, r9
     508:	fa1f fe84 	uxth.w	lr, r4
     50c:	fb09 3018 	mls	r0, r9, r8, r3
     510:	0c0b      	lsrs	r3, r1, #16
     512:	fb08 fa0e 	mul.w	sl, r8, lr
     516:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     51a:	459a      	cmp	sl, r3
     51c:	fa02 f207 	lsl.w	r2, r2, r7
     520:	d940      	bls.n	5a4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xbc>
     522:	18e3      	adds	r3, r4, r3
     524:	f108 30ff 	add.w	r0, r8, #4294967295
     528:	d204      	bcs.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
     52a:	459a      	cmp	sl, r3
     52c:	d902      	bls.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
     52e:	f1a8 0002 	sub.w	r0, r8, #2
     532:	4423      	add	r3, r4
     534:	eba3 030a 	sub.w	r3, r3, sl
     538:	b289      	uxth	r1, r1
     53a:	fbb3 f8f9 	udiv	r8, r3, r9
     53e:	fb09 3318 	mls	r3, r9, r8, r3
     542:	fb08 fe0e 	mul.w	lr, r8, lr
     546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     54a:	458e      	cmp	lr, r1
     54c:	d92c      	bls.n	5a8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc0>
     54e:	1861      	adds	r1, r4, r1
     550:	f108 33ff 	add.w	r3, r8, #4294967295
     554:	d204      	bcs.n	560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>
     556:	458e      	cmp	lr, r1
     558:	d902      	bls.n	560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>
     55a:	f1a8 0302 	sub.w	r3, r8, #2
     55e:	4421      	add	r1, r4
     560:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     564:	fba0 9802 	umull	r9, r8, r0, r2
     568:	eba1 010e 	sub.w	r1, r1, lr
     56c:	4541      	cmp	r1, r8
     56e:	46ce      	mov	lr, r9
     570:	4643      	mov	r3, r8
     572:	d302      	bcc.n	57a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x92>
     574:	d106      	bne.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
     576:	454d      	cmp	r5, r9
     578:	d204      	bcs.n	584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>
     57a:	ebb9 0e02 	subs.w	lr, r9, r2
     57e:	eb68 0304 	sbc.w	r3, r8, r4
     582:	3801      	subs	r0, #1
     584:	2e00      	cmp	r6, #0
     586:	d0a6      	beq.n	4d6 <CONFIG_LOG_BUFFER_SIZE+0xd6>
     588:	ebb5 020e 	subs.w	r2, r5, lr
     58c:	eb61 0103 	sbc.w	r1, r1, r3
     590:	fa01 fc0c 	lsl.w	ip, r1, ip
     594:	fa22 f307 	lsr.w	r3, r2, r7
     598:	ea4c 0303 	orr.w	r3, ip, r3
     59c:	40f9      	lsrs	r1, r7
     59e:	e9c6 3100 	strd	r3, r1, [r6]
     5a2:	e798      	b.n	4d6 <CONFIG_LOG_BUFFER_SIZE+0xd6>
     5a4:	4640      	mov	r0, r8
     5a6:	e7c5      	b.n	534 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4c>
     5a8:	4643      	mov	r3, r8
     5aa:	e7d9      	b.n	560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>

000005ac <sym_BN6ZO2NBHRGKZ2NRQYWFBXVGKNG6Y5K55UNAWGA>:
     5ac:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     5b0:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     5b4:	280f      	cmp	r0, #15
     5b6:	d001      	beq.n	5bc <sym_BN6ZO2NBHRGKZ2NRQYWFBXVGKNG6Y5K55UNAWGA+0x10>
     5b8:	2000      	movs	r0, #0
     5ba:	4770      	bx	lr
     5bc:	2001      	movs	r0, #1
     5be:	4770      	bx	lr

000005c0 <sym_5EMXP3L6SPQSCAJKKRH62ZOKJCCSKLI3WEX2WHY>:
     5c0:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     5c4:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     5c8:	280a      	cmp	r0, #10
     5ca:	d001      	beq.n	5d0 <sym_5EMXP3L6SPQSCAJKKRH62ZOKJCCSKLI3WEX2WHY+0x10>
     5cc:	2000      	movs	r0, #0
     5ce:	4770      	bx	lr
     5d0:	2001      	movs	r0, #1
     5d2:	4770      	bx	lr

000005d4 <sym_H2QJCU2ORTYAFBAQQ2FHUYIAZO4HCXEKCQ4SS2Q>:
     5d4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     5d8:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     5dc:	280e      	cmp	r0, #14
     5de:	d001      	beq.n	5e4 <sym_H2QJCU2ORTYAFBAQQ2FHUYIAZO4HCXEKCQ4SS2Q+0x10>
     5e0:	2000      	movs	r0, #0
     5e2:	4770      	bx	lr
     5e4:	2001      	movs	r0, #1
     5e6:	4770      	bx	lr

000005e8 <sym_SWIBDSDMHUYNCG5ZWLB52J7NETJIUBPCO5IIQFA>:
     5e8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     5ec:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     5f0:	2810      	cmp	r0, #16
     5f2:	d001      	beq.n	5f8 <sym_SWIBDSDMHUYNCG5ZWLB52J7NETJIUBPCO5IIQFA+0x10>
     5f4:	2000      	movs	r0, #0
     5f6:	4770      	bx	lr
     5f8:	2001      	movs	r0, #1
     5fa:	4770      	bx	lr

000005fc <sym_QPP3IZFSWHUV4JQ6ODMIVIARPB4PQYUFESV7BRQ>:
     5fc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     600:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     604:	2806      	cmp	r0, #6
     606:	d003      	beq.n	610 <sym_QPP3IZFSWHUV4JQ6ODMIVIARPB4PQYUFESV7BRQ+0x14>
     608:	1c40      	adds	r0, r0, #1
     60a:	d001      	beq.n	610 <sym_QPP3IZFSWHUV4JQ6ODMIVIARPB4PQYUFESV7BRQ+0x14>
     60c:	2000      	movs	r0, #0
     60e:	4770      	bx	lr
     610:	2001      	movs	r0, #1
     612:	4770      	bx	lr

00000614 <sym_6PVOPWDLWTXOTRZZ7LP36TLYTLPTQHNAUQNFHEA>:
     614:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     618:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     61c:	280d      	cmp	r0, #13
     61e:	d001      	beq.n	624 <sym_6PVOPWDLWTXOTRZZ7LP36TLYTLPTQHNAUQNFHEA+0x10>
     620:	2000      	movs	r0, #0
     622:	4770      	bx	lr
     624:	2001      	movs	r0, #1
     626:	4770      	bx	lr

00000628 <sym_USR4MDT6VMTQLOGKNN4MALBZ3GJPD2KOEY4HFAQ>:
     628:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
     62c:	f8d0 0130 	ldr.w	r0, [r0, #304]	; 0x130
     630:	2808      	cmp	r0, #8
     632:	d001      	beq.n	638 <sym_USR4MDT6VMTQLOGKNN4MALBZ3GJPD2KOEY4HFAQ+0x10>
     634:	2000      	movs	r0, #0
     636:	4770      	bx	lr
     638:	2001      	movs	r0, #1
     63a:	4770      	bx	lr
     63c:	f04f 30ff 	mov.w	r0, #4294967295
     640:	4770      	bx	lr
     642:	2000      	movs	r0, #0
     644:	4770      	bx	lr
     646:	2000      	movs	r0, #0
     648:	4770      	bx	lr
     64a:	f04f 30ff 	mov.w	r0, #4294967295
     64e:	4770      	bx	lr
     650:	4770      	bx	lr
     652:	4770      	bx	lr
     654:	2000      	movs	r0, #0
     656:	4770      	bx	lr
     658:	2100      	movs	r1, #0
     65a:	7001      	strb	r1, [r0, #0]
     65c:	4770      	bx	lr
     65e:	f04f 30ff 	mov.w	r0, #4294967295
     662:	4770      	bx	lr
     664:	f04f 30ff 	mov.w	r0, #4294967295
     668:	4770      	bx	lr
     66a:	2100      	movs	r1, #0
     66c:	7001      	strb	r1, [r0, #0]
     66e:	4770      	bx	lr
     670:	f04f 30ff 	mov.w	r0, #4294967295
     674:	4770      	bx	lr
     676:	f04f 30ff 	mov.w	r0, #4294967295
     67a:	4770      	bx	lr
     67c:	7800      	ldrb	r0, [r0, #0]
     67e:	2800      	cmp	r0, #0
     680:	d001      	beq.n	686 <sym_USR4MDT6VMTQLOGKNN4MALBZ3GJPD2KOEY4HFAQ+0x5e>
     682:	f06f 0015 	mvn.w	r0, #21
     686:	4770      	bx	lr
     688:	2000      	movs	r0, #0
     68a:	4770      	bx	lr
     68c:	2200      	movs	r2, #0
     68e:	f000 b802 	b.w	696 <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA>

00000692 <mpsl_fem_init>:
     692:	f7ff bd3f 	b.w	114 <sym_JBMIQXYLJQQB56KLSIZ2WVKBMEMRZHLRBGLEPTA>

00000696 <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA>:
     696:	b570      	push	{r4, r5, r6, lr}
     698:	4614      	mov	r4, r2
     69a:	460d      	mov	r5, r1
     69c:	1b00      	subs	r0, r0, r4
     69e:	f06f 017f 	mvn.w	r1, #127	; 0x7f
     6a2:	4288      	cmp	r0, r1
     6a4:	da01      	bge.n	6aa <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA+0x14>
     6a6:	4608      	mov	r0, r1
     6a8:	e002      	b.n	6b0 <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA+0x1a>
     6aa:	287f      	cmp	r0, #127	; 0x7f
     6ac:	dd00      	ble.n	6b0 <sym_PX4SKXGNX25XLMGGWQM65ZRFHI6666YGHL6AYMA+0x1a>
     6ae:	207f      	movs	r0, #127	; 0x7f
     6b0:	4619      	mov	r1, r3
     6b2:	b240      	sxtb	r0, r0
     6b4:	f7ff fd62 	bl	17c <mpsl_tx_power_radio_supported_power_adjust>
     6b8:	7028      	strb	r0, [r5, #0]
     6ba:	706c      	strb	r4, [r5, #1]
     6bc:	2100      	movs	r1, #0
     6be:	4420      	add	r0, r4
     6c0:	70a9      	strb	r1, [r5, #2]
     6c2:	b240      	sxtb	r0, r0
     6c4:	bd70      	pop	{r4, r5, r6, pc}
     6c6:	ecd8      	.short	0xecd8
     6c8:	fcf8f4f0 	.word	0xfcf8f4f0
     6cc:	04030200 	.word	0x04030200
     6d0:	08070605 	.word	0x08070605
	...
     6e8:	01010101 	.word	0x01010101
     6ec:	02020202 	.word	0x02020202
     6f0:	03030303 	.word	0x03030303
     6f4:	04040404 	.word	0x04040404
     6f8:	05050505 	.word	0x05050505
     6fc:	08070606 	.word	0x08070606
     700:	0c0b0a09 	.word	0x0c0b0a09
     704:	0000000d 	.word	0x0000000d
	...
     718:	01010100 	.word	0x01010100
     71c:	02020201 	.word	0x02020201
     720:	03030302 	.word	0x03030302
     724:	04040403 	.word	0x04040403
     728:	05050504 	.word	0x05050504
     72c:	06060605 	.word	0x06060605
     730:	00000908 	.word	0x00000908

00000734 <main>:
#include <zephyr/logging/log.h>
#include "receiver.h"

LOG_MODULE_REGISTER(main, CONFIG_LOG_DEFAULT_LEVEL);

void main(void) {
     734:	b570      	push	{r4, r5, r6, lr}
     736:	b086      	sub	sp, #24
	init_receiver();
     738:	f000 fa54 	bl	be4 <init_receiver>
	init_pic32_spi();
     73c:	f000 f81c 	bl	778 <init_pic32_spi>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     740:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     744:	2100      	movs	r1, #0
     746:	f007 f8a1 	bl	788c <z_impl_k_sleep>
	k_sleep(K_MSEC(1000));
	uint8_t i = 0;
	for (;;) {
		LOG_INF("Main");
     74a:	4e09      	ldr	r6, [pc, #36]	; (770 <main+0x3c>)
		(void) arch_syscall_invoke4(parm0.x, parm1.x, parm2.x, parm3.x, K_SYSCALL_Z_LOG_MSG_STATIC_CREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_static_create(source, desc, package, data);
     74c:	4c09      	ldr	r4, [pc, #36]	; (774 <main+0x40>)
     74e:	2502      	movs	r5, #2
     750:	e9cd 5604 	strd	r5, r6, [sp, #16]
     754:	2300      	movs	r3, #0
     756:	aa04      	add	r2, sp, #16
     758:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     75c:	4620      	mov	r0, r4
     75e:	f001 fdaf 	bl	22c0 <z_impl_z_log_msg_static_create>
     762:	2100      	movs	r1, #0
     764:	f640 40cd 	movw	r0, #3277	; 0xccd
     768:	f007 f890 	bl	788c <z_impl_k_sleep>
	for (;;) {
     76c:	e7f0      	b.n	750 <main+0x1c>
     76e:	bf00      	nop
     770:	00009fc4 	.word	0x00009fc4
     774:	00009d60 	.word	0x00009d60

00000778 <init_pic32_spi>:
            k_mem_slab_free(&spi_message_slab, (void **)&msg);
        }
    }
}

void init_pic32_spi(void) {
     778:	b570      	push	{r4, r5, r6, lr}
 * @retval false if the SPI bus (or the CS gpio defined) is not ready for use.
 */
static inline bool spi_is_ready_dt(const struct spi_dt_spec *spec)
{
	/* Validate bus is ready */
	if (!device_is_ready(spec->bus)) {
     77a:	4c29      	ldr	r4, [pc, #164]	; (820 <CONFIG_ISR_STACK_SIZE+0x20>)
    while(!spi_is_ready_dt(&spi_com)) {
        LOG_ERR("SPI NOT READY");
     77c:	4d29      	ldr	r5, [pc, #164]	; (824 <CONFIG_ISR_STACK_SIZE+0x24>)
     77e:	4e2a      	ldr	r6, [pc, #168]	; (828 <CONFIG_ISR_STACK_SIZE+0x28>)
void init_pic32_spi(void) {
     780:	b08e      	sub	sp, #56	; 0x38
     782:	6820      	ldr	r0, [r4, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     784:	f008 fdfe 	bl	9384 <z_device_is_ready>
     788:	2800      	cmp	r0, #0
     78a:	d037      	beq.n	7fc <init_pic32_spi+0x84>
		return false;
	}
	/* Validate CS gpio port is ready, if it is used */
	if (spec->config.cs &&
     78c:	68e3      	ldr	r3, [r4, #12]
     78e:	2b00      	cmp	r3, #0
     790:	d12f      	bne.n	7f2 <init_pic32_spi+0x7a>
    }
    LOG_INF("SPI is ready");
     792:	4b26      	ldr	r3, [pc, #152]	; (82c <CONFIG_ISR_STACK_SIZE+0x2c>)
     794:	4824      	ldr	r0, [pc, #144]	; (828 <CONFIG_ISR_STACK_SIZE+0x28>)
     796:	930d      	str	r3, [sp, #52]	; 0x34
     798:	2402      	movs	r4, #2
     79a:	aa0c      	add	r2, sp, #48	; 0x30
     79c:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     7a0:	940c      	str	r4, [sp, #48]	; 0x30
     7a2:	f007 fb7b 	bl	7e9c <z_log_msg_static_create.constprop.0>
    LOG_INF("Starting SPI thread");
     7a6:	4b22      	ldr	r3, [pc, #136]	; (830 <CONFIG_ISR_STACK_SIZE+0x30>)
     7a8:	481f      	ldr	r0, [pc, #124]	; (828 <CONFIG_ISR_STACK_SIZE+0x28>)
     7aa:	aa0c      	add	r2, sp, #48	; 0x30
     7ac:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     7b0:	e9cd 430c 	strd	r4, r3, [sp, #48]	; 0x30
     7b4:	f007 fb72 	bl	7e9c <z_log_msg_static_create.constprop.0>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
     7b8:	2200      	movs	r2, #0
     7ba:	2300      	movs	r3, #0
     7bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
     7c0:	2300      	movs	r3, #0
     7c2:	e9cd 3303 	strd	r3, r3, [sp, #12]
     7c6:	e9cd 3301 	strd	r3, r3, [sp, #4]
     7ca:	9300      	str	r3, [sp, #0]
     7cc:	4919      	ldr	r1, [pc, #100]	; (834 <CONFIG_ISR_STACK_SIZE+0x34>)
     7ce:	4b1a      	ldr	r3, [pc, #104]	; (838 <CONFIG_ISR_STACK_SIZE+0x38>)
     7d0:	481a      	ldr	r0, [pc, #104]	; (83c <CONFIG_ISR_STACK_SIZE+0x3c>)
     7d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
     7d6:	f006 fa65 	bl	6ca4 <z_impl_k_thread_create>
        spi_thread,
        NULL, NULL, NULL,
        K_PRIO_PREEMPT(0), 0, K_NO_WAIT
    );

    if (!tid) {
     7da:	b9c8      	cbnz	r0, 810 <CONFIG_ISR_STACK_SIZE+0x10>
        LOG_ERR("Failed to spi start thread");
     7dc:	4b18      	ldr	r3, [pc, #96]	; (840 <__z_interrupt_stack_SIZEOF>)
     7de:	e9cd 430c 	strd	r4, r3, [sp, #48]	; 0x30
     7e2:	aa0c      	add	r2, sp, #48	; 0x30
     7e4:	f44f 5182 	mov.w	r1, #4160	; 0x1040
        return;
    }

    LOG_INF("SPI Thread Started");
     7e8:	480f      	ldr	r0, [pc, #60]	; (828 <CONFIG_ISR_STACK_SIZE+0x28>)
     7ea:	f007 fb57 	bl	7e9c <z_log_msg_static_create.constprop.0>
} 
     7ee:	b00e      	add	sp, #56	; 0x38
     7f0:	bd70      	pop	{r4, r5, r6, pc}
	    !device_is_ready(spec->config.cs->gpio.port)) {
     7f2:	6818      	ldr	r0, [r3, #0]
     7f4:	f008 fdc6 	bl	9384 <z_device_is_ready>
	if (spec->config.cs &&
     7f8:	2800      	cmp	r0, #0
     7fa:	d1ca      	bne.n	792 <init_pic32_spi+0x1a>
        LOG_ERR("SPI NOT READY");
     7fc:	2302      	movs	r3, #2
     7fe:	aa0c      	add	r2, sp, #48	; 0x30
     800:	f44f 5182 	mov.w	r1, #4160	; 0x1040
     804:	4630      	mov	r0, r6
     806:	950d      	str	r5, [sp, #52]	; 0x34
     808:	930c      	str	r3, [sp, #48]	; 0x30
     80a:	f007 fb47 	bl	7e9c <z_log_msg_static_create.constprop.0>
     80e:	e7b8      	b.n	782 <init_pic32_spi+0xa>
    LOG_INF("SPI Thread Started");
     810:	4b0c      	ldr	r3, [pc, #48]	; (844 <__z_interrupt_stack_SIZEOF+0x4>)
     812:	aa0c      	add	r2, sp, #48	; 0x30
     814:	e9cd 430c 	strd	r4, r3, [sp, #48]	; 0x30
     818:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     81c:	e7e4      	b.n	7e8 <init_pic32_spi+0x70>
     81e:	bf00      	nop
     820:	20000014 	.word	0x20000014
     824:	00009fce 	.word	0x00009fce
     828:	00009d70 	.word	0x00009d70
     82c:	00009fdc 	.word	0x00009fdc
     830:	00009fe9 	.word	0x00009fe9
     834:	20001400 	.word	0x20001400
     838:	000008ad 	.word	0x000008ad
     83c:	20000258 	.word	0x20000258
     840:	00009ffd 	.word	0x00009ffd
     844:	0000a018 	.word	0x0000a018

00000848 <pic32_spi_write>:
}

void pic32_disable_cs(void) {
    pic32_cs_ctrl(false);
}
void pic32_spi_write(const message_t *msg) {
     848:	b510      	push	{r4, lr}
     84a:	b08a      	sub	sp, #40	; 0x28
    struct spi_buf tx_buf = {
     84c:	6803      	ldr	r3, [r0, #0]
 * @return a value from spi_write().
 */
static inline int spi_write_dt(const struct spi_dt_spec *spec,
			       const struct spi_buf_set *tx_bufs)
{
	return spi_write(spec->bus, &spec->config, tx_bufs);
     84e:	4913      	ldr	r1, [pc, #76]	; (89c <pic32_spi_write+0x54>)
     850:	9300      	str	r3, [sp, #0]
     852:	6843      	ldr	r3, [r0, #4]
     854:	9301      	str	r3, [sp, #4]
        .buf = msg->data,
        .len = msg->len
    };
    const struct spi_buf_set tx_bufs = {
     856:	2301      	movs	r3, #1
     858:	f851 0b04 	ldr.w	r0, [r1], #4
     85c:	f8cd d008 	str.w	sp, [sp, #8]
     860:	9303      	str	r3, [sp, #12]
	return api->transceive(dev, config, tx_bufs, rx_bufs);
     862:	6883      	ldr	r3, [r0, #8]
     864:	aa02      	add	r2, sp, #8
     866:	681c      	ldr	r4, [r3, #0]
     868:	2300      	movs	r3, #0
     86a:	47a0      	blx	r4
        .buffers = &tx_buf,
        .count = 1
    };
    // pic32_enable_cs();
    if (spi_write_dt(&spi_com, &tx_bufs) != 0) {
     86c:	b148      	cbz	r0, 882 <pic32_spi_write+0x3a>
        LOG_ERR("Failed to write message");
     86e:	4b0c      	ldr	r3, [pc, #48]	; (8a0 <pic32_spi_write+0x58>)
     870:	9309      	str	r3, [sp, #36]	; 0x24
     872:	480c      	ldr	r0, [pc, #48]	; (8a4 <pic32_spi_write+0x5c>)
     874:	2302      	movs	r3, #2
     876:	aa08      	add	r2, sp, #32
     878:	f44f 5182 	mov.w	r1, #4160	; 0x1040
     87c:	9308      	str	r3, [sp, #32]
     87e:	f007 fb0d 	bl	7e9c <z_log_msg_static_create.constprop.0>
    }
    // pic32_disable_cs();
    LOG_INF("SPI Success");
     882:	4b09      	ldr	r3, [pc, #36]	; (8a8 <pic32_spi_write+0x60>)
     884:	9309      	str	r3, [sp, #36]	; 0x24
     886:	4807      	ldr	r0, [pc, #28]	; (8a4 <pic32_spi_write+0x5c>)
     888:	2302      	movs	r3, #2
     88a:	aa08      	add	r2, sp, #32
     88c:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     890:	9308      	str	r3, [sp, #32]
     892:	f007 fb03 	bl	7e9c <z_log_msg_static_create.constprop.0>
}
     896:	b00a      	add	sp, #40	; 0x28
     898:	bd10      	pop	{r4, pc}
     89a:	bf00      	nop
     89c:	20000014 	.word	0x20000014
     8a0:	0000a02b 	.word	0x0000a02b
     8a4:	00009d70 	.word	0x00009d70
     8a8:	0000a043 	.word	0x0000a043

000008ac <spi_thread>:
void spi_thread(void *arg1, void *arg2, void *arg3) {
     8ac:	b5f0      	push	{r4, r5, r6, r7, lr}
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (void *) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_QUEUE_GET);
	}
#endif
	compiler_barrier();
	return z_impl_k_queue_get(queue, timeout);
     8ae:	4f14      	ldr	r7, [pc, #80]	; (900 <spi_thread+0x54>)
            LOG_INF("SENDING SPI");
     8b0:	4e14      	ldr	r6, [pc, #80]	; (904 <spi_thread+0x58>)
     8b2:	4c15      	ldr	r4, [pc, #84]	; (908 <spi_thread+0x5c>)
void spi_thread(void *arg1, void *arg2, void *arg3) {
     8b4:	b089      	sub	sp, #36	; 0x24
     8b6:	f04f 32ff 	mov.w	r2, #4294967295
     8ba:	f04f 33ff 	mov.w	r3, #4294967295
     8be:	4638      	mov	r0, r7
     8c0:	f006 fb4a 	bl	6f58 <z_impl_k_queue_get>
        message_fifo_t *msg = k_fifo_get(&spi_fifo, K_FOREVER);
     8c4:	9001      	str	r0, [sp, #4]
        if (msg) {
     8c6:	2800      	cmp	r0, #0
     8c8:	d0f5      	beq.n	8b6 <spi_thread+0xa>
            LOG_INF("SENDING SPI");
     8ca:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     8ce:	aa06      	add	r2, sp, #24
     8d0:	4620      	mov	r0, r4
     8d2:	2502      	movs	r5, #2
     8d4:	9607      	str	r6, [sp, #28]
     8d6:	9506      	str	r5, [sp, #24]
     8d8:	f007 fae0 	bl	7e9c <z_log_msg_static_create.constprop.0>
            pic32_spi_write(&msg->message);
     8dc:	9801      	ldr	r0, [sp, #4]
     8de:	3004      	adds	r0, #4
     8e0:	f7ff ffb2 	bl	848 <pic32_spi_write>
            LOG_INF("SPI SENT");
     8e4:	4b09      	ldr	r3, [pc, #36]	; (90c <spi_thread+0x60>)
     8e6:	4620      	mov	r0, r4
     8e8:	aa06      	add	r2, sp, #24
     8ea:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     8ee:	e9cd 5306 	strd	r5, r3, [sp, #24]
     8f2:	f007 fad3 	bl	7e9c <z_log_msg_static_create.constprop.0>
            k_mem_slab_free(&spi_message_slab, (void **)&msg);
     8f6:	4806      	ldr	r0, [pc, #24]	; (910 <spi_thread+0x64>)
     8f8:	a901      	add	r1, sp, #4
     8fa:	f008 fd68 	bl	93ce <k_mem_slab_free>
    for (;;) {
     8fe:	e7da      	b.n	8b6 <spi_thread+0xa>
     900:	20000240 	.word	0x20000240
     904:	0000a04f 	.word	0x0000a04f
     908:	00009d70 	.word	0x00009d70
     90c:	0000a05b 	.word	0x0000a05b
     910:	200001f8 	.word	0x200001f8

00000914 <add_message_to_fifo>:
        LOG_ERR("Failed to write message");
    }
    pic32_disable_cs();
}

void add_message_to_fifo(const message_t *msg) {
     914:	b510      	push	{r4, lr}
     916:	b088      	sub	sp, #32
     918:	4604      	mov	r4, r0
    message_fifo_t *msg_fifo;
    if (k_mem_slab_alloc(&spi_message_slab, (void **)&msg_fifo, K_NO_WAIT) == 0) {
     91a:	2200      	movs	r2, #0
     91c:	4811      	ldr	r0, [pc, #68]	; (964 <add_message_to_fifo+0x50>)
     91e:	2300      	movs	r3, #0
     920:	a901      	add	r1, sp, #4
     922:	f006 f95f 	bl	6be4 <k_mem_slab_alloc>
     926:	b9a8      	cbnz	r0, 954 <add_message_to_fifo+0x40>
        memcpy(&msg_fifo->message, msg, sizeof(message_t));
     928:	9801      	ldr	r0, [sp, #4]
     92a:	2208      	movs	r2, #8
     92c:	4621      	mov	r1, r4
     92e:	3004      	adds	r0, #4
     930:	f008 f9a6 	bl	8c80 <memcpy>
        k_fifo_put(&spi_fifo, msg_fifo);
     934:	9901      	ldr	r1, [sp, #4]
     936:	480c      	ldr	r0, [pc, #48]	; (968 <add_message_to_fifo+0x54>)
     938:	f008 fe07 	bl	954a <k_queue_append>
        LOG_INF("Creating message");
     93c:	4b0b      	ldr	r3, [pc, #44]	; (96c <add_message_to_fifo+0x58>)
     93e:	9307      	str	r3, [sp, #28]
     940:	2302      	movs	r3, #2
     942:	9306      	str	r3, [sp, #24]
     944:	aa06      	add	r2, sp, #24
     946:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    } else { 
        LOG_ERR("Failed to allocate memory for message");
     94a:	4809      	ldr	r0, [pc, #36]	; (970 <add_message_to_fifo+0x5c>)
     94c:	f007 faa6 	bl	7e9c <z_log_msg_static_create.constprop.0>
    }
}
     950:	b008      	add	sp, #32
     952:	bd10      	pop	{r4, pc}
        LOG_ERR("Failed to allocate memory for message");
     954:	4b07      	ldr	r3, [pc, #28]	; (974 <add_message_to_fifo+0x60>)
     956:	9307      	str	r3, [sp, #28]
     958:	2302      	movs	r3, #2
     95a:	9306      	str	r3, [sp, #24]
     95c:	aa06      	add	r2, sp, #24
     95e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
     962:	e7f2      	b.n	94a <add_message_to_fifo+0x36>
     964:	200001f8 	.word	0x200001f8
     968:	20000240 	.word	0x20000240
     96c:	0000a064 	.word	0x0000a064
     970:	00009d70 	.word	0x00009d70
     974:	0000a075 	.word	0x0000a075

00000978 <event_handler.part.0>:
// #include "nrf_to_pic32_spi.h"
LOG_MODULE_REGISTER(esb_receiver, CONFIG_LOG_DEFAULT_LEVEL);

static receiver_data_t rx_data;

void event_handler(struct esb_evt const *event) {
     978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     97c:	b089      	sub	sp, #36	; 0x24
                break;
            case ESB_EVENT_TX_FAILED:
                LOG_DBG("TX FAILED EVENT");
                break;
            case ESB_EVENT_RX_RECEIVED:
                LOG_INF("RX_EVENT");
     97e:	46e8      	mov	r8, sp
void event_handler(struct esb_evt const *event) {
     980:	af00      	add	r7, sp, #0
                LOG_INF("RX_EVENT");
     982:	4b36      	ldr	r3, [pc, #216]	; (a5c <event_handler.part.0+0xe4>)
     984:	61fb      	str	r3, [r7, #28]
                if (esb_read_rx_payload(&rx_data.rx_payload) == 0) {
     986:	4d36      	ldr	r5, [pc, #216]	; (a60 <event_handler.part.0+0xe8>)
                LOG_INF("RX_EVENT");
     988:	4836      	ldr	r0, [pc, #216]	; (a64 <event_handler.part.0+0xec>)
     98a:	2302      	movs	r3, #2
     98c:	61bb      	str	r3, [r7, #24]
     98e:	f107 0218 	add.w	r2, r7, #24
     992:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     996:	f007 fa84 	bl	7ea2 <z_log_msg_static_create.constprop.0>
                if (esb_read_rx_payload(&rx_data.rx_payload) == 0) {
     99a:	4628      	mov	r0, r5
     99c:	f004 fd06 	bl	53ac <esb_read_rx_payload>
     9a0:	2800      	cmp	r0, #0
     9a2:	d157      	bne.n	a54 <event_handler.part.0+0xdc>
                    uint8_t *data = rx_data.rx_payload.data;

                    uint8_t button_bm = data[0];
                    int8_t wheel = (int8_t)data[1];
                    int16_t dx = ((data[2] & 0xFF) | ((data[3] & 0x0F) << 8));
     9a4:	7a29      	ldrb	r1, [r5, #8]
     9a6:	f895 b007 	ldrb.w	fp, [r5, #7]
                    int8_t wheel = (int8_t)data[1];
     9aa:	f995 3006 	ldrsb.w	r3, [r5, #6]
     9ae:	603b      	str	r3, [r7, #0]
                    int16_t dx = ((data[2] & 0xFF) | ((data[3] & 0x0F) << 8));
     9b0:	020a      	lsls	r2, r1, #8
     9b2:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
     9b6:	ea4b 0302 	orr.w	r3, fp, r2
                    int16_t dy = ((data[3] & 0xF0) >> 4) | ((data[4] & 0xF0) << 4) | ((data[4] & 0x0F) << 12);
     9ba:	7a6a      	ldrb	r2, [r5, #9]
                    int16_t dx = ((data[2] & 0xFF) | ((data[3] & 0x0F) << 8));
     9bc:	607b      	str	r3, [r7, #4]
                    int16_t dy = ((data[3] & 0xF0) >> 4) | ((data[4] & 0xF0) << 4) | ((data[4] & 0x0F) << 12);
     9be:	0316      	lsls	r6, r2, #12
     9c0:	0112      	lsls	r2, r2, #4
     9c2:	ea46 1611 	orr.w	r6, r6, r1, lsr #4
     9c6:	f402 6270 	and.w	r2, r2, #3840	; 0xf00

                    LOG_INF("Button Bit Map: %02X", button_bm);
     9ca:	46aa      	mov	sl, r5
                    int16_t dy = ((data[3] & 0xF0) >> 4) | ((data[4] & 0xF0) << 4) | ((data[4] & 0x0F) << 12);
     9cc:	4316      	orrs	r6, r2
                    LOG_INF("Button Bit Map: %02X", button_bm);
     9ce:	b088      	sub	sp, #32
     9d0:	f81a 1f05 	ldrb.w	r1, [sl, #5]!
                    int16_t dy = ((data[3] & 0xF0) >> 4) | ((data[4] & 0xF0) << 4) | ((data[4] & 0x0F) << 12);
     9d4:	b236      	sxth	r6, r6
                    LOG_INF("Button Bit Map: %02X", button_bm);
     9d6:	466a      	mov	r2, sp
     9d8:	4823      	ldr	r0, [pc, #140]	; (a68 <event_handler.part.0+0xf0>)
     9da:	f04f 0903 	mov.w	r9, #3
     9de:	e9c2 0105 	strd	r0, r1, [r2, #20]
     9e2:	f842 9f10 	str.w	r9, [r2, #16]!
     9e6:	481f      	ldr	r0, [pc, #124]	; (a64 <event_handler.part.0+0xec>)
     9e8:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
     9ec:	f007 fa59 	bl	7ea2 <z_log_msg_static_create.constprop.0>
                    LOG_INF("Wheel: %d", wheel);
     9f0:	466c      	mov	r4, sp
     9f2:	46a3      	mov	fp, r4
     9f4:	683b      	ldr	r3, [r7, #0]
     9f6:	4a1d      	ldr	r2, [pc, #116]	; (a6c <event_handler.part.0+0xf4>)
     9f8:	6162      	str	r2, [r4, #20]
     9fa:	61a3      	str	r3, [r4, #24]
     9fc:	f84b 9f10 	str.w	r9, [fp, #16]!
     a00:	4818      	ldr	r0, [pc, #96]	; (a64 <event_handler.part.0+0xec>)
     a02:	465a      	mov	r2, fp
     a04:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
     a08:	f007 fa4b 	bl	7ea2 <z_log_msg_static_create.constprop.0>
     a0c:	46c5      	mov	sp, r8
                    LOG_INF("dx: %d", dx);
     a0e:	46a5      	mov	sp, r4
     a10:	4b17      	ldr	r3, [pc, #92]	; (a70 <event_handler.part.0+0xf8>)
     a12:	6163      	str	r3, [r4, #20]
     a14:	687b      	ldr	r3, [r7, #4]
     a16:	4813      	ldr	r0, [pc, #76]	; (a64 <event_handler.part.0+0xec>)
     a18:	61a3      	str	r3, [r4, #24]
     a1a:	f8c4 9010 	str.w	r9, [r4, #16]
     a1e:	465a      	mov	r2, fp
     a20:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
     a24:	f007 fa3d 	bl	7ea2 <z_log_msg_static_create.constprop.0>
     a28:	46c5      	mov	sp, r8
                    LOG_INF("dy: %d", dy);
     a2a:	46a5      	mov	sp, r4
     a2c:	4b11      	ldr	r3, [pc, #68]	; (a74 <event_handler.part.0+0xfc>)
     a2e:	480d      	ldr	r0, [pc, #52]	; (a64 <event_handler.part.0+0xec>)
     a30:	f8c4 9010 	str.w	r9, [r4, #16]
     a34:	e9c4 3605 	strd	r3, r6, [r4, #20]
     a38:	465a      	mov	r2, fp
     a3a:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
     a3e:	f007 fa30 	bl	7ea2 <z_log_msg_static_create.constprop.0>
                    message_t msg = {
                        .data = &(rx_data.rx_payload.data),
                        .len = rx_data.rx_payload.length,
     a42:	782b      	ldrb	r3, [r5, #0]
                    message_t msg = {
     a44:	f8c7 a008 	str.w	sl, [r7, #8]
     a48:	46c5      	mov	sp, r8
                        .len = rx_data.rx_payload.length,
     a4a:	60fb      	str	r3, [r7, #12]
                    };
                    add_message_to_fifo(&msg);
     a4c:	f107 0008 	add.w	r0, r7, #8
     a50:	f7ff ff60 	bl	914 <add_message_to_fifo>
                    // LOG_INF("SENT SPI");
                }
                break;
        }
    }
}
     a54:	3724      	adds	r7, #36	; 0x24
     a56:	46bd      	mov	sp, r7
     a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     a5c:	0000a0a8 	.word	0x0000a0a8
     a60:	20000cf2 	.word	0x20000cf2
     a64:	00009d40 	.word	0x00009d40
     a68:	0000a0b1 	.word	0x0000a0b1
     a6c:	0000a0c6 	.word	0x0000a0c6
     a70:	0000a0d0 	.word	0x0000a0d0
     a74:	0000a0d7 	.word	0x0000a0d7

00000a78 <event_handler>:
    if (rx_data.ready) {
     a78:	4b04      	ldr	r3, [pc, #16]	; (a8c <event_handler+0x14>)
     a7a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
     a7e:	b123      	cbz	r3, a8a <event_handler+0x12>
        switch (event->evt_id) {
     a80:	7803      	ldrb	r3, [r0, #0]
     a82:	2b02      	cmp	r3, #2
     a84:	d101      	bne.n	a8a <event_handler+0x12>
     a86:	f7ff bf77 	b.w	978 <event_handler.part.0>
}
     a8a:	4770      	bx	lr
     a8c:	20000cf2 	.word	0x20000cf2

00000a90 <clocks_start>:

int clocks_start(void) {
     a90:	b5b0      	push	{r4, r5, r7, lr}
     a92:	b08a      	sub	sp, #40	; 0x28
    int err;
    int res;
    struct onoff_manager *clk_mgr;
    struct onoff_client clk_cli;

    clk_mgr = z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
     a94:	2000      	movs	r0, #0
int clocks_start(void) {
     a96:	af00      	add	r7, sp, #0
    clk_mgr = z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
     a98:	f002 ffc6 	bl	3a28 <z_nrf_clock_control_get_onoff>
    if (!clk_mgr) {
     a9c:	b980      	cbnz	r0, ac0 <clocks_start+0x30>
        LOG_ERR("Unable to get the Clock manager");
     a9e:	4b20      	ldr	r3, [pc, #128]	; (b20 <clocks_start+0x90>)
     aa0:	627b      	str	r3, [r7, #36]	; 0x24
     aa2:	2302      	movs	r3, #2
     aa4:	481f      	ldr	r0, [pc, #124]	; (b24 <clocks_start+0x94>)
     aa6:	623b      	str	r3, [r7, #32]
     aa8:	f107 0220 	add.w	r2, r7, #32
     aac:	f44f 5182 	mov.w	r1, #4160	; 0x1040
        return -ENXIO;
     ab0:	f06f 0405 	mvn.w	r4, #5
        LOG_ERR("Unable to get the Clock manager");
     ab4:	f007 f9f5 	bl	7ea2 <z_log_msg_static_create.constprop.0>
        }
    } while (err);

    LOG_INF("HF clock started");
    return 0;
}
     ab8:	4620      	mov	r0, r4
     aba:	3728      	adds	r7, #40	; 0x28
     abc:	46bd      	mov	sp, r7
     abe:	bdb0      	pop	{r4, r5, r7, pc}
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
     ac0:	2300      	movs	r3, #0
     ac2:	607b      	str	r3, [r7, #4]
     ac4:	60fb      	str	r3, [r7, #12]
    err = onoff_request(clk_mgr, &clk_cli);
     ac6:	4639      	mov	r1, r7
     ac8:	2301      	movs	r3, #1
     aca:	60bb      	str	r3, [r7, #8]
     acc:	f007 fca3 	bl	8416 <onoff_request>
    if (err < 0) {
     ad0:	1e04      	subs	r4, r0, #0
     ad2:	da0f      	bge.n	af4 <clocks_start+0x64>
        LOG_ERR("Clock request failed: %d", err);
     ad4:	466d      	mov	r5, sp
     ad6:	b088      	sub	sp, #32
     ad8:	466a      	mov	r2, sp
     ada:	4b13      	ldr	r3, [pc, #76]	; (b28 <clocks_start+0x98>)
            LOG_ERR("Clock could not be started: %d", res);
     adc:	4811      	ldr	r0, [pc, #68]	; (b24 <clocks_start+0x94>)
     ade:	e9c2 3405 	strd	r3, r4, [r2, #20]
     ae2:	2303      	movs	r3, #3
     ae4:	f842 3f10 	str.w	r3, [r2, #16]!
     ae8:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
     aec:	f007 f9d9 	bl	7ea2 <z_log_msg_static_create.constprop.0>
     af0:	46ad      	mov	sp, r5
            return res;
     af2:	e7e1      	b.n	ab8 <clocks_start+0x28>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
     af4:	68bb      	ldr	r3, [r7, #8]
	if (sys_notify_get_method(notify) == SYS_NOTIFY_METHOD_COMPLETED) {
     af6:	079b      	lsls	r3, r3, #30
     af8:	d1fc      	bne.n	af4 <clocks_start+0x64>
		*result = notify->result;
     afa:	68fc      	ldr	r4, [r7, #12]
        if (!err && res) {
     afc:	b124      	cbz	r4, b08 <clocks_start+0x78>
            LOG_ERR("Clock could not be started: %d", res);
     afe:	466d      	mov	r5, sp
     b00:	b088      	sub	sp, #32
     b02:	466a      	mov	r2, sp
     b04:	4b09      	ldr	r3, [pc, #36]	; (b2c <clocks_start+0x9c>)
     b06:	e7e9      	b.n	adc <clocks_start+0x4c>
    LOG_INF("HF clock started");
     b08:	4b09      	ldr	r3, [pc, #36]	; (b30 <clocks_start+0xa0>)
     b0a:	627b      	str	r3, [r7, #36]	; 0x24
     b0c:	2302      	movs	r3, #2
     b0e:	4805      	ldr	r0, [pc, #20]	; (b24 <clocks_start+0x94>)
     b10:	623b      	str	r3, [r7, #32]
     b12:	f107 0220 	add.w	r2, r7, #32
     b16:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     b1a:	f007 f9c2 	bl	7ea2 <z_log_msg_static_create.constprop.0>
    return 0;
     b1e:	e7cb      	b.n	ab8 <clocks_start+0x28>
     b20:	0000a0de 	.word	0x0000a0de
     b24:	00009d40 	.word	0x00009d40
     b28:	0000a0fe 	.word	0x0000a0fe
     b2c:	0000a117 	.word	0x0000a117
     b30:	0000a136 	.word	0x0000a136

00000b34 <init_esb>:

int init_esb(void) {
     b34:	b530      	push	{r4, r5, lr}
    int err;
    /* These are arbitrary default addresses. In end user products
	 * different addresses should be used for each set of devices.
	 */
	uint8_t base_addr_0[4] = {0xE7, 0xE7, 0xE7, 0xE7};
	uint8_t base_addr_1[4] = {0xC2, 0xC2, 0xC2, 0xC2};
     b36:	f04f 32e7 	mov.w	r2, #3890735079	; 0xe7e7e7e7
int init_esb(void) {
     b3a:	b091      	sub	sp, #68	; 0x44
	uint8_t base_addr_1[4] = {0xC2, 0xC2, 0xC2, 0xC2};
     b3c:	f04f 33c2 	mov.w	r3, #3267543746	; 0xc2c2c2c2
     b40:	e9cd 2301 	strd	r2, r3, [sp, #4]
	uint8_t addr_prefix[8] = {0xE7, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8};
     b44:	4a1f      	ldr	r2, [pc, #124]	; (bc4 <init_esb+0x90>)

    struct esb_config config = ESB_DEFAULT_CONFIG;
     b46:	4d20      	ldr	r5, [pc, #128]	; (bc8 <init_esb+0x94>)
	uint8_t addr_prefix[8] = {0xE7, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8};
     b48:	6810      	ldr	r0, [r2, #0]
     b4a:	6851      	ldr	r1, [r2, #4]
     b4c:	ab03      	add	r3, sp, #12
     b4e:	c303      	stmia	r3!, {r0, r1}
    struct esb_config config = ESB_DEFAULT_CONFIG;
     b50:	461c      	mov	r4, r3
     b52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
     b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
     b56:	682b      	ldr	r3, [r5, #0]
     b58:	6023      	str	r3, [r4, #0]

    config.protocol = ESB_PROTOCOL_ESB_DPL;
    config.bitrate = ESB_BITRATE_2MBPS;
    config.mode = ESB_MODE_PRX;
     b5a:	2301      	movs	r3, #1
     b5c:	f88d 3015 	strb.w	r3, [sp, #21]
    config.crc = ESB_CRC_8BIT;
     b60:	f88d 301d 	strb.w	r3, [sp, #29]
    // config.payload_length = 6;
    config.event_handler = event_handler;
     b64:	4b19      	ldr	r3, [pc, #100]	; (bcc <init_esb+0x98>)
     b66:	9306      	str	r3, [sp, #24]
    config.use_fast_ramp_up = true;
    config.selective_auto_ack = true;

    err = esb_init(&config);
     b68:	a805      	add	r0, sp, #20
    config.selective_auto_ack = true;
     b6a:	f240 1301 	movw	r3, #257	; 0x101
     b6e:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
    err = esb_init(&config);
     b72:	f004 faed 	bl	5150 <esb_init>

    if (err) {
     b76:	4604      	mov	r4, r0
     b78:	b160      	cbz	r0, b94 <init_esb+0x60>
        LOG_ERR("Error initializing esb");
     b7a:	4b15      	ldr	r3, [pc, #84]	; (bd0 <init_esb+0x9c>)
        return err;
    }   

    err = esb_set_prefixes(addr_prefix, ARRAY_SIZE(addr_prefix));
    if (err) {
        LOG_ERR("Error setting address prefix");
     b7c:	930f      	str	r3, [sp, #60]	; 0x3c
     b7e:	4815      	ldr	r0, [pc, #84]	; (bd4 <init_esb+0xa0>)
     b80:	2302      	movs	r3, #2
     b82:	aa0e      	add	r2, sp, #56	; 0x38
     b84:	f44f 5182 	mov.w	r1, #4160	; 0x1040
     b88:	930e      	str	r3, [sp, #56]	; 0x38
     b8a:	f007 f98a 	bl	7ea2 <z_log_msg_static_create.constprop.0>
        return err;
    }   

    return 0;

}
     b8e:	4620      	mov	r0, r4
     b90:	b011      	add	sp, #68	; 0x44
     b92:	bd30      	pop	{r4, r5, pc}
    err = esb_set_base_address_0(base_addr_0);
     b94:	a801      	add	r0, sp, #4
     b96:	f004 fcb1 	bl	54fc <esb_set_base_address_0>
    if (err) {
     b9a:	4604      	mov	r4, r0
     b9c:	b108      	cbz	r0, ba2 <init_esb+0x6e>
        LOG_ERR("Error setting base address 0");
     b9e:	4b0e      	ldr	r3, [pc, #56]	; (bd8 <init_esb+0xa4>)
     ba0:	e7ec      	b.n	b7c <init_esb+0x48>
    err = esb_set_base_address_1(base_addr_1);
     ba2:	a802      	add	r0, sp, #8
     ba4:	f004 fccc 	bl	5540 <esb_set_base_address_1>
    if (err) {
     ba8:	4604      	mov	r4, r0
     baa:	b108      	cbz	r0, bb0 <init_esb+0x7c>
        LOG_ERR("Error setting base address 1");
     bac:	4b0b      	ldr	r3, [pc, #44]	; (bdc <init_esb+0xa8>)
     bae:	e7e5      	b.n	b7c <init_esb+0x48>
    err = esb_set_prefixes(addr_prefix, ARRAY_SIZE(addr_prefix));
     bb0:	2108      	movs	r1, #8
     bb2:	a803      	add	r0, sp, #12
     bb4:	f004 fce6 	bl	5584 <esb_set_prefixes>
    if (err) {
     bb8:	4604      	mov	r4, r0
     bba:	2800      	cmp	r0, #0
     bbc:	d0e7      	beq.n	b8e <init_esb+0x5a>
        LOG_ERR("Error setting address prefix");
     bbe:	4b08      	ldr	r3, [pc, #32]	; (be0 <init_esb+0xac>)
     bc0:	e7dc      	b.n	b7c <init_esb+0x48>
     bc2:	bf00      	nop
     bc4:	0000a1b5 	.word	0x0000a1b5
     bc8:	00009db0 	.word	0x00009db0
     bcc:	00000a79 	.word	0x00000a79
     bd0:	0000a147 	.word	0x0000a147
     bd4:	00009d40 	.word	0x00009d40
     bd8:	0000a15e 	.word	0x0000a15e
     bdc:	0000a17b 	.word	0x0000a17b
     be0:	0000a198 	.word	0x0000a198

00000be4 <init_receiver>:

int init_receiver(void) {
     be4:	b5f0      	push	{r4, r5, r6, r7, lr}
    int err;
    rx_data.ready = false;
     be6:	4e1d      	ldr	r6, [pc, #116]	; (c5c <init_receiver+0x78>)
int init_receiver(void) {
     be8:	b087      	sub	sp, #28
    rx_data.ready = false;
     bea:	2500      	movs	r5, #0
int init_receiver(void) {
     bec:	af00      	add	r7, sp, #0
    rx_data.ready = false;
     bee:	f886 5025 	strb.w	r5, [r6, #37]	; 0x25
    ("Staring Dongle Board Receiver");
    err = clocks_start();
     bf2:	f7ff ff4d 	bl	a90 <clocks_start>
    if (err < 0) {
     bf6:	1e04      	subs	r4, r0, #0
     bf8:	db12      	blt.n	c20 <init_receiver+0x3c>
        return err;
    }

    err = init_esb();
     bfa:	f7ff ff9b 	bl	b34 <init_esb>
    if (err < 0) {
     bfe:	1e04      	subs	r4, r0, #0
     c00:	da12      	bge.n	c28 <init_receiver+0x44>
        LOG_ERR("ESB init failed, err %d", err);
     c02:	466d      	mov	r5, sp
     c04:	b088      	sub	sp, #32
     c06:	466a      	mov	r2, sp
     c08:	4b15      	ldr	r3, [pc, #84]	; (c60 <init_receiver+0x7c>)
        return err;
    }

    err = esb_start_rx();
    if (err < 0) {
        LOG_ERR("RX setup failed, err %d", err);
     c0a:	4816      	ldr	r0, [pc, #88]	; (c64 <init_receiver+0x80>)
     c0c:	e9c2 3405 	strd	r3, r4, [r2, #20]
     c10:	2303      	movs	r3, #3
     c12:	f842 3f10 	str.w	r3, [r2, #16]!
     c16:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
     c1a:	f007 f942 	bl	7ea2 <z_log_msg_static_create.constprop.0>
     c1e:	46ad      	mov	sp, r5
    }

    LOG_INF("Initialization complete");
    rx_data.ready = true;
    return 0;
}
     c20:	4620      	mov	r0, r4
     c22:	371c      	adds	r7, #28
     c24:	46bd      	mov	sp, r7
     c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
    err = esb_start_rx();
     c28:	f004 fc10 	bl	544c <esb_start_rx>
    if (err < 0) {
     c2c:	1e04      	subs	r4, r0, #0
     c2e:	da04      	bge.n	c3a <init_receiver+0x56>
        LOG_ERR("RX setup failed, err %d", err);
     c30:	466d      	mov	r5, sp
     c32:	b088      	sub	sp, #32
     c34:	466a      	mov	r2, sp
     c36:	4b0c      	ldr	r3, [pc, #48]	; (c68 <init_receiver+0x84>)
     c38:	e7e7      	b.n	c0a <init_receiver+0x26>
    LOG_INF("Initialization complete");
     c3a:	4b0c      	ldr	r3, [pc, #48]	; (c6c <init_receiver+0x88>)
     c3c:	617b      	str	r3, [r7, #20]
     c3e:	4809      	ldr	r0, [pc, #36]	; (c64 <init_receiver+0x80>)
     c40:	2302      	movs	r3, #2
     c42:	f107 0210 	add.w	r2, r7, #16
     c46:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
     c4a:	613b      	str	r3, [r7, #16]
     c4c:	f007 f929 	bl	7ea2 <z_log_msg_static_create.constprop.0>
    rx_data.ready = true;
     c50:	2301      	movs	r3, #1
     c52:	f886 3025 	strb.w	r3, [r6, #37]	; 0x25
    return 0;
     c56:	462c      	mov	r4, r5
     c58:	e7e2      	b.n	c20 <init_receiver+0x3c>
     c5a:	bf00      	nop
     c5c:	20000cf2 	.word	0x20000cf2
     c60:	0000a1be 	.word	0x0000a1be
     c64:	00009d40 	.word	0x00009d40
     c68:	0000a1d6 	.word	0x0000a1d6
     c6c:	0000a1ee 	.word	0x0000a1ee

00000c70 <cbvprintf_package>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
     c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     c74:	b091      	sub	sp, #68	; 0x44
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
	bool is_str_arg = false;
	union cbprintf_package_hdr *pkg_hdr = packaged;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
     c76:	0784      	lsls	r4, r0, #30
{
     c78:	9300      	str	r3, [sp, #0]
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
     c7a:	f002 0304 	and.w	r3, r2, #4
     c7e:	9302      	str	r3, [sp, #8]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     c80:	f3c2 03c2 	ubfx	r3, r2, #3, #3
     c84:	f103 0301 	add.w	r3, r3, #1
     c88:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
{
     c8c:	9203      	str	r2, [sp, #12]
     c8e:	4605      	mov	r5, r0
     c90:	460e      	mov	r6, r1
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     c92:	9305      	str	r3, [sp, #20]
	if ((uintptr_t)packaged % sizeof(void *)) {
     c94:	f040 81be 	bne.w	1014 <CONFIG_FPROTECT_BLOCK_SIZE+0x14>
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * multiple of pointer size for the above to preserve alignment.
	 *
	 * Refer to union cbprintf_package_hdr for more details.
	 */
	buf += sizeof(*pkg_hdr);
     c98:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
     c9a:	b130      	cbz	r0, caa <cbvprintf_package+0x3a>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
     c9c:	2907      	cmp	r1, #7
     c9e:	d809      	bhi.n	cb4 <cbvprintf_package+0x44>
		return -ENOSPC;
     ca0:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
     ca4:	b011      	add	sp, #68	; 0x44
     ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
     caa:	f001 0607 	and.w	r6, r1, #7
     cae:	1d34      	adds	r4, r6, #4
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
     cb0:	f1c6 0608 	rsb	r6, r6, #8
	s = fmt--;
     cb4:	9b00      	ldr	r3, [sp, #0]
	unsigned int s_ro_cnt = 0; /* number of ro strings */
     cb6:	f04f 0900 	mov.w	r9, #0
	s = fmt--;
     cba:	1e59      	subs	r1, r3, #1
	align = VA_STACK_ALIGN(char *);
     cbc:	f04f 0a04 	mov.w	sl, #4
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
     cc0:	f04f 33ff 	mov.w	r3, #4294967295
     cc4:	9301      	str	r3, [sp, #4]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
     cc6:	f8cd 9010 	str.w	r9, [sp, #16]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
     cca:	464f      	mov	r7, r9
	bool parsing = false;
     ccc:	46cb      	mov	fp, r9
	size = sizeof(char *);
     cce:	4653      	mov	r3, sl
			if (buf0 != NULL) {
     cd0:	b10d      	cbz	r5, cd6 <cbvprintf_package+0x66>
				*(const char **)buf = s;
     cd2:	9a00      	ldr	r2, [sp, #0]
     cd4:	6022      	str	r2, [r4, #0]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     cd6:	9805      	ldr	r0, [sp, #20]
     cd8:	2800      	cmp	r0, #0
     cda:	f300 80eb 	bgt.w	eb4 <cbvprintf_package+0x244>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
     cde:	489a      	ldr	r0, [pc, #616]	; (f48 <cbvprintf_package+0x2d8>)
     ce0:	9a00      	ldr	r2, [sp, #0]
     ce2:	4282      	cmp	r2, r0
     ce4:	d303      	bcc.n	cee <cbvprintf_package+0x7e>
     ce6:	4899      	ldr	r0, [pc, #612]	; (f4c <cbvprintf_package+0x2dc>)
     ce8:	4282      	cmp	r2, r0
     cea:	f0c0 80e3 	bcc.w	eb4 <cbvprintf_package+0x244>
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     cee:	9a03      	ldr	r2, [sp, #12]
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     cf0:	eba4 0e05 	sub.w	lr, r4, r5
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     cf4:	0792      	lsls	r2, r2, #30
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     cf6:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     cfa:	f100 8106 	bmi.w	f0a <cbvprintf_package+0x29a>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     cfe:	2f0f      	cmp	r7, #15
     d00:	f200 80b4 	bhi.w	e6c <cbvprintf_package+0x1fc>
				if (buf0 != NULL) {
     d04:	2d00      	cmp	r5, #0
     d06:	f000 8108 	beq.w	f1a <cbvprintf_package+0x2aa>
					str_ptr_pos[s_idx] = s_ptr_idx;
     d0a:	f107 0240 	add.w	r2, r7, #64	; 0x40
     d0e:	eb0d 0c02 	add.w	ip, sp, r2
					str_ptr_arg[s_idx] = arg_idx;
     d12:	9a01      	ldr	r2, [sp, #4]
					str_ptr_pos[s_idx] = s_ptr_idx;
     d14:	f80c 0c20 	strb.w	r0, [ip, #-32]
					str_ptr_arg[s_idx] = arg_idx;
     d18:	f80c 2c10 	strb.w	r2, [ip, #-16]
						s_rw_cnt++;
     d1c:	9804      	ldr	r0, [sp, #16]
     d1e:	3001      	adds	r0, #1
     d20:	9004      	str	r0, [sp, #16]
     d22:	e0ea      	b.n	efa <cbvprintf_package+0x28a>
			switch (*fmt) {
     d24:	287a      	cmp	r0, #122	; 0x7a
     d26:	d860      	bhi.n	dea <cbvprintf_package+0x17a>
     d28:	284b      	cmp	r0, #75	; 0x4b
     d2a:	d80e      	bhi.n	d4a <cbvprintf_package+0xda>
     d2c:	2847      	cmp	r0, #71	; 0x47
     d2e:	d85c      	bhi.n	dea <cbvprintf_package+0x17a>
     d30:	2829      	cmp	r0, #41	; 0x29
     d32:	d82f      	bhi.n	d94 <cbvprintf_package+0x124>
     d34:	2825      	cmp	r0, #37	; 0x25
     d36:	d055      	beq.n	de4 <cbvprintf_package+0x174>
     d38:	d857      	bhi.n	dea <cbvprintf_package+0x17a>
     d3a:	2820      	cmp	r0, #32
     d3c:	d07d      	beq.n	e3a <cbvprintf_package+0x1ca>
     d3e:	3823      	subs	r0, #35	; 0x23
     d40:	f1d0 0b00 	rsbs	fp, r0, #0
     d44:	eb4b 0b00 	adc.w	fp, fp, r0
     d48:	e077      	b.n	e3a <cbvprintf_package+0x1ca>
     d4a:	f1a0 0c4c 	sub.w	ip, r0, #76	; 0x4c
     d4e:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
     d52:	d84a      	bhi.n	dea <cbvprintf_package+0x17a>
     d54:	e8df f00c 	tbb	[pc, ip]
     d58:	49494971 	.word	0x49494971
     d5c:	49494949 	.word	0x49494949
     d60:	49494949 	.word	0x49494949
     d64:	4949494c 	.word	0x4949494c
     d68:	49494949 	.word	0x49494949
     d6c:	4c495a49 	.word	0x4c495a49
     d70:	5a5a5a4c 	.word	0x5a5a5a4c
     d74:	496e4c71 	.word	0x496e4c71
     d78:	4c184971 	.word	0x4c184971
     d7c:	83494918 	.word	0x83494918
     d80:	49494c80 	.word	0x49494c80
     d84:	494c      	.short	0x494c
     d86:	80          	.byte	0x80
     d87:	00          	.byte	0x00
     d88:	2000      	movs	r0, #0
     d8a:	f04f 0b00 	mov.w	fp, #0
				align = VA_STACK_ALIGN(void *);
     d8e:	f04f 0a04 	mov.w	sl, #4
     d92:	e039      	b.n	e08 <cbvprintf_package+0x198>
			switch (*fmt) {
     d94:	f1a0 0c2a 	sub.w	ip, r0, #42	; 0x2a
     d98:	fa5f fc8c 	uxtb.w	ip, ip
     d9c:	2201      	movs	r2, #1
     d9e:	fa02 fc0c 	lsl.w	ip, r2, ip
     da2:	ea1c 0f0e 	tst.w	ip, lr
     da6:	d148      	bne.n	e3a <cbvprintf_package+0x1ca>
     da8:	f01c 5062 	ands.w	r0, ip, #947912704	; 0x38800000
     dac:	d12e      	bne.n	e0c <cbvprintf_package+0x19c>
     dae:	ea1c 0b02 	ands.w	fp, ip, r2
     db2:	d042      	beq.n	e3a <cbvprintf_package+0x1ca>
		buf = (void *) ROUND_UP(buf, align);
     db4:	3c01      	subs	r4, #1
     db6:	4454      	add	r4, sl
     db8:	f1ca 0c00 	rsb	ip, sl, #0
     dbc:	ea04 040c 	and.w	r4, r4, ip
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     dc0:	2d00      	cmp	r5, #0
     dc2:	d061      	beq.n	e88 <cbvprintf_package+0x218>
     dc4:	eba3 0c05 	sub.w	ip, r3, r5
     dc8:	44a4      	add	ip, r4
     dca:	45b4      	cmp	ip, r6
     dcc:	f63f af68 	bhi.w	ca0 <cbvprintf_package+0x30>
		if (is_str_arg) {
     dd0:	2800      	cmp	r0, #0
     dd2:	d168      	bne.n	ea6 <cbvprintf_package+0x236>
		} else if (size == sizeof(int)) {
     dd4:	2b04      	cmp	r3, #4
     dd6:	d147      	bne.n	e68 <cbvprintf_package+0x1f8>
			int v = va_arg(ap, int);
     dd8:	f858 3b04 	ldr.w	r3, [r8], #4
				*(int *)buf = v;
     ddc:	6023      	str	r3, [r4, #0]
			buf += sizeof(int);
     dde:	3404      	adds	r4, #4
     de0:	2304      	movs	r3, #4
     de2:	e02a      	b.n	e3a <cbvprintf_package+0x1ca>
				arg_idx--;
     de4:	9a01      	ldr	r2, [sp, #4]
     de6:	3a01      	subs	r2, #1
     de8:	9201      	str	r2, [sp, #4]
				parsing = false;
     dea:	f04f 0b00 	mov.w	fp, #0
				continue;
     dee:	e024      	b.n	e3a <cbvprintf_package+0x1ca>
				if (fmt[-1] == 'l') {
     df0:	f811 0c01 	ldrb.w	r0, [r1, #-1]
     df4:	286c      	cmp	r0, #108	; 0x6c
     df6:	d134      	bne.n	e62 <cbvprintf_package+0x1f2>
					if (fmt[-2] == 'l') {
     df8:	f811 3c02 	ldrb.w	r3, [r1, #-2]
     dfc:	2000      	movs	r0, #0
     dfe:	2b6c      	cmp	r3, #108	; 0x6c
				parsing = false;
     e00:	4683      	mov	fp, r0
					if (fmt[-2] == 'l') {
     e02:	d1c4      	bne.n	d8e <cbvprintf_package+0x11e>
						align = VA_STACK_ALIGN(long long);
     e04:	f04f 0a08 	mov.w	sl, #8
				size = sizeof(void *);
     e08:	4653      	mov	r3, sl
     e0a:	e7d3      	b.n	db4 <cbvprintf_package+0x144>
					v.ld = va_arg(ap, long double);
     e0c:	f108 0807 	add.w	r8, r8, #7
     e10:	f028 0807 	bic.w	r8, r8, #7
				buf = (void *) ROUND_UP(buf, align);
     e14:	3407      	adds	r4, #7
					v.ld = va_arg(ap, long double);
     e16:	e8f8 ab02 	ldrd	sl, fp, [r8], #8
				buf = (void *) ROUND_UP(buf, align);
     e1a:	f024 0407 	bic.w	r4, r4, #7
				if (buf0 != NULL) {
     e1e:	b135      	cbz	r5, e2e <cbvprintf_package+0x1be>
					if (BUF_OFFSET + size > len) {
     e20:	9806      	ldr	r0, [sp, #24]
     e22:	4420      	add	r0, r4
     e24:	42b0      	cmp	r0, r6
     e26:	f63f af3b 	bhi.w	ca0 <cbvprintf_package+0x30>
						*(long double *)buf = v.ld;
     e2a:	e9c4 ab00 	strd	sl, fp, [r4]
				buf += size;
     e2e:	3408      	adds	r4, #8
				parsing = false;
     e30:	f04f 0b00 	mov.w	fp, #0
			switch (*fmt) {
     e34:	f04f 0a08 	mov.w	sl, #8
     e38:	4653      	mov	r3, sl
			if (*++fmt == '\0') {
     e3a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
     e3e:	2800      	cmp	r0, #0
     e40:	d078      	beq.n	f34 <cbvprintf_package+0x2c4>
			if (!parsing) {
     e42:	f1bb 0f00 	cmp.w	fp, #0
     e46:	f47f af6d 	bne.w	d24 <cbvprintf_package+0xb4>
				if (*fmt == '%') {
     e4a:	2825      	cmp	r0, #37	; 0x25
     e4c:	d1f5      	bne.n	e3a <cbvprintf_package+0x1ca>
					arg_idx++;
     e4e:	9b01      	ldr	r3, [sp, #4]
     e50:	3301      	adds	r3, #1
     e52:	9301      	str	r3, [sp, #4]
					parsing = true;
     e54:	f04f 0b01 	mov.w	fp, #1
				align = VA_STACK_ALIGN(size_t);
     e58:	f04f 0a04 	mov.w	sl, #4
     e5c:	e7ec      	b.n	e38 <cbvprintf_package+0x1c8>
			switch (*fmt) {
     e5e:	4658      	mov	r0, fp
     e60:	e793      	b.n	d8a <cbvprintf_package+0x11a>
     e62:	2000      	movs	r0, #0
				parsing = false;
     e64:	4683      	mov	fp, r0
     e66:	e7a5      	b.n	db4 <cbvprintf_package+0x144>
		} else if (size == sizeof(long long)) {
     e68:	2b08      	cmp	r3, #8
     e6a:	d002      	beq.n	e72 <cbvprintf_package+0x202>
					return -EINVAL;
     e6c:	f06f 0015 	mvn.w	r0, #21
     e70:	e718      	b.n	ca4 <cbvprintf_package+0x34>
			long long v = va_arg(ap, long long);
     e72:	f108 0807 	add.w	r8, r8, #7
     e76:	f028 0807 	bic.w	r8, r8, #7
     e7a:	e8f8 2302 	ldrd	r2, r3, [r8], #8
					*(long long *)buf = v;
     e7e:	e9c4 2300 	strd	r2, r3, [r4]
			buf += sizeof(long long);
     e82:	3408      	adds	r4, #8
     e84:	2308      	movs	r3, #8
     e86:	e7d8      	b.n	e3a <cbvprintf_package+0x1ca>
		if (is_str_arg) {
     e88:	b968      	cbnz	r0, ea6 <cbvprintf_package+0x236>
		} else if (size == sizeof(int)) {
     e8a:	2b04      	cmp	r3, #4
     e8c:	d102      	bne.n	e94 <cbvprintf_package+0x224>
			int v = va_arg(ap, int);
     e8e:	f108 0804 	add.w	r8, r8, #4
			if (buf0 != NULL) {
     e92:	e7a4      	b.n	dde <cbvprintf_package+0x16e>
		} else if (size == sizeof(long long)) {
     e94:	2b08      	cmp	r3, #8
     e96:	d1e9      	bne.n	e6c <cbvprintf_package+0x1fc>
			long long v = va_arg(ap, long long);
     e98:	f108 0807 	add.w	r8, r8, #7
     e9c:	f028 0807 	bic.w	r8, r8, #7
     ea0:	f108 0808 	add.w	r8, r8, #8
			if (buf0 != NULL) {
     ea4:	e7ed      	b.n	e82 <cbvprintf_package+0x212>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     ea6:	9a05      	ldr	r2, [sp, #20]
     ea8:	3a01      	subs	r2, #1
     eaa:	9205      	str	r2, [sp, #20]
			s = va_arg(ap, char *);
     eac:	f858 2b04 	ldr.w	r2, [r8], #4
     eb0:	9200      	str	r2, [sp, #0]
     eb2:	e70d      	b.n	cd0 <cbvprintf_package+0x60>
			if (is_ro && !do_ro) {
     eb4:	9a03      	ldr	r2, [sp, #12]
     eb6:	0790      	lsls	r0, r2, #30
     eb8:	d520      	bpl.n	efc <cbvprintf_package+0x28c>
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     eba:	eba4 0e05 	sub.w	lr, r4, r5
     ebe:	ea4f 009e 	mov.w	r0, lr, lsr #2
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     ec2:	f04f 0c01 	mov.w	ip, #1
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     ec6:	f5be 7f00 	cmp.w	lr, #512	; 0x200
     eca:	d2cf      	bcs.n	e6c <cbvprintf_package+0x1fc>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     ecc:	2f0f      	cmp	r7, #15
     ece:	d8cd      	bhi.n	e6c <cbvprintf_package+0x1fc>
				if (buf0 != NULL) {
     ed0:	b1f5      	cbz	r5, f10 <cbvprintf_package+0x2a0>
					str_ptr_pos[s_idx] = s_ptr_idx;
     ed2:	f107 0240 	add.w	r2, r7, #64	; 0x40
     ed6:	eb0d 0e02 	add.w	lr, sp, r2
     eda:	b2c0      	uxtb	r0, r0
					str_ptr_arg[s_idx] = arg_idx;
     edc:	9a01      	ldr	r2, [sp, #4]
					str_ptr_pos[s_idx] = s_ptr_idx;
     ede:	f80e 0c20 	strb.w	r0, [lr, #-32]
					str_ptr_arg[s_idx] = arg_idx;
     ee2:	f80e 2c10 	strb.w	r2, [lr, #-16]
					if (is_ro) {
     ee6:	f1bc 0f00 	cmp.w	ip, #0
     eea:	f43f af17 	beq.w	d1c <cbvprintf_package+0xac>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
     eee:	f060 007f 	orn	r0, r0, #127	; 0x7f
     ef2:	f80e 0c20 	strb.w	r0, [lr, #-32]
						s_ro_cnt++;
     ef6:	f109 0901 	add.w	r9, r9, #1
				s_idx++;
     efa:	3701      	adds	r7, #1
					if (BUF_OFFSET + size > len) {
     efc:	f1c5 0208 	rsb	r2, r5, #8
			buf += sizeof(char *);
     f00:	3404      	adds	r4, #4
					if (BUF_OFFSET + size > len) {
     f02:	9206      	str	r2, [sp, #24]
			switch (*fmt) {
     f04:	f64f 7eda 	movw	lr, #65498	; 0xffda
     f08:	e797      	b.n	e3a <cbvprintf_package+0x1ca>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     f0a:	f04f 0c00 	mov.w	ip, #0
     f0e:	e7da      	b.n	ec6 <cbvprintf_package+0x256>
				} else if (is_ro) {
     f10:	f1bc 0f00 	cmp.w	ip, #0
     f14:	d001      	beq.n	f1a <cbvprintf_package+0x2aa>
					len += 1;
     f16:	3601      	adds	r6, #1
     f18:	e7ef      	b.n	efa <cbvprintf_package+0x28a>
				} else if (rws_pos_en) {
     f1a:	9802      	ldr	r0, [sp, #8]
					len += 2;
     f1c:	3602      	adds	r6, #2
				} else if (rws_pos_en) {
     f1e:	2800      	cmp	r0, #0
     f20:	d1eb      	bne.n	efa <cbvprintf_package+0x28a>
					len += strlen(s) + 1 + 1;
     f22:	9800      	ldr	r0, [sp, #0]
     f24:	e9cd 3106 	strd	r3, r1, [sp, #24]
     f28:	f007 fe9a 	bl	8c60 <strlen>
     f2c:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
     f30:	4406      	add	r6, r0
     f32:	e7e2      	b.n	efa <cbvprintf_package+0x28a>
	if (BUF_OFFSET / sizeof(int) > 255) {
     f34:	1b63      	subs	r3, r4, r5
     f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
     f3a:	d297      	bcs.n	e6c <cbvprintf_package+0x1fc>
	if (buf0 == NULL) {
     f3c:	b945      	cbnz	r5, f50 <cbvprintf_package+0x2e0>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
     f3e:	f1a6 0408 	sub.w	r4, r6, #8
     f42:	18e0      	adds	r0, r4, r3
     f44:	e6ae      	b.n	ca4 <cbvprintf_package+0x34>
     f46:	bf00      	nop
     f48:	00009adc 	.word	0x00009adc
     f4c:	0000aba0 	.word	0x0000aba0
	if (rws_pos_en) {
     f50:	9a02      	ldr	r2, [sp, #8]
	*(char **)buf0 = NULL;
     f52:	6028      	str	r0, [r5, #0]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
     f54:	089b      	lsrs	r3, r3, #2
     f56:	702b      	strb	r3, [r5, #0]
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
     f58:	f89d 3010 	ldrb.w	r3, [sp, #16]
	if (rws_pos_en) {
     f5c:	b1c2      	cbz	r2, f90 <cbvprintf_package+0x320>
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
     f5e:	70eb      	strb	r3, [r5, #3]
	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
     f60:	f885 9002 	strb.w	r9, [r5, #2]
	if (s_ro_cnt) {
     f64:	f1b9 0f00 	cmp.w	r9, #0
     f68:	d005      	beq.n	f76 <cbvprintf_package+0x306>
     f6a:	a808      	add	r0, sp, #32
		for (i = 0; i < s_idx; i++) {
     f6c:	2200      	movs	r2, #0
			if (BUF_OFFSET + 1 > len) {
     f6e:	f1c5 0c01 	rsb	ip, r5, #1
		for (i = 0; i < s_idx; i++) {
     f72:	4297      	cmp	r7, r2
     f74:	d10e      	bne.n	f94 <cbvprintf_package+0x324>
		if (BUF_OFFSET + 1 + size > len) {
     f76:	f1c5 0301 	rsb	r3, r5, #1
     f7a:	f10d 0820 	add.w	r8, sp, #32
			*buf++ = str_ptr_arg[i];
     f7e:	f04f 0a00 	mov.w	sl, #0
		if (BUF_OFFSET + 1 + size > len) {
     f82:	9301      	str	r3, [sp, #4]
			*buf++ = str_ptr_arg[i];
     f84:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
	for (i = 0; i < s_idx; i++) {
     f88:	4557      	cmp	r7, sl
     f8a:	d112      	bne.n	fb2 <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x12>
	return BUF_OFFSET;
     f8c:	1b60      	subs	r0, r4, r5
     f8e:	e689      	b.n	ca4 <cbvprintf_package+0x34>
		pkg_hdr->desc.str_cnt = s_rw_cnt;
     f90:	706b      	strb	r3, [r5, #1]
		pkg_hdr->desc.rw_str_cnt = 0;
     f92:	e7e5      	b.n	f60 <cbvprintf_package+0x2f0>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
     f94:	f810 3b01 	ldrb.w	r3, [r0], #1
     f98:	0619      	lsls	r1, r3, #24
     f9a:	d508      	bpl.n	fae <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0xe>
			if (BUF_OFFSET + 1 > len) {
     f9c:	eb04 0e0c 	add.w	lr, r4, ip
     fa0:	45b6      	cmp	lr, r6
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
     fa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
     fa6:	f63f ae7b 	bhi.w	ca0 <cbvprintf_package+0x30>
			*buf++ = pos;
     faa:	f804 3b01 	strb.w	r3, [r4], #1
		for (i = 0; i < s_idx; i++) {
     fae:	3201      	adds	r2, #1
     fb0:	e7df      	b.n	f72 <cbvprintf_package+0x302>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
     fb2:	f1b9 0f00 	cmp.w	r9, #0
     fb6:	d003      	beq.n	fc0 <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x20>
     fb8:	f998 2000 	ldrsb.w	r2, [r8]
     fbc:	2a00      	cmp	r2, #0
     fbe:	db17      	blt.n	ff0 <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x50>
		if (rws_pos_en) {
     fc0:	9b02      	ldr	r3, [sp, #8]
     fc2:	b1d3      	cbz	r3, ffa <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x5a>
			*buf++ = str_ptr_arg[i];
     fc4:	f81a 200b 	ldrb.w	r2, [sl, fp]
     fc8:	f804 2b01 	strb.w	r2, [r4], #1
			size = 0;
     fcc:	2200      	movs	r2, #0
		if (BUF_OFFSET + 1 + size > len) {
     fce:	9b01      	ldr	r3, [sp, #4]
     fd0:	1898      	adds	r0, r3, r2
     fd2:	4420      	add	r0, r4
     fd4:	42b0      	cmp	r0, r6
     fd6:	f63f ae63 	bhi.w	ca0 <cbvprintf_package+0x30>
		*buf++ = str_ptr_pos[i];
     fda:	f898 0000 	ldrb.w	r0, [r8]
     fde:	f804 0b01 	strb.w	r0, [r4], #1
		memcpy(buf, s, size);
     fe2:	9900      	ldr	r1, [sp, #0]
     fe4:	9203      	str	r2, [sp, #12]
     fe6:	4620      	mov	r0, r4
     fe8:	f007 fe4a 	bl	8c80 <memcpy>
		buf += size;
     fec:	9a03      	ldr	r2, [sp, #12]
     fee:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
     ff0:	f10a 0a01 	add.w	sl, sl, #1
     ff4:	f108 0801 	add.w	r8, r8, #1
     ff8:	e7c6      	b.n	f88 <cbvprintf_package+0x318>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
     ffa:	f898 2000 	ldrb.w	r2, [r8]
     ffe:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
    1002:	9300      	str	r3, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    1004:	9b02      	ldr	r3, [sp, #8]
    1006:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
    100a:	9800      	ldr	r0, [sp, #0]
    100c:	f007 fe28 	bl	8c60 <strlen>
    1010:	1c42      	adds	r2, r0, #1
    1012:	e7dc      	b.n	fce <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x2e>
		return -EFAULT;
    1014:	f06f 000d 	mvn.w	r0, #13
    1018:	e644      	b.n	ca4 <cbvprintf_package+0x34>
    101a:	bf00      	nop

0000101c <cbprintf_package_convert>:
			     cbprintf_convert_cb cb,
			     void *ctx,
			     uint32_t flags,
			     uint16_t *strl,
			     size_t strl_len)
{
    101c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1020:	b095      	sub	sp, #84	; 0x54
    1022:	af00      	add	r7, sp, #0
    1024:	4604      	mov	r4, r0
    1026:	f8d7 b078 	ldr.w	fp, [r7, #120]	; 0x78
    102a:	61bb      	str	r3, [r7, #24]
    102c:	f3cb 03c0 	ubfx	r3, fp, #3, #1
    1030:	627a      	str	r2, [r7, #36]	; 0x24
    1032:	613b      	str	r3, [r7, #16]
	bool fmt_present = flags & CBPRINTF_PACKAGE_CONVERT_PTR_CHECK ? true : false;
	bool rw_cpy;
	bool ro_cpy;
	struct cbprintf_package_desc *in_desc = in_packaged;

	in_len = in_len != 0 ? in_len : get_package_len(in_packaged);
    1034:	6239      	str	r1, [r7, #32]
    1036:	b951      	cbnz	r1, 104e <cbprintf_package_convert+0x32>
	buf += ros_nbr;
    1038:	7803      	ldrb	r3, [r0, #0]
	s_nbr     = buf[1];
    103a:	7846      	ldrb	r6, [r0, #1]
	buf += ros_nbr;
    103c:	7880      	ldrb	r0, [r0, #2]
    103e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    1042:	4420      	add	r0, r4
	for (unsigned int i = 0; i < s_nbr; i++) {
    1044:	6a3b      	ldr	r3, [r7, #32]
    1046:	429e      	cmp	r6, r3
    1048:	d81a      	bhi.n	1080 <cbprintf_package_convert+0x64>
	return (size_t)(uintptr_t)(buf - start);
    104a:	1b03      	subs	r3, r0, r4
    104c:	623b      	str	r3, [r7, #32]

	/* Get number of RO string indexes in the package and check if copying
	 * includes appending those strings.
	 */
	ros_nbr = in_desc->ro_str_cnt;
    104e:	f894 a002 	ldrb.w	sl, [r4, #2]
		(flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) == CBPRINTF_PACKAGE_CONVERT_RO_STR;

	/* Get number of RW string indexes in the package and check if copying
	 * includes appending those strings.
	 */
	rws_nbr = in_desc->rw_str_cnt;
    1052:	78e3      	ldrb	r3, [r4, #3]
    1054:	617b      	str	r3, [r7, #20]
	ros_nbr = in_desc->ro_str_cnt;
    1056:	4656      	mov	r6, sl
	ro_cpy = ros_nbr &&
    1058:	f1ba 0f00 	cmp.w	sl, #0
    105c:	d002      	beq.n	1064 <cbprintf_package_convert+0x48>
    105e:	f01b 0f01 	tst.w	fp, #1
    1062:	d117      	bne.n	1094 <cbprintf_package_convert+0x78>
	rw_cpy = rws_nbr > 0 &&
    1064:	697b      	ldr	r3, [r7, #20]
    1066:	bb5b      	cbnz	r3, 10c0 <cbprintf_package_convert+0xa4>
	/* If flags are not set or appending request without rw string indexes
	 * present is chosen, just do a simple copy (or length calculation).
	 * Assuming that it is the most common case.
	 */
	if (!rw_cpy && !ro_cpy) {
		if (cb) {
    1068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    106a:	b11b      	cbz	r3, 1074 <cbprintf_package_convert+0x58>
			cb(in_packaged, in_len, ctx);
    106c:	69ba      	ldr	r2, [r7, #24]
    106e:	6a39      	ldr	r1, [r7, #32]
    1070:	4620      	mov	r0, r4
    1072:	4798      	blx	r3
		}

		return in_len;
    1074:	6a3d      	ldr	r5, [r7, #32]

	/* Empty call (can be interpreted as flushing) */
	(void)cb(NULL, 0, ctx);

	return out_len;
}
    1076:	4628      	mov	r0, r5
    1078:	3754      	adds	r7, #84	; 0x54
    107a:	46bd      	mov	sp, r7
    107c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf++;
    1080:	1c45      	adds	r5, r0, #1
		buf += strlen((const char *)buf) + 1;
    1082:	4628      	mov	r0, r5
    1084:	f007 fdec 	bl	8c60 <strlen>
	for (unsigned int i = 0; i < s_nbr; i++) {
    1088:	6a3b      	ldr	r3, [r7, #32]
		buf += strlen((const char *)buf) + 1;
    108a:	3001      	adds	r0, #1
	for (unsigned int i = 0; i < s_nbr; i++) {
    108c:	3301      	adds	r3, #1
		buf += strlen((const char *)buf) + 1;
    108e:	4428      	add	r0, r5
	for (unsigned int i = 0; i < s_nbr; i++) {
    1090:	623b      	str	r3, [r7, #32]
    1092:	e7d7      	b.n	1044 <cbprintf_package_convert+0x28>
	rw_cpy = rws_nbr > 0 &&
    1094:	f894 8000 	ldrb.w	r8, [r4]
    1098:	6863      	ldr	r3, [r4, #4]
	const char *fmt = *(const char **)(buf + sizeof(void *));
    109a:	61fb      	str	r3, [r7, #28]
	if (cb == NULL) {
    109c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	args_size = in_desc->len * sizeof(int);
    109e:	ea4f 0288 	mov.w	r2, r8, lsl #2
    10a2:	60fa      	str	r2, [r7, #12]
	uint8_t *str_pos = &buf[args_size];
    10a4:	eb04 0888 	add.w	r8, r4, r8, lsl #2
	if (cb == NULL) {
    10a8:	2b00      	cmp	r3, #0
    10aa:	f040 8101 	bne.w	12b0 <cbprintf_package_convert+0x294>
		out_len = (int)in_len;
    10ae:	6a3d      	ldr	r5, [r7, #32]
		if (ro_cpy) {
    10b0:	46c1      	mov	r9, r8
    10b2:	eb0a 0308 	add.w	r3, sl, r8
	size_t strl_cnt = 0;
    10b6:	2600      	movs	r6, #0
			for (unsigned int i = 0; i < ros_nbr; i++) {
    10b8:	454b      	cmp	r3, r9
    10ba:	d14e      	bne.n	115a <cbprintf_package_convert+0x13e>
    10bc:	44d0      	add	r8, sl
    10be:	e013      	b.n	10e8 <cbprintf_package_convert+0xcc>
	rw_cpy = rws_nbr > 0 &&
    10c0:	f01b 0f02 	tst.w	fp, #2
    10c4:	d0d0      	beq.n	1068 <cbprintf_package_convert+0x4c>
	args_size = in_desc->len * sizeof(int);
    10c6:	f894 8000 	ldrb.w	r8, [r4]
    10ca:	ea4f 0388 	mov.w	r3, r8, lsl #2
    10ce:	60fb      	str	r3, [r7, #12]
	const char *fmt = *(const char **)(buf + sizeof(void *));
    10d0:	6863      	ldr	r3, [r4, #4]
    10d2:	61fb      	str	r3, [r7, #28]
	if (cb == NULL) {
    10d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	uint8_t *str_pos = &buf[args_size];
    10d6:	eb04 0888 	add.w	r8, r4, r8, lsl #2
	if (cb == NULL) {
    10da:	2b00      	cmp	r3, #0
    10dc:	d178      	bne.n	11d0 <cbprintf_package_convert+0x1b4>
		out_len = (int)in_len;
    10de:	6a3d      	ldr	r5, [r7, #32]
			if (ros_nbr && flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
    10e0:	f1ba 0f00 	cmp.w	sl, #0
    10e4:	d14e      	bne.n	1184 <cbprintf_package_convert+0x168>
	size_t strl_cnt = 0;
    10e6:	4656      	mov	r6, sl
		for (unsigned int i = 0; i < rws_nbr; i++) {
    10e8:	f01b 0f05 	tst.w	fp, #5
    10ec:	bf0c      	ite	eq
    10ee:	2302      	moveq	r3, #2
    10f0:	2301      	movne	r3, #1
    10f2:	627b      	str	r3, [r7, #36]	; 0x24
    10f4:	697b      	ldr	r3, [r7, #20]
    10f6:	eb08 0a43 	add.w	sl, r8, r3, lsl #1
			} else if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
    10fa:	f00b 0302 	and.w	r3, fp, #2
    10fe:	623b      	str	r3, [r7, #32]
		for (unsigned int i = 0; i < rws_nbr; i++) {
    1100:	45d0      	cmp	r8, sl
    1102:	d0b8      	beq.n	1076 <cbprintf_package_convert+0x5a>
			uint8_t arg_idx = *str_pos++;
    1104:	f818 1b02 	ldrb.w	r1, [r8], #2
			const char *str = *(const char **)&buf32[arg_pos];
    1108:	f818 3c01 	ldrb.w	r3, [r8, #-1]
    110c:	f854 9023 	ldr.w	r9, [r4, r3, lsl #2]
    1110:	4bac      	ldr	r3, [pc, #688]	; (13c4 <cbprintf_package_convert+0x3a8>)
    1112:	4599      	cmp	r9, r3
    1114:	d302      	bcc.n	111c <cbprintf_package_convert+0x100>
    1116:	4bac      	ldr	r3, [pc, #688]	; (13c8 <cbprintf_package_convert+0x3ac>)
    1118:	4599      	cmp	r9, r3
    111a:	d339      	bcc.n	1190 <cbprintf_package_convert+0x174>
			if (fmt_present && is_ptr(fmt, arg_idx)) {
    111c:	693b      	ldr	r3, [r7, #16]
    111e:	2b00      	cmp	r3, #0
    1120:	d043      	beq.n	11aa <cbprintf_package_convert+0x18e>
    1122:	69f8      	ldr	r0, [r7, #28]
    1124:	f006 fef1 	bl	7f0a <is_ptr>
    1128:	2800      	cmp	r0, #0
    112a:	d03e      	beq.n	11aa <cbprintf_package_convert+0x18e>
				LOG_WRN("(unsigned) char * used for %%p argument. "
    112c:	46e9      	mov	r9, sp
    112e:	b08a      	sub	sp, #40	; 0x28
    1130:	466a      	mov	r2, sp
    1132:	4ba6      	ldr	r3, [pc, #664]	; (13cc <cbprintf_package_convert+0x3b0>)
    1134:	6153      	str	r3, [r2, #20]
    1136:	69fb      	ldr	r3, [r7, #28]
    1138:	e9c2 3106 	strd	r3, r1, [r2, #24]
    113c:	f44f 7300 	mov.w	r3, #512	; 0x200
    1140:	8413      	strh	r3, [r2, #32]
    1142:	4ba3      	ldr	r3, [pc, #652]	; (13d0 <cbprintf_package_convert+0x3b4>)
    1144:	f842 3f10 	str.w	r3, [r2, #16]!
    1148:	48a2      	ldr	r0, [pc, #648]	; (13d4 <cbprintf_package_convert+0x3b8>)
    114a:	2300      	movs	r3, #0
    114c:	f44f 5112 	mov.w	r1, #9344	; 0x2480
    1150:	f001 f8b6 	bl	22c0 <z_impl_z_log_msg_static_create>
				out_len -= 2;
    1154:	3d02      	subs	r5, #2
    1156:	46cd      	mov	sp, r9
				continue;
    1158:	e7d2      	b.n	1100 <cbprintf_package_convert+0xe4>
				const char *str = *(const char **)&buf32[*str_pos];
    115a:	f819 2b01 	ldrb.w	r2, [r9], #1
    115e:	627b      	str	r3, [r7, #36]	; 0x24
		return 1 + strlen(str);
    1160:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
    1164:	f007 fd7c 	bl	8c60 <strlen>
				if (strl && strl_cnt < strl_len) {
    1168:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    116a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		return 1 + strlen(str);
    116c:	3001      	adds	r0, #1
				if (strl && strl_cnt < strl_len) {
    116e:	b13a      	cbz	r2, 1180 <cbprintf_package_convert+0x164>
    1170:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
    1174:	4296      	cmp	r6, r2
					strl[strl_cnt++] = (uint16_t)len;
    1176:	bf3e      	ittt	cc
    1178:	6ffa      	ldrcc	r2, [r7, #124]	; 0x7c
    117a:	f822 0016 	strhcc.w	r0, [r2, r6, lsl #1]
    117e:	3601      	addcc	r6, #1
				out_len += len;
    1180:	4405      	add	r5, r0
			for (unsigned int i = 0; i < ros_nbr; i++) {
    1182:	e799      	b.n	10b8 <cbprintf_package_convert+0x9c>
			if (ros_nbr && flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
    1184:	f01b 0604 	ands.w	r6, fp, #4
	size_t strl_cnt = 0;
    1188:	bf1c      	itt	ne
    118a:	6a7e      	ldrne	r6, [r7, #36]	; 0x24
				str_pos += ros_nbr;
    118c:	44d0      	addne	r8, sl
    118e:	e7ab      	b.n	10e8 <cbprintf_package_convert+0xcc>
			if (fmt_present && is_ptr(fmt, arg_idx)) {
    1190:	693b      	ldr	r3, [r7, #16]
    1192:	b123      	cbz	r3, 119e <cbprintf_package_convert+0x182>
    1194:	69f8      	ldr	r0, [r7, #28]
    1196:	f006 feb8 	bl	7f0a <is_ptr>
    119a:	2800      	cmp	r0, #0
    119c:	d1c6      	bne.n	112c <cbprintf_package_convert+0x110>
				if (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) {
    119e:	f01b 0f01 	tst.w	fp, #1
    11a2:	d105      	bne.n	11b0 <cbprintf_package_convert+0x194>
					out_len -= drop_ro_str_pos ? 2 : 1;
    11a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11a6:	1aed      	subs	r5, r5, r3
    11a8:	e7aa      	b.n	1100 <cbprintf_package_convert+0xe4>
			} else if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
    11aa:	6a3b      	ldr	r3, [r7, #32]
    11ac:	2b00      	cmp	r3, #0
    11ae:	d0a7      	beq.n	1100 <cbprintf_package_convert+0xe4>
		return 1 + strlen(str);
    11b0:	4648      	mov	r0, r9
    11b2:	f007 fd55 	bl	8c60 <strlen>
				if (strl && strl_cnt < strl_len) {
    11b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    11b8:	b143      	cbz	r3, 11cc <cbprintf_package_convert+0x1b0>
    11ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    11be:	429e      	cmp	r6, r3
					strl[strl_cnt++] = (uint16_t)len;
    11c0:	bf3f      	itttt	cc
    11c2:	6ffa      	ldrcc	r2, [r7, #124]	; 0x7c
		return 1 + strlen(str);
    11c4:	1c43      	addcc	r3, r0, #1
					strl[strl_cnt++] = (uint16_t)len;
    11c6:	f822 3016 	strhcc.w	r3, [r2, r6, lsl #1]
    11ca:	3601      	addcc	r6, #1
				out_len += (len - 1);
    11cc:	4405      	add	r5, r0
		for (unsigned int i = 0; i < rws_nbr; i++) {
    11ce:	e797      	b.n	1100 <cbprintf_package_convert+0xe4>
	} else if (ros_nbr && flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
    11d0:	f1ba 0f00 	cmp.w	sl, #0
    11d4:	d071      	beq.n	12ba <cbprintf_package_convert+0x29e>
    11d6:	f01b 0604 	ands.w	r6, fp, #4
    11da:	d071      	beq.n	12c0 <cbprintf_package_convert+0x2a4>
		keep_cnt = ros_nbr;
    11dc:	46d1      	mov	r9, sl
		scpy_cnt = 0;
    11de:	2600      	movs	r6, #0
		dst = keep_str_pos;
    11e0:	f107 0040 	add.w	r0, r7, #64	; 0x40
		memcpy(dst, str_pos, ros_nbr);
    11e4:	4652      	mov	r2, sl
    11e6:	4641      	mov	r1, r8
    11e8:	f007 fd4a 	bl	8c80 <memcpy>
	str_pos += ros_nbr;
    11ec:	697b      	ldr	r3, [r7, #20]
    11ee:	005b      	lsls	r3, r3, #1
    11f0:	60bb      	str	r3, [r7, #8]
    11f2:	697b      	ldr	r3, [r7, #20]
    11f4:	44d0      	add	r8, sl
	for (unsigned int i = 0; i < rws_nbr; i++) {
    11f6:	eb08 0343 	add.w	r3, r8, r3, lsl #1
    11fa:	617b      	str	r3, [r7, #20]
			if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
    11fc:	f00b 0302 	and.w	r3, fp, #2
    1200:	607b      	str	r3, [r7, #4]
	for (unsigned int i = 0; i < rws_nbr; i++) {
    1202:	697b      	ldr	r3, [r7, #20]
    1204:	4598      	cmp	r8, r3
    1206:	d15d      	bne.n	12c4 <cbprintf_package_convert+0x2a8>
	out_desc.len = in_desc->len;
    1208:	7823      	ldrb	r3, [r4, #0]
    120a:	61fb      	str	r3, [r7, #28]
	out_desc.str_cnt = in_desc->str_cnt + scpy_cnt;
    120c:	7863      	ldrb	r3, [r4, #1]
	out_desc.rw_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) ? 0 : (keep_cnt / 2);
    120e:	f01b 0f02 	tst.w	fp, #2
	out_desc.str_cnt = in_desc->str_cnt + scpy_cnt;
    1212:	eb06 0203 	add.w	r2, r6, r3
	out_desc.rw_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) ? 0 : (keep_cnt / 2);
    1216:	bf0c      	ite	eq
    1218:	ea4f 0159 	moveq.w	r1, r9, lsr #1
    121c:	2100      	movne	r1, #0
	out_desc.ro_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) ? 0 :
    121e:	f01b 0f01 	tst.w	fp, #1
	out_desc.str_cnt = in_desc->str_cnt + scpy_cnt;
    1222:	b2d2      	uxtb	r2, r2
	out_desc.ro_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) ? 0 :
    1224:	f040 809d 	bne.w	1362 <cbprintf_package_convert+0x346>
    1228:	f01b 0f04 	tst.w	fp, #4
    122c:	bf14      	ite	ne
    122e:	4648      	movne	r0, r9
    1230:	2000      	moveq	r0, #0
	struct cbprintf_package_desc in_desc_backup = *in_desc;
    1232:	f894 b002 	ldrb.w	fp, [r4, #2]
    1236:	f894 8003 	ldrb.w	r8, [r4, #3]
    123a:	613b      	str	r3, [r7, #16]
	*in_desc = out_desc;
    123c:	7062      	strb	r2, [r4, #1]
    123e:	70a0      	strb	r0, [r4, #2]
    1240:	70e1      	strb	r1, [r4, #3]
	rv = cb(in_packaged, args_size, ctx);
    1242:	69ba      	ldr	r2, [r7, #24]
    1244:	68f9      	ldr	r1, [r7, #12]
    1246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1248:	4620      	mov	r0, r4
    124a:	4798      	blx	r3
	if (rv < 0) {
    124c:	1e05      	subs	r5, r0, #0
    124e:	f6ff af12 	blt.w	1076 <cbprintf_package_convert+0x5a>
	*in_desc = in_desc_backup;
    1252:	69fb      	ldr	r3, [r7, #28]
    1254:	7023      	strb	r3, [r4, #0]
    1256:	693b      	ldr	r3, [r7, #16]
    1258:	7063      	strb	r3, [r4, #1]
    125a:	f884 8003 	strb.w	r8, [r4, #3]
	rv = cb(keep_str_pos, keep_cnt, ctx);
    125e:	69ba      	ldr	r2, [r7, #24]
    1260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	*in_desc = in_desc_backup;
    1262:	f884 b002 	strb.w	fp, [r4, #2]
	rv = cb(keep_str_pos, keep_cnt, ctx);
    1266:	4649      	mov	r1, r9
    1268:	f107 0040 	add.w	r0, r7, #64	; 0x40
    126c:	4798      	blx	r3
	if (rv < 0) {
    126e:	f1b0 0800 	subs.w	r8, r0, #0
    1272:	f2c0 80a3 	blt.w	13bc <cbprintf_package_convert+0x3a0>
	size_t strs_len = in_len - (args_size + ros_nbr + 2 * rws_nbr);
    1276:	6a3b      	ldr	r3, [r7, #32]
	rv = cb(str_pos, strs_len, ctx);
    1278:	69ba      	ldr	r2, [r7, #24]
    127a:	6978      	ldr	r0, [r7, #20]
	size_t strs_len = in_len - (args_size + ros_nbr + 2 * rws_nbr);
    127c:	eba3 010a 	sub.w	r1, r3, sl
    1280:	68fb      	ldr	r3, [r7, #12]
    1282:	1ac9      	subs	r1, r1, r3
	rv = cb(str_pos, strs_len, ctx);
    1284:	68bb      	ldr	r3, [r7, #8]
    1286:	1ac9      	subs	r1, r1, r3
    1288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    128a:	4798      	blx	r3
	if (rv < 0) {
    128c:	2800      	cmp	r0, #0
    128e:	f2c0 8097 	blt.w	13c0 <cbprintf_package_convert+0x3a4>
	out_len += rv;
    1292:	44a8      	add	r8, r5
	out_len += rv;
    1294:	eb08 0500 	add.w	r5, r8, r0
	for (unsigned int i = 0; i < scpy_cnt; i++) {
    1298:	f04f 0b00 	mov.w	fp, #0
		uint8_t loc = cpy_str_pos[i];
    129c:	f107 0a30 	add.w	sl, r7, #48	; 0x30
	for (unsigned int i = 0; i < scpy_cnt; i++) {
    12a0:	45b3      	cmp	fp, r6
    12a2:	d360      	bcc.n	1366 <cbprintf_package_convert+0x34a>
	(void)cb(NULL, 0, ctx);
    12a4:	2100      	movs	r1, #0
    12a6:	69ba      	ldr	r2, [r7, #24]
    12a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    12aa:	4608      	mov	r0, r1
    12ac:	4798      	blx	r3
	return out_len;
    12ae:	e6e2      	b.n	1076 <cbprintf_package_convert+0x5a>
	if (cb == NULL) {
    12b0:	f04f 0900 	mov.w	r9, #0
    12b4:	f107 0030 	add.w	r0, r7, #48	; 0x30
    12b8:	e794      	b.n	11e4 <cbprintf_package_convert+0x1c8>
		scpy_cnt = 0;
    12ba:	4656      	mov	r6, sl
		keep_cnt = 0;
    12bc:	46d1      	mov	r9, sl
    12be:	e795      	b.n	11ec <cbprintf_package_convert+0x1d0>
    12c0:	46b1      	mov	r9, r6
    12c2:	e793      	b.n	11ec <cbprintf_package_convert+0x1d0>
		uint8_t arg_idx = *str_pos++;
    12c4:	f818 1b02 	ldrb.w	r1, [r8], #2
    12c8:	4a3e      	ldr	r2, [pc, #248]	; (13c4 <cbprintf_package_convert+0x3a8>)
		uint8_t arg_pos = *str_pos++;
    12ca:	f818 5c01 	ldrb.w	r5, [r8, #-1]
		const char *str = *(const char **)&buf32[arg_pos];
    12ce:	f854 3025 	ldr.w	r3, [r4, r5, lsl #2]
    12d2:	4293      	cmp	r3, r2
    12d4:	d302      	bcc.n	12dc <cbprintf_package_convert+0x2c0>
    12d6:	4a3c      	ldr	r2, [pc, #240]	; (13c8 <cbprintf_package_convert+0x3ac>)
    12d8:	4293      	cmp	r3, r2
    12da:	d31c      	bcc.n	1316 <cbprintf_package_convert+0x2fa>
		if (fmt_present && is_ptr(fmt, arg_idx)) {
    12dc:	693b      	ldr	r3, [r7, #16]
    12de:	b123      	cbz	r3, 12ea <cbprintf_package_convert+0x2ce>
    12e0:	69f8      	ldr	r0, [r7, #28]
    12e2:	f006 fe12 	bl	7f0a <is_ptr>
    12e6:	2800      	cmp	r0, #0
    12e8:	d18b      	bne.n	1202 <cbprintf_package_convert+0x1e6>
			if (flags & CBPRINTF_PACKAGE_CONVERT_RW_STR) {
    12ea:	687b      	ldr	r3, [r7, #4]
    12ec:	b9f3      	cbnz	r3, 132c <cbprintf_package_convert+0x310>
				keep_str_pos[keep_cnt++] = arg_idx;
    12ee:	f109 0228 	add.w	r2, r9, #40	; 0x28
    12f2:	f107 0028 	add.w	r0, r7, #40	; 0x28
    12f6:	4402      	add	r2, r0
    12f8:	f109 0301 	add.w	r3, r9, #1
    12fc:	f802 1c10 	strb.w	r1, [r2, #-16]
				keep_str_pos[keep_cnt++] = arg_pos;
    1300:	f107 0250 	add.w	r2, r7, #80	; 0x50
    1304:	fa52 f383 	uxtab	r3, r2, r3
    1308:	f109 0902 	add.w	r9, r9, #2
    130c:	fa5f f989 	uxtb.w	r9, r9
    1310:	f803 5c10 	strb.w	r5, [r3, #-16]
	for (unsigned int i = 0; i < rws_nbr; i++) {
    1314:	e775      	b.n	1202 <cbprintf_package_convert+0x1e6>
		if (fmt_present && is_ptr(fmt, arg_idx)) {
    1316:	693b      	ldr	r3, [r7, #16]
    1318:	b12b      	cbz	r3, 1326 <cbprintf_package_convert+0x30a>
    131a:	69f8      	ldr	r0, [r7, #28]
    131c:	f006 fdf5 	bl	7f0a <is_ptr>
    1320:	2800      	cmp	r0, #0
    1322:	f47f af6e 	bne.w	1202 <cbprintf_package_convert+0x1e6>
			if (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) {
    1326:	f01b 0f01 	tst.w	fp, #1
    132a:	d009      	beq.n	1340 <cbprintf_package_convert+0x324>
				cpy_str_pos[scpy_cnt++] = arg_pos;
    132c:	f106 0228 	add.w	r2, r6, #40	; 0x28
    1330:	f107 0128 	add.w	r1, r7, #40	; 0x28
    1334:	1c73      	adds	r3, r6, #1
    1336:	1856      	adds	r6, r2, r1
    1338:	f806 5c20 	strb.w	r5, [r6, #-32]
    133c:	b2de      	uxtb	r6, r3
    133e:	e760      	b.n	1202 <cbprintf_package_convert+0x1e6>
			} else if (flags & CBPRINTF_PACKAGE_CONVERT_KEEP_RO_STR) {
    1340:	f01b 0f04 	tst.w	fp, #4
    1344:	f43f af5d 	beq.w	1202 <cbprintf_package_convert+0x1e6>
				keep_str_pos[keep_cnt++] = arg_pos;
    1348:	f109 0228 	add.w	r2, r9, #40	; 0x28
    134c:	f107 0128 	add.w	r1, r7, #40	; 0x28
    1350:	f109 0301 	add.w	r3, r9, #1
    1354:	eb02 0901 	add.w	r9, r2, r1
    1358:	f809 5c10 	strb.w	r5, [r9, #-16]
    135c:	fa5f f983 	uxtb.w	r9, r3
    1360:	e74f      	b.n	1202 <cbprintf_package_convert+0x1e6>
	out_desc.ro_str_cnt = (flags & CBPRINTF_PACKAGE_CONVERT_RO_STR) ? 0 :
    1362:	2000      	movs	r0, #0
    1364:	e765      	b.n	1232 <cbprintf_package_convert+0x216>
		uint8_t loc = cpy_str_pos[i];
    1366:	f81b 300a 	ldrb.w	r3, [fp, sl]
    136a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		const char *str = *(const char **)&buf32[loc];
    136e:	f854 9023 	ldr.w	r9, [r4, r3, lsl #2]
		uint16_t str_len = strl ? strl[i] : 0;
    1372:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    1374:	b1fb      	cbz	r3, 13b6 <cbprintf_package_convert+0x39a>
    1376:	f833 801b 	ldrh.w	r8, [r3, fp, lsl #1]
		rv = cb(&loc, 1, ctx);
    137a:	69ba      	ldr	r2, [r7, #24]
    137c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    137e:	2101      	movs	r1, #1
    1380:	f107 002f 	add.w	r0, r7, #47	; 0x2f
    1384:	4798      	blx	r3
		if (rv < 0) {
    1386:	2800      	cmp	r0, #0
    1388:	db1a      	blt.n	13c0 <cbprintf_package_convert+0x3a4>
		out_len += rv;
    138a:	4405      	add	r5, r0
	strl = strl > 0 ? strl : strlen(str) + 1;
    138c:	f1b8 0f00 	cmp.w	r8, #0
    1390:	d106      	bne.n	13a0 <cbprintf_package_convert+0x384>
    1392:	4648      	mov	r0, r9
    1394:	f007 fc64 	bl	8c60 <strlen>
    1398:	f100 0801 	add.w	r8, r0, #1
    139c:	fa1f f888 	uxth.w	r8, r8
	return cb(str, strl, ctx);
    13a0:	69ba      	ldr	r2, [r7, #24]
    13a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    13a4:	4641      	mov	r1, r8
    13a6:	4648      	mov	r0, r9
    13a8:	4798      	blx	r3
		if (rv < 0) {
    13aa:	2800      	cmp	r0, #0
    13ac:	db08      	blt.n	13c0 <cbprintf_package_convert+0x3a4>
		out_len += rv;
    13ae:	4405      	add	r5, r0
	for (unsigned int i = 0; i < scpy_cnt; i++) {
    13b0:	f10b 0b01 	add.w	fp, fp, #1
    13b4:	e774      	b.n	12a0 <cbprintf_package_convert+0x284>
		uint16_t str_len = strl ? strl[i] : 0;
    13b6:	f8d7 807c 	ldr.w	r8, [r7, #124]	; 0x7c
    13ba:	e7de      	b.n	137a <cbprintf_package_convert+0x35e>
    13bc:	4645      	mov	r5, r8
    13be:	e65a      	b.n	1076 <cbprintf_package_convert+0x5a>
    13c0:	4605      	mov	r5, r0
    13c2:	e658      	b.n	1076 <cbprintf_package_convert+0x5a>
    13c4:	00009adc 	.word	0x00009adc
    13c8:	0000aba0 	.word	0x0000aba0
    13cc:	0000a213 	.word	0x0000a213
    13d0:	01000004 	.word	0x01000004
    13d4:	00009d28 	.word	0x00009d28

000013d8 <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int c))
{
	_char_out = fn;
    13d8:	4b01      	ldr	r3, [pc, #4]	; (13e0 <__printk_hook_install+0x8>)
    13da:	6018      	str	r0, [r3, #0]
}
    13dc:	4770      	bx	lr
    13de:	bf00      	nop
    13e0:	20000030 	.word	0x20000030

000013e4 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    13e4:	b530      	push	{r4, r5, lr}
    13e6:	b087      	sub	sp, #28
	struct str_context ctx = { str, size, 0 };
    13e8:	2500      	movs	r5, #0
    13ea:	e9cd 0103 	strd	r0, r1, [sp, #12]
{
    13ee:	4604      	mov	r4, r0
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    13f0:	9500      	str	r5, [sp, #0]
    13f2:	a903      	add	r1, sp, #12
    13f4:	4805      	ldr	r0, [pc, #20]	; (140c <vsnprintk+0x28>)
	struct str_context ctx = { str, size, 0 };
    13f6:	9505      	str	r5, [sp, #20]
    13f8:	f000 f918 	bl	162c <z_cbvprintf_impl>

	cbvprintf(str_out, &ctx, fmt, ap);

	if (ctx.count < ctx.max) {
    13fc:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
    1400:	4298      	cmp	r0, r3
		str[ctx.count] = '\0';
    1402:	bfb8      	it	lt
    1404:	5425      	strblt	r5, [r4, r0]
	}

	return ctx.count;
}
    1406:	b007      	add	sp, #28
    1408:	bd30      	pop	{r4, r5, pc}
    140a:	bf00      	nop
    140c:	00007f59 	.word	0x00007f59

00001410 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1414:	8b05      	ldrh	r5, [r0, #24]
{
    1416:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1418:	0728      	lsls	r0, r5, #28
{
    141a:	4690      	mov	r8, r2
	if (processing) {
    141c:	d411      	bmi.n	1442 <process_event+0x32>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
    141e:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1420:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    1424:	f040 80cd 	bne.w	15c2 <process_event+0x1b2>
			evt = process_recheck(mgr);
    1428:	4620      	mov	r0, r4
    142a:	f006 ff91 	bl	8350 <process_recheck>
		}

		if (evt == EVT_NOP) {
    142e:	b178      	cbz	r0, 1450 <process_event+0x40>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
    1430:	3801      	subs	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1432:	8b21      	ldrh	r1, [r4, #24]
    1434:	2804      	cmp	r0, #4
    1436:	d811      	bhi.n	145c <process_event+0x4c>
    1438:	e8df f000 	tbb	[pc, r0]
    143c:	856d10c3 	.word	0x856d10c3
    1440:	95          	.byte	0x95
    1441:	00          	.byte	0x00
		if (evt == EVT_COMPLETE) {
    1442:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    1444:	bf0c      	ite	eq
    1446:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
    144a:	f045 0520 	orrne.w	r5, r5, #32
    144e:	8325      	strh	r5, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1450:	f388 8811 	msr	BASEPRI, r8
    1454:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    1458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    145c:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1460:	45aa      	cmp	sl, r5
    1462:	f000 80a6 	beq.w	15b2 <process_event+0x1a2>
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
    1466:	2700      	movs	r7, #0
    1468:	46b9      	mov	r9, r7
    146a:	463e      	mov	r6, r7
    146c:	68a3      	ldr	r3, [r4, #8]
    146e:	2b00      	cmp	r3, #0
    1470:	f000 80bd 	beq.w	15ee <process_event+0x1de>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1474:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    1478:	8321      	strh	r1, [r4, #24]
    147a:	f388 8811 	msr	BASEPRI, r8
    147e:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    1482:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1484:	2900      	cmp	r1, #0
    1486:	f000 80bb 	beq.w	1600 <process_event+0x1f0>
	return node->next;
    148a:	680d      	ldr	r5, [r1, #0]
    148c:	2900      	cmp	r1, #0
    148e:	f000 80b7 	beq.w	1600 <process_event+0x1f0>
		mon->callback(mgr, mon, state, res);
    1492:	f8d1 8004 	ldr.w	r8, [r1, #4]
    1496:	4633      	mov	r3, r6
    1498:	4652      	mov	r2, sl
    149a:	4620      	mov	r0, r4
    149c:	47c0      	blx	r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    149e:	2d00      	cmp	r5, #0
    14a0:	d076      	beq.n	1590 <process_event+0x180>
    14a2:	682b      	ldr	r3, [r5, #0]
    14a4:	4629      	mov	r1, r5
    14a6:	461d      	mov	r5, r3
    14a8:	e7f0      	b.n	148c <process_event+0x7c>
    14aa:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    14ae:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    14b0:	2a01      	cmp	r2, #1
    14b2:	d81b      	bhi.n	14ec <process_event+0xdc>
	list->head = NULL;
    14b4:	2200      	movs	r2, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    14b6:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    14ba:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    14bc:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    14be:	b289      	uxth	r1, r1
	list->tail = NULL;
    14c0:	e9c4 2200 	strd	r2, r2, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    14c4:	d109      	bne.n	14da <process_event+0xca>
    14c6:	463b      	mov	r3, r7
    14c8:	e003      	b.n	14d2 <process_event+0xc2>
				mgr->refs += 1U;
    14ca:	8b62      	ldrh	r2, [r4, #26]
    14cc:	3201      	adds	r2, #1
    14ce:	8362      	strh	r2, [r4, #26]
	return node->next;
    14d0:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    14d2:	2b00      	cmp	r3, #0
    14d4:	d1f9      	bne.n	14ca <process_event+0xba>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    14d6:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    14da:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    14dc:	4620      	mov	r0, r4
    14de:	f006 ff37 	bl	8350 <process_recheck>
    14e2:	2800      	cmp	r0, #0
    14e4:	d07b      	beq.n	15de <process_event+0x1ce>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    14e6:	f041 0120 	orr.w	r1, r1, #32
    14ea:	e077      	b.n	15dc <process_event+0x1cc>
	} else if (state == ONOFF_STATE_TO_OFF) {
    14ec:	2b04      	cmp	r3, #4
    14ee:	d10a      	bne.n	1506 <process_event+0xf6>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    14f0:	f021 0107 	bic.w	r1, r1, #7
    14f4:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    14f6:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    14f8:	4620      	mov	r0, r4
    14fa:	f006 ff29 	bl	8350 <process_recheck>
    14fe:	b110      	cbz	r0, 1506 <process_event+0xf6>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1500:	f041 0120 	orr.w	r1, r1, #32
    1504:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1506:	8b21      	ldrh	r1, [r4, #24]
    1508:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    150c:	45aa      	cmp	sl, r5
    150e:	d050      	beq.n	15b2 <process_event+0x1a2>
    1510:	2700      	movs	r7, #0
		onoff_transition_fn transit = NULL;
    1512:	46b9      	mov	r9, r7
    1514:	e7aa      	b.n	146c <process_event+0x5c>
			transit = mgr->transitions->start;
    1516:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1518:	f021 0107 	bic.w	r1, r1, #7
    151c:	f041 0106 	orr.w	r1, r1, #6
				   && !sys_slist_is_empty(&mgr->monitors);
    1520:	2d06      	cmp	r5, #6
			transit = mgr->transitions->start;
    1522:	f8d3 9000 	ldr.w	r9, [r3]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1526:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    1528:	d12d      	bne.n	1586 <process_event+0x176>
		    || (transit != NULL)) {
    152a:	f1b9 0f00 	cmp.w	r9, #0
    152e:	d040      	beq.n	15b2 <process_event+0x1a2>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1530:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    1534:	8321      	strh	r1, [r4, #24]
    1536:	f388 8811 	msr	BASEPRI, r8
    153a:	f3bf 8f6f 	isb	sy
				transit(mgr, transition_complete);
    153e:	493a      	ldr	r1, [pc, #232]	; (1628 <process_event+0x218>)
    1540:	4620      	mov	r0, r4
    1542:	47c8      	blx	r9
    1544:	e029      	b.n	159a <process_event+0x18a>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1546:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->stop;
    154a:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    154c:	f041 0104 	orr.w	r1, r1, #4
    1550:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    1552:	2d04      	cmp	r5, #4
			transit = mgr->transitions->stop;
    1554:	f8d3 9004 	ldr.w	r9, [r3, #4]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1558:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    155a:	d0e6      	beq.n	152a <process_event+0x11a>
    155c:	2700      	movs	r7, #0
		res = 0;
    155e:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1560:	f04f 0a04 	mov.w	sl, #4
    1564:	e782      	b.n	146c <process_event+0x5c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1566:	f021 0107 	bic.w	r1, r1, #7
			transit = mgr->transitions->reset;
    156a:	6923      	ldr	r3, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    156c:	f041 0105 	orr.w	r1, r1, #5
    1570:	b289      	uxth	r1, r1
				   && !sys_slist_is_empty(&mgr->monitors);
    1572:	2d05      	cmp	r5, #5
			transit = mgr->transitions->reset;
    1574:	f8d3 9008 	ldr.w	r9, [r3, #8]
	mgr->flags = (state & ONOFF_STATE_MASK)
    1578:	8321      	strh	r1, [r4, #24]
				   && !sys_slist_is_empty(&mgr->monitors);
    157a:	d0d6      	beq.n	152a <process_event+0x11a>
    157c:	2700      	movs	r7, #0
		res = 0;
    157e:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1580:	f04f 0a05 	mov.w	sl, #5
    1584:	e772      	b.n	146c <process_event+0x5c>
				   && !sys_slist_is_empty(&mgr->monitors);
    1586:	2700      	movs	r7, #0
		res = 0;
    1588:	463e      	mov	r6, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    158a:	f04f 0a06 	mov.w	sl, #6
    158e:	e76d      	b.n	146c <process_event+0x5c>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1590:	462b      	mov	r3, r5
    1592:	e787      	b.n	14a4 <process_event+0x94>
			if (transit != NULL) {
    1594:	f1b9 0f00 	cmp.w	r9, #0
    1598:	d1d1      	bne.n	153e <process_event+0x12e>
	__asm__ volatile(
    159a:	f04f 0340 	mov.w	r3, #64	; 0x40
    159e:	f3ef 8811 	mrs	r8, BASEPRI
    15a2:	f383 8812 	msr	BASEPRI_MAX, r3
    15a6:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    15aa:	8b23      	ldrh	r3, [r4, #24]
    15ac:	f023 0308 	bic.w	r3, r3, #8
    15b0:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    15b2:	8b25      	ldrh	r5, [r4, #24]
    15b4:	06ea      	lsls	r2, r5, #27
    15b6:	d52e      	bpl.n	1616 <process_event+0x206>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    15b8:	f025 0310 	bic.w	r3, r5, #16
    15bc:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    15be:	f005 0507 	and.w	r5, r5, #7
			res = mgr->last_res;
    15c2:	6966      	ldr	r6, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    15c4:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    15c6:	2e00      	cmp	r6, #0
    15c8:	f6bf af6f 	bge.w	14aa <process_event+0x9a>
	list->head = NULL;
    15cc:	2300      	movs	r3, #0
		*clients = mgr->clients;
    15ce:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
    15d0:	e9c4 3300 	strd	r3, r3, [r4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    15d4:	f021 0107 	bic.w	r1, r1, #7
    15d8:	f041 0101 	orr.w	r1, r1, #1
			mgr->flags |= ONOFF_FLAG_RECHECK;
    15dc:	8321      	strh	r1, [r4, #24]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    15de:	8b21      	ldrh	r1, [r4, #24]
    15e0:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    15e4:	45aa      	cmp	sl, r5
    15e6:	f04f 0900 	mov.w	r9, #0
    15ea:	f47f af3f 	bne.w	146c <process_event+0x5c>
		    || !sys_slist_is_empty(&clients)
    15ee:	2f00      	cmp	r7, #0
    15f0:	d09b      	beq.n	152a <process_event+0x11a>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    15f2:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    15f6:	8321      	strh	r1, [r4, #24]
	__asm__ volatile(
    15f8:	f388 8811 	msr	BASEPRI, r8
    15fc:	f3bf 8f6f 	isb	sy
			if (!sys_slist_is_empty(&clients)) {
    1600:	2f00      	cmp	r7, #0
    1602:	d0c7      	beq.n	1594 <process_event+0x184>
	return node->next;
    1604:	683d      	ldr	r5, [r7, #0]
		notify_one(mgr, cli, state, res);
    1606:	4639      	mov	r1, r7
    1608:	4633      	mov	r3, r6
    160a:	4652      	mov	r2, sl
    160c:	4620      	mov	r0, r4
    160e:	f006 fecb 	bl	83a8 <notify_one>
	list->head = node;
    1612:	462f      	mov	r7, r5
	while (!sys_slist_is_empty(list)) {
    1614:	e7f4      	b.n	1600 <process_event+0x1f0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    1616:	06ab      	lsls	r3, r5, #26
    1618:	f57f af1a 	bpl.w	1450 <process_event+0x40>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    161c:	f025 0320 	bic.w	r3, r5, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1620:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    1622:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    1626:	e6ff      	b.n	1428 <process_event+0x18>
    1628:	000083d5 	.word	0x000083d5

0000162c <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
    162c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1630:	4681      	mov	r9, r0
    1632:	b095      	sub	sp, #84	; 0x54
    1634:	468b      	mov	fp, r1
    1636:	4617      	mov	r7, r2
    1638:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    163a:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    163c:	7838      	ldrb	r0, [r7, #0]
    163e:	b908      	cbnz	r0, 1644 <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
    1640:	4628      	mov	r0, r5
    1642:	e358      	b.n	1cf6 <z_cbvprintf_impl+0x6ca>
			OUTC(*fp++);
    1644:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
    1646:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    1648:	9303      	str	r3, [sp, #12]
		if (*fp != '%') {
    164a:	d006      	beq.n	165a <z_cbvprintf_impl+0x2e>
			OUTC('%');
    164c:	4659      	mov	r1, fp
    164e:	47c8      	blx	r9
    1650:	2800      	cmp	r0, #0
    1652:	f2c0 8350 	blt.w	1cf6 <z_cbvprintf_impl+0x6ca>
    1656:	3501      	adds	r5, #1
		if (bps == NULL) {
    1658:	e1fb      	b.n	1a52 <z_cbvprintf_impl+0x426>
		} state = {
    165a:	2218      	movs	r2, #24
    165c:	2100      	movs	r1, #0
    165e:	a80e      	add	r0, sp, #56	; 0x38
    1660:	f007 fb19 	bl	8c96 <memset>
	if (*sp == '%') {
    1664:	787b      	ldrb	r3, [r7, #1]
    1666:	2b25      	cmp	r3, #37	; 0x25
    1668:	d07d      	beq.n	1766 <z_cbvprintf_impl+0x13a>
    166a:	2300      	movs	r3, #0
    166c:	1c78      	adds	r0, r7, #1
    166e:	4698      	mov	r8, r3
    1670:	469e      	mov	lr, r3
    1672:	469c      	mov	ip, r3
    1674:	461e      	mov	r6, r3
    1676:	4601      	mov	r1, r0
		switch (*sp) {
    1678:	f810 2b01 	ldrb.w	r2, [r0], #1
    167c:	2a2b      	cmp	r2, #43	; 0x2b
    167e:	f000 80a1 	beq.w	17c4 <z_cbvprintf_impl+0x198>
    1682:	f200 8098 	bhi.w	17b6 <z_cbvprintf_impl+0x18a>
    1686:	2a20      	cmp	r2, #32
    1688:	f000 809f 	beq.w	17ca <z_cbvprintf_impl+0x19e>
    168c:	2a23      	cmp	r2, #35	; 0x23
    168e:	f000 809f 	beq.w	17d0 <z_cbvprintf_impl+0x1a4>
    1692:	b12b      	cbz	r3, 16a0 <z_cbvprintf_impl+0x74>
    1694:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1698:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    169c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    16a0:	f1b8 0f00 	cmp.w	r8, #0
    16a4:	d005      	beq.n	16b2 <z_cbvprintf_impl+0x86>
    16a6:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    16aa:	f043 0320 	orr.w	r3, r3, #32
    16ae:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    16b2:	f1be 0f00 	cmp.w	lr, #0
    16b6:	d005      	beq.n	16c4 <z_cbvprintf_impl+0x98>
    16b8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    16bc:	f043 0310 	orr.w	r3, r3, #16
    16c0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    16c4:	f1bc 0f00 	cmp.w	ip, #0
    16c8:	d005      	beq.n	16d6 <z_cbvprintf_impl+0xaa>
    16ca:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    16ce:	f043 0308 	orr.w	r3, r3, #8
    16d2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    16d6:	b12e      	cbz	r6, 16e4 <z_cbvprintf_impl+0xb8>
    16d8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    16dc:	f043 0304 	orr.w	r3, r3, #4
    16e0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (conv->flag_zero && conv->flag_dash) {
    16e4:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    16e8:	f003 0044 	and.w	r0, r3, #68	; 0x44
    16ec:	2844      	cmp	r0, #68	; 0x44
    16ee:	d103      	bne.n	16f8 <z_cbvprintf_impl+0xcc>
		conv->flag_zero = false;
    16f0:	f36f 1386 	bfc	r3, #6, #1
    16f4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	conv->width_present = true;
    16f8:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
    16fc:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
    16fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1702:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
	if (*sp == '*') {
    1706:	d17f      	bne.n	1808 <z_cbvprintf_impl+0x1dc>
		conv->width_star = true;
    1708:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    170c:	f042 0201 	orr.w	r2, r2, #1
		return ++sp;
    1710:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
    1712:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	conv->prec_present = (*sp == '.');
    1716:	781a      	ldrb	r2, [r3, #0]
    1718:	2a2e      	cmp	r2, #46	; 0x2e
    171a:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    171e:	bf0c      	ite	eq
    1720:	2101      	moveq	r1, #1
    1722:	2100      	movne	r1, #0
    1724:	f361 0241 	bfi	r2, r1, #1, #1
    1728:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
	if (!conv->prec_present) {
    172c:	d178      	bne.n	1820 <z_cbvprintf_impl+0x1f4>
	if (*sp == '*') {
    172e:	785a      	ldrb	r2, [r3, #1]
    1730:	2a2a      	cmp	r2, #42	; 0x2a
    1732:	d06e      	beq.n	1812 <z_cbvprintf_impl+0x1e6>
	++sp;
    1734:	3301      	adds	r3, #1
	size_t val = 0;
    1736:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    1738:	f04f 0c0a 	mov.w	ip, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    173c:	4619      	mov	r1, r3
    173e:	f811 0b01 	ldrb.w	r0, [r1], #1
    1742:	f1a0 0630 	sub.w	r6, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    1746:	2e09      	cmp	r6, #9
    1748:	f240 8095 	bls.w	1876 <z_cbvprintf_impl+0x24a>
	conv->unsupported |= ((conv->prec_value < 0)
    174c:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
	conv->prec_value = prec;
    1750:	9212      	str	r2, [sp, #72]	; 0x48
	conv->unsupported |= ((conv->prec_value < 0)
    1752:	f3c1 0040 	ubfx	r0, r1, #1, #1
    1756:	ea40 70d2 	orr.w	r0, r0, r2, lsr #31
    175a:	460a      	mov	r2, r1
    175c:	f360 0241 	bfi	r2, r0, #1, #1
    1760:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
    1764:	e05c      	b.n	1820 <z_cbvprintf_impl+0x1f4>
		conv->specifier = *sp++;
    1766:	1cba      	adds	r2, r7, #2
    1768:	9203      	str	r2, [sp, #12]
    176a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
		if (conv->width_star) {
    176e:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
    1772:	07da      	lsls	r2, r3, #31
    1774:	f140 812e 	bpl.w	19d4 <z_cbvprintf_impl+0x3a8>
			width = va_arg(ap, int);
    1778:	f854 8b04 	ldr.w	r8, [r4], #4
			if (width < 0) {
    177c:	f1b8 0f00 	cmp.w	r8, #0
    1780:	da07      	bge.n	1792 <z_cbvprintf_impl+0x166>
				conv->flag_dash = true;
    1782:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    1786:	f042 0204 	orr.w	r2, r2, #4
    178a:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				width = -width;
    178e:	f1c8 0800 	rsb	r8, r8, #0
		if (conv->prec_star) {
    1792:	075e      	lsls	r6, r3, #29
    1794:	f140 8127 	bpl.w	19e6 <z_cbvprintf_impl+0x3ba>
			int arg = va_arg(ap, int);
    1798:	f854 ab04 	ldr.w	sl, [r4], #4
			if (arg < 0) {
    179c:	f1ba 0f00 	cmp.w	sl, #0
    17a0:	f280 8126 	bge.w	19f0 <z_cbvprintf_impl+0x3c4>
				conv->prec_present = false;
    17a4:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
    17a8:	f36f 0341 	bfc	r3, #1, #1
    17ac:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
		int precision = -1;
    17b0:	f04f 3aff 	mov.w	sl, #4294967295
    17b4:	e11c      	b.n	19f0 <z_cbvprintf_impl+0x3c4>
		switch (*sp) {
    17b6:	2a2d      	cmp	r2, #45	; 0x2d
    17b8:	d00d      	beq.n	17d6 <z_cbvprintf_impl+0x1aa>
    17ba:	2a30      	cmp	r2, #48	; 0x30
    17bc:	f47f af69 	bne.w	1692 <z_cbvprintf_impl+0x66>
    17c0:	2301      	movs	r3, #1
	} while (loop);
    17c2:	e758      	b.n	1676 <z_cbvprintf_impl+0x4a>
		switch (*sp) {
    17c4:	f04f 0c01 	mov.w	ip, #1
    17c8:	e755      	b.n	1676 <z_cbvprintf_impl+0x4a>
    17ca:	f04f 0e01 	mov.w	lr, #1
    17ce:	e752      	b.n	1676 <z_cbvprintf_impl+0x4a>
    17d0:	f04f 0801 	mov.w	r8, #1
    17d4:	e74f      	b.n	1676 <z_cbvprintf_impl+0x4a>
    17d6:	2601      	movs	r6, #1
    17d8:	e74d      	b.n	1676 <z_cbvprintf_impl+0x4a>
		val = 10U * val + *sp++ - '0';
    17da:	fb0e 6202 	mla	r2, lr, r2, r6
    17de:	3a30      	subs	r2, #48	; 0x30
    17e0:	4603      	mov	r3, r0
    17e2:	4618      	mov	r0, r3
    17e4:	f810 6b01 	ldrb.w	r6, [r0], #1
    17e8:	f1a6 0c30 	sub.w	ip, r6, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp) != 0) {
    17ec:	f1bc 0f09 	cmp.w	ip, #9
    17f0:	d9f3      	bls.n	17da <z_cbvprintf_impl+0x1ae>
	if (sp != wp) {
    17f2:	4299      	cmp	r1, r3
    17f4:	d08f      	beq.n	1716 <z_cbvprintf_impl+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    17f6:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
		conv->width_value = width;
    17fa:	9211      	str	r2, [sp, #68]	; 0x44
				      || (width != (size_t)conv->width_value));
    17fc:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    17fe:	f362 0141 	bfi	r1, r2, #1, #1
    1802:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
    1806:	e786      	b.n	1716 <z_cbvprintf_impl+0xea>
    1808:	460b      	mov	r3, r1
	size_t val = 0;
    180a:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    180c:	f04f 0e0a 	mov.w	lr, #10
    1810:	e7e7      	b.n	17e2 <z_cbvprintf_impl+0x1b6>
		conv->prec_star = true;
    1812:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1816:	f042 0204 	orr.w	r2, r2, #4
    181a:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		return ++sp;
    181e:	3302      	adds	r3, #2
	switch (*sp) {
    1820:	781a      	ldrb	r2, [r3, #0]
    1822:	2a6c      	cmp	r2, #108	; 0x6c
    1824:	d047      	beq.n	18b6 <z_cbvprintf_impl+0x28a>
    1826:	d82b      	bhi.n	1880 <z_cbvprintf_impl+0x254>
    1828:	2a68      	cmp	r2, #104	; 0x68
    182a:	d031      	beq.n	1890 <z_cbvprintf_impl+0x264>
    182c:	2a6a      	cmp	r2, #106	; 0x6a
    182e:	d04b      	beq.n	18c8 <z_cbvprintf_impl+0x29c>
    1830:	2a4c      	cmp	r2, #76	; 0x4c
    1832:	d051      	beq.n	18d8 <z_cbvprintf_impl+0x2ac>
	conv->specifier = *sp++;
    1834:	461a      	mov	r2, r3
    1836:	f812 3b01 	ldrb.w	r3, [r2], #1
    183a:	9203      	str	r2, [sp, #12]
	switch (conv->specifier) {
    183c:	2b78      	cmp	r3, #120	; 0x78
		if (conv->length_mod == LENGTH_UPPER_L) {
    183e:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
	conv->specifier = *sp++;
    1842:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
	switch (conv->specifier) {
    1846:	f200 80be 	bhi.w	19c6 <z_cbvprintf_impl+0x39a>
    184a:	2b6d      	cmp	r3, #109	; 0x6d
    184c:	d851      	bhi.n	18f2 <z_cbvprintf_impl+0x2c6>
    184e:	2b69      	cmp	r3, #105	; 0x69
    1850:	f200 80b9 	bhi.w	19c6 <z_cbvprintf_impl+0x39a>
    1854:	2b57      	cmp	r3, #87	; 0x57
    1856:	d867      	bhi.n	1928 <z_cbvprintf_impl+0x2fc>
    1858:	2b41      	cmp	r3, #65	; 0x41
    185a:	d003      	beq.n	1864 <z_cbvprintf_impl+0x238>
    185c:	3b45      	subs	r3, #69	; 0x45
    185e:	2b02      	cmp	r3, #2
    1860:	f200 80b1 	bhi.w	19c6 <z_cbvprintf_impl+0x39a>
		conv->specifier_cat = SPECIFIER_FP;
    1864:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1868:	2204      	movs	r2, #4
    186a:	f362 0302 	bfi	r3, r2, #0, #3
    186e:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
			unsupported = true;
    1872:	2301      	movs	r3, #1
			break;
    1874:	e073      	b.n	195e <z_cbvprintf_impl+0x332>
		val = 10U * val + *sp++ - '0';
    1876:	fb0c 0202 	mla	r2, ip, r2, r0
    187a:	3a30      	subs	r2, #48	; 0x30
    187c:	460b      	mov	r3, r1
    187e:	e75d      	b.n	173c <z_cbvprintf_impl+0x110>
	switch (*sp) {
    1880:	2a74      	cmp	r2, #116	; 0x74
    1882:	d025      	beq.n	18d0 <z_cbvprintf_impl+0x2a4>
    1884:	2a7a      	cmp	r2, #122	; 0x7a
    1886:	d1d5      	bne.n	1834 <z_cbvprintf_impl+0x208>
		conv->length_mod = LENGTH_Z;
    1888:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    188c:	2106      	movs	r1, #6
    188e:	e00c      	b.n	18aa <z_cbvprintf_impl+0x27e>
		if (*++sp == 'h') {
    1890:	785a      	ldrb	r2, [r3, #1]
    1892:	2a68      	cmp	r2, #104	; 0x68
    1894:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    1898:	d106      	bne.n	18a8 <z_cbvprintf_impl+0x27c>
			conv->length_mod = LENGTH_HH;
    189a:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    189c:	f361 02c6 	bfi	r2, r1, #3, #4
    18a0:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
			++sp;
    18a4:	3302      	adds	r3, #2
    18a6:	e7c5      	b.n	1834 <z_cbvprintf_impl+0x208>
			conv->length_mod = LENGTH_H;
    18a8:	2102      	movs	r1, #2
    18aa:	f361 02c6 	bfi	r2, r1, #3, #4
    18ae:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
		if (*++sp == 'h') {
    18b2:	3301      	adds	r3, #1
    18b4:	e7be      	b.n	1834 <z_cbvprintf_impl+0x208>
		if (*++sp == 'l') {
    18b6:	785a      	ldrb	r2, [r3, #1]
    18b8:	2a6c      	cmp	r2, #108	; 0x6c
    18ba:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    18be:	d101      	bne.n	18c4 <z_cbvprintf_impl+0x298>
			conv->length_mod = LENGTH_LL;
    18c0:	2104      	movs	r1, #4
    18c2:	e7eb      	b.n	189c <z_cbvprintf_impl+0x270>
			conv->length_mod = LENGTH_L;
    18c4:	2103      	movs	r1, #3
    18c6:	e7f0      	b.n	18aa <z_cbvprintf_impl+0x27e>
		conv->length_mod = LENGTH_J;
    18c8:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    18cc:	2105      	movs	r1, #5
    18ce:	e7ec      	b.n	18aa <z_cbvprintf_impl+0x27e>
		conv->length_mod = LENGTH_T;
    18d0:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    18d4:	2107      	movs	r1, #7
    18d6:	e7e8      	b.n	18aa <z_cbvprintf_impl+0x27e>
		conv->unsupported = true;
    18d8:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
    18dc:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    18e0:	f022 0202 	bic.w	r2, r2, #2
    18e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    18e8:	f042 0202 	orr.w	r2, r2, #2
    18ec:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
		break;
    18f0:	e7df      	b.n	18b2 <z_cbvprintf_impl+0x286>
	switch (conv->specifier) {
    18f2:	3b6e      	subs	r3, #110	; 0x6e
    18f4:	b2d9      	uxtb	r1, r3
    18f6:	2301      	movs	r3, #1
    18f8:	408b      	lsls	r3, r1
    18fa:	f240 4182 	movw	r1, #1154	; 0x482
    18fe:	420b      	tst	r3, r1
    1900:	d137      	bne.n	1972 <z_cbvprintf_impl+0x346>
    1902:	f013 0f24 	tst.w	r3, #36	; 0x24
    1906:	d151      	bne.n	19ac <z_cbvprintf_impl+0x380>
    1908:	07d8      	lsls	r0, r3, #31
    190a:	d55c      	bpl.n	19c6 <z_cbvprintf_impl+0x39a>
		conv->specifier_cat = SPECIFIER_PTR;
    190c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1910:	2103      	movs	r1, #3
    1912:	f361 0302 	bfi	r3, r1, #0, #3
    1916:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    191a:	f002 0378 	and.w	r3, r2, #120	; 0x78
    191e:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
    1922:	424b      	negs	r3, r1
    1924:	414b      	adcs	r3, r1
    1926:	e01a      	b.n	195e <z_cbvprintf_impl+0x332>
	switch (conv->specifier) {
    1928:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
    192c:	b2c9      	uxtb	r1, r1
    192e:	2001      	movs	r0, #1
    1930:	fa00 f101 	lsl.w	r1, r0, r1
    1934:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    1938:	d194      	bne.n	1864 <z_cbvprintf_impl+0x238>
    193a:	f640 0601 	movw	r6, #2049	; 0x801
    193e:	4231      	tst	r1, r6
    1940:	d11d      	bne.n	197e <z_cbvprintf_impl+0x352>
    1942:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    1946:	d03e      	beq.n	19c6 <z_cbvprintf_impl+0x39a>
		conv->specifier_cat = SPECIFIER_SINT;
    1948:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    194c:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1950:	f002 0278 	and.w	r2, r2, #120	; 0x78
    1954:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
    1956:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod == LENGTH_UPPER_L) {
    195a:	d034      	beq.n	19c6 <z_cbvprintf_impl+0x39a>
	bool unsupported = false;
    195c:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
    195e:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
    1962:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1966:	430b      	orrs	r3, r1
    1968:	f363 0241 	bfi	r2, r3, #1, #1
    196c:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
	return sp;
    1970:	e6fd      	b.n	176e <z_cbvprintf_impl+0x142>
		conv->specifier_cat = SPECIFIER_UINT;
    1972:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1976:	2102      	movs	r1, #2
    1978:	f361 0302 	bfi	r3, r1, #0, #3
    197c:	e7e8      	b.n	1950 <z_cbvprintf_impl+0x324>
    197e:	f89d 1042 	ldrb.w	r1, [sp, #66]	; 0x42
    1982:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
    1984:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    1988:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    198c:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    198e:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
			conv->invalid = true;
    1992:	bf02      	ittt	eq
    1994:	f89d 1040 	ldrbeq.w	r1, [sp, #64]	; 0x40
    1998:	f041 0101 	orreq.w	r1, r1, #1
    199c:	f88d 1040 	strbeq.w	r1, [sp, #64]	; 0x40
		if (conv->specifier == 'c') {
    19a0:	2b63      	cmp	r3, #99	; 0x63
    19a2:	d1db      	bne.n	195c <z_cbvprintf_impl+0x330>
			unsupported = (conv->length_mod != LENGTH_NONE);
    19a4:	1e13      	subs	r3, r2, #0
    19a6:	bf18      	it	ne
    19a8:	2301      	movne	r3, #1
    19aa:	e7d8      	b.n	195e <z_cbvprintf_impl+0x332>
		conv->specifier_cat = SPECIFIER_PTR;
    19ac:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    19b0:	2103      	movs	r1, #3
    19b2:	f361 0302 	bfi	r3, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
    19b6:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    19ba:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
		if (conv->length_mod != LENGTH_NONE) {
    19be:	bf14      	ite	ne
    19c0:	2301      	movne	r3, #1
    19c2:	2300      	moveq	r3, #0
    19c4:	e7cb      	b.n	195e <z_cbvprintf_impl+0x332>
		conv->invalid = true;
    19c6:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    19ca:	f043 0301 	orr.w	r3, r3, #1
    19ce:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
		break;
    19d2:	e7c3      	b.n	195c <z_cbvprintf_impl+0x330>
		} else if (conv->width_present) {
    19d4:	f99d 2040 	ldrsb.w	r2, [sp, #64]	; 0x40
    19d8:	2a00      	cmp	r2, #0
			width = conv->width_value;
    19da:	bfb4      	ite	lt
    19dc:	f8dd 8044 	ldrlt.w	r8, [sp, #68]	; 0x44
		int width = -1;
    19e0:	f04f 38ff 	movge.w	r8, #4294967295
    19e4:	e6d5      	b.n	1792 <z_cbvprintf_impl+0x166>
		} else if (conv->prec_present) {
    19e6:	0798      	lsls	r0, r3, #30
    19e8:	f57f aee2 	bpl.w	17b0 <z_cbvprintf_impl+0x184>
			precision = conv->prec_value;
    19ec:	f8dd a048 	ldr.w	sl, [sp, #72]	; 0x48
			= (enum length_mod_enum)conv->length_mod;
    19f0:	f89d 1041 	ldrb.w	r1, [sp, #65]	; 0x41
		conv->pad0_value = 0;
    19f4:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    19f6:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
			= (enum specifier_cat_enum)conv->specifier_cat;
    19fa:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
		enum specifier_cat_enum specifier_cat
    19fe:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    1a02:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    1a04:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1a08:	d133      	bne.n	1a72 <z_cbvprintf_impl+0x446>
			switch (length_mod) {
    1a0a:	1ecb      	subs	r3, r1, #3
    1a0c:	2b04      	cmp	r3, #4
    1a0e:	d804      	bhi.n	1a1a <z_cbvprintf_impl+0x3ee>
    1a10:	e8df f003 	tbb	[pc, r3]
    1a14:	21464621 	.word	0x21464621
    1a18:	21          	.byte	0x21
    1a19:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    1a1a:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    1a1c:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    1a1e:	ea4f 72e3 	mov.w	r2, r3, asr #31
    1a22:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    1a26:	d11c      	bne.n	1a62 <z_cbvprintf_impl+0x436>
				value->sint = (signed char)value->sint;
    1a28:	f99d 3038 	ldrsb.w	r3, [sp, #56]	; 0x38
    1a2c:	17da      	asrs	r2, r3, #31
    1a2e:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
				value->sint = va_arg(ap, int);
    1a32:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    1a34:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    1a38:	f013 0603 	ands.w	r6, r3, #3
    1a3c:	d050      	beq.n	1ae0 <z_cbvprintf_impl+0x4b4>
			OUTS(sp, fp);
    1a3e:	9b03      	ldr	r3, [sp, #12]
    1a40:	463a      	mov	r2, r7
    1a42:	4659      	mov	r1, fp
    1a44:	4648      	mov	r0, r9
    1a46:	f006 fdd6 	bl	85f6 <outs>
    1a4a:	2800      	cmp	r0, #0
    1a4c:	f2c0 8153 	blt.w	1cf6 <z_cbvprintf_impl+0x6ca>
    1a50:	4405      	add	r5, r0
			continue;
    1a52:	9f03      	ldr	r7, [sp, #12]
    1a54:	e5f2      	b.n	163c <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1a56:	f854 3b04 	ldr.w	r3, [r4], #4
    1a5a:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    1a5c:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
    1a60:	e7e8      	b.n	1a34 <z_cbvprintf_impl+0x408>
			} else if (length_mod == LENGTH_H) {
    1a62:	2902      	cmp	r1, #2
    1a64:	d1e5      	bne.n	1a32 <z_cbvprintf_impl+0x406>
				value->sint = (short)value->sint;
    1a66:	b21a      	sxth	r2, r3
    1a68:	f343 33c0 	sbfx	r3, r3, #15, #1
    1a6c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    1a70:	e7df      	b.n	1a32 <z_cbvprintf_impl+0x406>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1a72:	2b02      	cmp	r3, #2
    1a74:	d124      	bne.n	1ac0 <z_cbvprintf_impl+0x494>
			switch (length_mod) {
    1a76:	1ecb      	subs	r3, r1, #3
    1a78:	2b04      	cmp	r3, #4
    1a7a:	d804      	bhi.n	1a86 <z_cbvprintf_impl+0x45a>
    1a7c:	e8df f003 	tbb	[pc, r3]
    1a80:	18101018 	.word	0x18101018
    1a84:	18          	.byte	0x18
    1a85:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    1a86:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
    1a88:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    1a8c:	f04f 0200 	mov.w	r2, #0
    1a90:	d014      	beq.n	1abc <z_cbvprintf_impl+0x490>
			} else if (length_mod == LENGTH_H) {
    1a92:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    1a94:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
			} else if (length_mod == LENGTH_H) {
    1a98:	d1cc      	bne.n	1a34 <z_cbvprintf_impl+0x408>
				value->uint = (unsigned short)value->uint;
    1a9a:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    1a9c:	930e      	str	r3, [sp, #56]	; 0x38
    1a9e:	e7c9      	b.n	1a34 <z_cbvprintf_impl+0x408>
					(uint_value_type)va_arg(ap,
    1aa0:	3407      	adds	r4, #7
    1aa2:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    1aa6:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    1aaa:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
			if (length_mod == LENGTH_HH) {
    1aae:	e7c1      	b.n	1a34 <z_cbvprintf_impl+0x408>
					(uint_value_type)va_arg(ap, size_t);
    1ab0:	f854 3b04 	ldr.w	r3, [r4], #4
    1ab4:	930e      	str	r3, [sp, #56]	; 0x38
    1ab6:	2300      	movs	r3, #0
    1ab8:	930f      	str	r3, [sp, #60]	; 0x3c
			} else if (length_mod == LENGTH_H) {
    1aba:	e7bb      	b.n	1a34 <z_cbvprintf_impl+0x408>
				value->uint = (unsigned char)value->uint;
    1abc:	b2db      	uxtb	r3, r3
    1abe:	e7cd      	b.n	1a5c <z_cbvprintf_impl+0x430>
		} else if (specifier_cat == SPECIFIER_FP) {
    1ac0:	2b04      	cmp	r3, #4
    1ac2:	d108      	bne.n	1ad6 <z_cbvprintf_impl+0x4aa>
					(sint_value_type)va_arg(ap, long long);
    1ac4:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    1ac6:	f024 0407 	bic.w	r4, r4, #7
    1aca:	e9d4 2300 	ldrd	r2, r3, [r4]
    1ace:	3408      	adds	r4, #8
    1ad0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    1ad4:	e7ae      	b.n	1a34 <z_cbvprintf_impl+0x408>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1ad6:	2b03      	cmp	r3, #3
    1ad8:	d1ac      	bne.n	1a34 <z_cbvprintf_impl+0x408>
			value->ptr = va_arg(ap, void *);
    1ada:	f854 3b04 	ldr.w	r3, [r4], #4
    1ade:	e7dd      	b.n	1a9c <z_cbvprintf_impl+0x470>
		switch (conv->specifier) {
    1ae0:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    1ae4:	2878      	cmp	r0, #120	; 0x78
    1ae6:	d8b4      	bhi.n	1a52 <z_cbvprintf_impl+0x426>
    1ae8:	2862      	cmp	r0, #98	; 0x62
    1aea:	d81c      	bhi.n	1b26 <z_cbvprintf_impl+0x4fa>
    1aec:	2825      	cmp	r0, #37	; 0x25
    1aee:	f43f adad 	beq.w	164c <z_cbvprintf_impl+0x20>
    1af2:	2858      	cmp	r0, #88	; 0x58
    1af4:	d1ad      	bne.n	1a52 <z_cbvprintf_impl+0x426>
			bps = encode_uint(value->uint, conv, buf, bpe);
    1af6:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1afa:	9300      	str	r3, [sp, #0]
    1afc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
    1b00:	ab08      	add	r3, sp, #32
    1b02:	aa10      	add	r2, sp, #64	; 0x40
    1b04:	f006 fd31 	bl	856a <encode_uint>
			if (precision >= 0) {
    1b08:	f1ba 0f00 	cmp.w	sl, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
    1b0c:	4607      	mov	r7, r0
			if (precision >= 0) {
    1b0e:	f280 809a 	bge.w	1c46 <z_cbvprintf_impl+0x61a>
		if (bps == NULL) {
    1b12:	2f00      	cmp	r7, #0
    1b14:	d09d      	beq.n	1a52 <z_cbvprintf_impl+0x426>
		size_t nj_len = (bpe - bps);
    1b16:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1b1a:	1bd8      	subs	r0, r3, r7
		if (sign != 0) {
    1b1c:	2e00      	cmp	r6, #0
    1b1e:	f000 80c1 	beq.w	1ca4 <z_cbvprintf_impl+0x678>
			nj_len += 1U;
    1b22:	3001      	adds	r0, #1
    1b24:	e0be      	b.n	1ca4 <z_cbvprintf_impl+0x678>
		switch (conv->specifier) {
    1b26:	3863      	subs	r0, #99	; 0x63
    1b28:	2815      	cmp	r0, #21
    1b2a:	d892      	bhi.n	1a52 <z_cbvprintf_impl+0x426>
    1b2c:	a201      	add	r2, pc, #4	; (adr r2, 1b34 <z_cbvprintf_impl+0x508>)
    1b2e:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    1b32:	bf00      	nop
    1b34:	00001c09 	.word	0x00001c09
    1b38:	00001c1b 	.word	0x00001c1b
    1b3c:	00001a53 	.word	0x00001a53
    1b40:	00001a53 	.word	0x00001a53
    1b44:	00001a53 	.word	0x00001a53
    1b48:	00001a53 	.word	0x00001a53
    1b4c:	00001c1b 	.word	0x00001c1b
    1b50:	00001a53 	.word	0x00001a53
    1b54:	00001a53 	.word	0x00001a53
    1b58:	00001a53 	.word	0x00001a53
    1b5c:	00001a53 	.word	0x00001a53
    1b60:	00001ca9 	.word	0x00001ca9
    1b64:	00001c41 	.word	0x00001c41
    1b68:	00001c67 	.word	0x00001c67
    1b6c:	00001a53 	.word	0x00001a53
    1b70:	00001a53 	.word	0x00001a53
    1b74:	00001b8d 	.word	0x00001b8d
    1b78:	00001a53 	.word	0x00001a53
    1b7c:	00001c41 	.word	0x00001c41
    1b80:	00001a53 	.word	0x00001a53
    1b84:	00001a53 	.word	0x00001a53
    1b88:	00001c41 	.word	0x00001c41
			if (precision >= 0) {
    1b8c:	f1ba 0f00 	cmp.w	sl, #0
			bps = (const char *)value->ptr;
    1b90:	9f0e      	ldr	r7, [sp, #56]	; 0x38
			if (precision >= 0) {
    1b92:	db35      	blt.n	1c00 <z_cbvprintf_impl+0x5d4>
				len = strnlen(bps, precision);
    1b94:	4651      	mov	r1, sl
    1b96:	4638      	mov	r0, r7
    1b98:	f007 f869 	bl	8c6e <strnlen>
			bpe = bps + len;
    1b9c:	eb07 0a00 	add.w	sl, r7, r0
		if (bps == NULL) {
    1ba0:	2f00      	cmp	r7, #0
    1ba2:	f43f af56 	beq.w	1a52 <z_cbvprintf_impl+0x426>
		char sign = 0;
    1ba6:	2600      	movs	r6, #0
		if (conv->altform_0c) {
    1ba8:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1bac:	f013 0210 	ands.w	r2, r3, #16
    1bb0:	9205      	str	r2, [sp, #20]
    1bb2:	f000 8093 	beq.w	1cdc <z_cbvprintf_impl+0x6b0>
			nj_len += 2U;
    1bb6:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    1bb8:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
    1bba:	9a11      	ldr	r2, [sp, #68]	; 0x44
			nj_len += conv->pad0_pre_exp;
    1bbc:	bf48      	it	mi
    1bbe:	9b12      	ldrmi	r3, [sp, #72]	; 0x48
		nj_len += conv->pad0_value;
    1bc0:	9204      	str	r2, [sp, #16]
    1bc2:	4410      	add	r0, r2
			nj_len += conv->pad0_pre_exp;
    1bc4:	bf48      	it	mi
    1bc6:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
    1bc8:	f1b8 0f00 	cmp.w	r8, #0
    1bcc:	f340 80a0 	ble.w	1d10 <z_cbvprintf_impl+0x6e4>
			if (!conv->flag_dash) {
    1bd0:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
			width -= (int)nj_len;
    1bd4:	eba8 0800 	sub.w	r8, r8, r0
			if (!conv->flag_dash) {
    1bd8:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1bdc:	0750      	lsls	r0, r2, #29
    1bde:	9306      	str	r3, [sp, #24]
    1be0:	f100 8096 	bmi.w	1d10 <z_cbvprintf_impl+0x6e4>
				if (conv->flag_zero) {
    1be4:	0651      	lsls	r1, r2, #25
    1be6:	f140 8089 	bpl.w	1cfc <z_cbvprintf_impl+0x6d0>
					if (sign != 0) {
    1bea:	b13e      	cbz	r6, 1bfc <z_cbvprintf_impl+0x5d0>
						OUTC(sign);
    1bec:	4659      	mov	r1, fp
    1bee:	4630      	mov	r0, r6
    1bf0:	47c8      	blx	r9
    1bf2:	2800      	cmp	r0, #0
    1bf4:	db7f      	blt.n	1cf6 <z_cbvprintf_impl+0x6ca>
    1bf6:	9b06      	ldr	r3, [sp, #24]
    1bf8:	3501      	adds	r5, #1
    1bfa:	461e      	mov	r6, r3
					pad = '0';
    1bfc:	2230      	movs	r2, #48	; 0x30
    1bfe:	e07e      	b.n	1cfe <z_cbvprintf_impl+0x6d2>
				len = strlen(bps);
    1c00:	4638      	mov	r0, r7
    1c02:	f007 f82d 	bl	8c60 <strlen>
    1c06:	e7c9      	b.n	1b9c <z_cbvprintf_impl+0x570>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1c08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    1c0a:	f88d 3020 	strb.w	r3, [sp, #32]
		char sign = 0;
    1c0e:	2600      	movs	r6, #0
			bps = buf;
    1c10:	af08      	add	r7, sp, #32
			bpe = buf + 1;
    1c12:	f10d 0a21 	add.w	sl, sp, #33	; 0x21
		size_t nj_len = (bpe - bps);
    1c16:	2001      	movs	r0, #1
    1c18:	e7c6      	b.n	1ba8 <z_cbvprintf_impl+0x57c>
			if (conv->flag_plus) {
    1c1a:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
    1c1c:	bf5c      	itt	pl
    1c1e:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    1c22:	015e      	lslpl	r6, r3, #5
			sint = value->sint;
    1c24:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
				sign = '+';
    1c28:	bf48      	it	mi
    1c2a:	262b      	movmi	r6, #43	; 0x2b
			if (sint < 0) {
    1c2c:	2b00      	cmp	r3, #0
    1c2e:	f6bf af62 	bge.w	1af6 <z_cbvprintf_impl+0x4ca>
				value->uint = (uint_value_type)-sint;
    1c32:	4252      	negs	r2, r2
    1c34:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1c38:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
				sign = '-';
    1c3c:	262d      	movs	r6, #45	; 0x2d
    1c3e:	e75a      	b.n	1af6 <z_cbvprintf_impl+0x4ca>
		switch (conv->specifier) {
    1c40:	2600      	movs	r6, #0
    1c42:	e758      	b.n	1af6 <z_cbvprintf_impl+0x4ca>
		char sign = 0;
    1c44:	2600      	movs	r6, #0
				conv->flag_zero = false;
    1c46:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
				size_t len = bpe - bps;
    1c4a:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1c4e:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
    1c50:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1c54:	459a      	cmp	sl, r3
				conv->flag_zero = false;
    1c56:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
				if (len < (size_t)precision) {
    1c5a:	f67f af5a 	bls.w	1b12 <z_cbvprintf_impl+0x4e6>
					conv->pad0_value = precision - (int)len;
    1c5e:	ebaa 0303 	sub.w	r3, sl, r3
    1c62:	9311      	str	r3, [sp, #68]	; 0x44
    1c64:	e755      	b.n	1b12 <z_cbvprintf_impl+0x4e6>
			if (value->ptr != NULL) {
    1c66:	980e      	ldr	r0, [sp, #56]	; 0x38
    1c68:	b390      	cbz	r0, 1cd0 <z_cbvprintf_impl+0x6a4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1c6a:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1c6e:	9300      	str	r3, [sp, #0]
    1c70:	aa10      	add	r2, sp, #64	; 0x40
    1c72:	ab08      	add	r3, sp, #32
    1c74:	2100      	movs	r1, #0
    1c76:	f006 fc78 	bl	856a <encode_uint>
				conv->altform_0c = true;
    1c7a:	f8bd 3042 	ldrh.w	r3, [sp, #66]	; 0x42
    1c7e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1c82:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1c86:	f043 0310 	orr.w	r3, r3, #16
			if (precision >= 0) {
    1c8a:	f1ba 0f00 	cmp.w	sl, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1c8e:	4607      	mov	r7, r0
				conv->altform_0c = true;
    1c90:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
			if (precision >= 0) {
    1c94:	dad6      	bge.n	1c44 <z_cbvprintf_impl+0x618>
		if (bps == NULL) {
    1c96:	2800      	cmp	r0, #0
    1c98:	f43f aedb 	beq.w	1a52 <z_cbvprintf_impl+0x426>
		size_t nj_len = (bpe - bps);
    1c9c:	f10d 0336 	add.w	r3, sp, #54	; 0x36
    1ca0:	1a18      	subs	r0, r3, r0
		char sign = 0;
    1ca2:	2600      	movs	r6, #0
    1ca4:	469a      	mov	sl, r3
    1ca6:	e77f      	b.n	1ba8 <z_cbvprintf_impl+0x57c>
				store_count(conv, value->ptr, count);
    1ca8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	switch ((enum length_mod_enum)conv->length_mod) {
    1caa:	2907      	cmp	r1, #7
    1cac:	f63f aed1 	bhi.w	1a52 <z_cbvprintf_impl+0x426>
    1cb0:	e8df f001 	tbb	[pc, r1]
    1cb4:	0c06040c 	.word	0x0c06040c
    1cb8:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    1cbc:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
    1cbe:	e6c8      	b.n	1a52 <z_cbvprintf_impl+0x426>
		*(short *)dp = (short)count;
    1cc0:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
    1cc2:	e6c6      	b.n	1a52 <z_cbvprintf_impl+0x426>
		*(intmax_t *)dp = (intmax_t)count;
    1cc4:	17ea      	asrs	r2, r5, #31
    1cc6:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
    1cca:	e6c2      	b.n	1a52 <z_cbvprintf_impl+0x426>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1ccc:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
    1cce:	e6c0      	b.n	1a52 <z_cbvprintf_impl+0x426>
    1cd0:	4f2e      	ldr	r7, [pc, #184]	; (1d8c <z_cbvprintf_impl+0x760>)
		char sign = 0;
    1cd2:	4606      	mov	r6, r0
			bpe = bps + 5;
    1cd4:	f107 0a05 	add.w	sl, r7, #5
		size_t nj_len = (bpe - bps);
    1cd8:	2005      	movs	r0, #5
    1cda:	e765      	b.n	1ba8 <z_cbvprintf_impl+0x57c>
		} else if (conv->altform_0) {
    1cdc:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    1cde:	bf48      	it	mi
    1ce0:	3001      	addmi	r0, #1
    1ce2:	e769      	b.n	1bb8 <z_cbvprintf_impl+0x58c>
    1ce4:	9307      	str	r3, [sp, #28]
					OUTC(pad);
    1ce6:	4610      	mov	r0, r2
    1ce8:	9206      	str	r2, [sp, #24]
    1cea:	4659      	mov	r1, fp
    1cec:	47c8      	blx	r9
    1cee:	2800      	cmp	r0, #0
    1cf0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    1cf4:	da04      	bge.n	1d00 <z_cbvprintf_impl+0x6d4>
#undef OUTS
#undef OUTC
}
    1cf6:	b015      	add	sp, #84	; 0x54
    1cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1cfc:	2220      	movs	r2, #32
					pad = '0';
    1cfe:	4643      	mov	r3, r8
				while (width-- > 0) {
    1d00:	4619      	mov	r1, r3
    1d02:	2900      	cmp	r1, #0
    1d04:	f103 33ff 	add.w	r3, r3, #4294967295
    1d08:	dcec      	bgt.n	1ce4 <z_cbvprintf_impl+0x6b8>
    1d0a:	4445      	add	r5, r8
    1d0c:	1a6d      	subs	r5, r5, r1
    1d0e:	4698      	mov	r8, r3
		if (sign != 0) {
    1d10:	b12e      	cbz	r6, 1d1e <z_cbvprintf_impl+0x6f2>
			OUTC(sign);
    1d12:	4659      	mov	r1, fp
    1d14:	4630      	mov	r0, r6
    1d16:	47c8      	blx	r9
    1d18:	2800      	cmp	r0, #0
    1d1a:	dbec      	blt.n	1cf6 <z_cbvprintf_impl+0x6ca>
    1d1c:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1d1e:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
    1d22:	06da      	lsls	r2, r3, #27
    1d24:	d401      	bmi.n	1d2a <z_cbvprintf_impl+0x6fe>
    1d26:	071b      	lsls	r3, r3, #28
    1d28:	d505      	bpl.n	1d36 <z_cbvprintf_impl+0x70a>
				OUTC('0');
    1d2a:	4659      	mov	r1, fp
    1d2c:	2030      	movs	r0, #48	; 0x30
    1d2e:	47c8      	blx	r9
    1d30:	2800      	cmp	r0, #0
    1d32:	dbe0      	blt.n	1cf6 <z_cbvprintf_impl+0x6ca>
    1d34:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1d36:	9b05      	ldr	r3, [sp, #20]
    1d38:	b133      	cbz	r3, 1d48 <z_cbvprintf_impl+0x71c>
				OUTC(conv->specifier);
    1d3a:	f89d 0043 	ldrb.w	r0, [sp, #67]	; 0x43
    1d3e:	4659      	mov	r1, fp
    1d40:	47c8      	blx	r9
    1d42:	2800      	cmp	r0, #0
    1d44:	dbd7      	blt.n	1cf6 <z_cbvprintf_impl+0x6ca>
    1d46:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1d48:	9e04      	ldr	r6, [sp, #16]
    1d4a:	442e      	add	r6, r5
    1d4c:	e005      	b.n	1d5a <z_cbvprintf_impl+0x72e>
				OUTC('0');
    1d4e:	4659      	mov	r1, fp
    1d50:	2030      	movs	r0, #48	; 0x30
    1d52:	47c8      	blx	r9
    1d54:	2800      	cmp	r0, #0
    1d56:	dbce      	blt.n	1cf6 <z_cbvprintf_impl+0x6ca>
    1d58:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1d5a:	1b73      	subs	r3, r6, r5
    1d5c:	2b00      	cmp	r3, #0
    1d5e:	dcf6      	bgt.n	1d4e <z_cbvprintf_impl+0x722>
			OUTS(bps, bpe);
    1d60:	4653      	mov	r3, sl
    1d62:	463a      	mov	r2, r7
    1d64:	4659      	mov	r1, fp
    1d66:	4648      	mov	r0, r9
    1d68:	f006 fc45 	bl	85f6 <outs>
    1d6c:	2800      	cmp	r0, #0
    1d6e:	dbc2      	blt.n	1cf6 <z_cbvprintf_impl+0x6ca>
    1d70:	4405      	add	r5, r0
		while (width > 0) {
    1d72:	44a8      	add	r8, r5
    1d74:	eba8 0305 	sub.w	r3, r8, r5
    1d78:	2b00      	cmp	r3, #0
    1d7a:	f77f ae6a 	ble.w	1a52 <z_cbvprintf_impl+0x426>
			OUTC(' ');
    1d7e:	4659      	mov	r1, fp
    1d80:	2020      	movs	r0, #32
    1d82:	47c8      	blx	r9
    1d84:	2800      	cmp	r0, #0
    1d86:	dbb6      	blt.n	1cf6 <z_cbvprintf_impl+0x6ca>
    1d88:	3501      	adds	r5, #1
			--width;
    1d8a:	e7f3      	b.n	1d74 <z_cbvprintf_impl+0x748>
    1d8c:	0000a2c7 	.word	0x0000a2c7

00001d90 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    1d90:	f003 bdfc 	b.w	598c <SystemInit>

00001d94 <activate_foreach_backend>:
		z_log_runtime_filters_init();
	}
}

static uint32_t activate_foreach_backend(uint32_t mask)
{
    1d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	while (mask_cpy) {
		uint32_t i = __builtin_ctz(mask_cpy);
		const struct log_backend *backend = log_backend_get(i);

		mask_cpy &= ~BIT(i);
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    1d98:	f8df 8058 	ldr.w	r8, [pc, #88]	; 1df4 <activate_foreach_backend+0x60>
{
    1d9c:	4604      	mov	r4, r0
	while (mask_cpy) {
    1d9e:	4607      	mov	r7, r0
		mask_cpy &= ~BIT(i);
    1da0:	f04f 0901 	mov.w	r9, #1
	while (mask_cpy) {
    1da4:	b914      	cbnz	r4, 1dac <activate_foreach_backend+0x18>
					   CONFIG_LOG_MAX_LEVEL);
		}
	}

	return mask;
}
    1da6:	4638      	mov	r0, r7
    1da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t i = __builtin_ctz(mask_cpy);
    1dac:	fa94 f5a4 	rbit	r5, r4
    1db0:	fab5 f585 	clz	r5, r5
		mask_cpy &= ~BIT(i);
    1db4:	fa09 f305 	lsl.w	r3, r9, r5
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    1db8:	012e      	lsls	r6, r5, #4
    1dba:	eb08 1505 	add.w	r5, r8, r5, lsl #4
		mask_cpy &= ~BIT(i);
    1dbe:	ea6f 0a03 	mvn.w	sl, r3
    1dc2:	ea24 0403 	bic.w	r4, r4, r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    1dc6:	7b2b      	ldrb	r3, [r5, #12]
    1dc8:	2b00      	cmp	r3, #0
    1dca:	d0eb      	beq.n	1da4 <activate_foreach_backend+0x10>
 * @retval -EBUSY if backend is not yet ready.
 */
static inline int log_backend_is_ready(const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	if (backend->api->is_ready != NULL) {
    1dcc:	f858 3006 	ldr.w	r3, [r8, r6]
    1dd0:	691b      	ldr	r3, [r3, #16]
    1dd2:	b94b      	cbnz	r3, 1de8 <activate_foreach_backend+0x54>
					   backend->cb->ctx,
    1dd4:	4446      	add	r6, r8
			log_backend_enable(backend,
    1dd6:	2204      	movs	r2, #4
    1dd8:	6873      	ldr	r3, [r6, #4]
    1dda:	4628      	mov	r0, r5
    1ddc:	6819      	ldr	r1, [r3, #0]
			mask &= ~BIT(i);
    1dde:	ea07 070a 	and.w	r7, r7, sl
			log_backend_enable(backend,
    1de2:	f000 fa59 	bl	2298 <log_backend_enable>
    1de6:	e7dd      	b.n	1da4 <activate_foreach_backend+0x10>
		return backend->api->is_ready(backend);
    1de8:	4628      	mov	r0, r5
    1dea:	4798      	blx	r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    1dec:	2800      	cmp	r0, #0
    1dee:	d1d9      	bne.n	1da4 <activate_foreach_backend+0x10>
    1df0:	e7f0      	b.n	1dd4 <activate_foreach_backend+0x40>
    1df2:	bf00      	nop
    1df4:	00009da0 	.word	0x00009da0

00001df8 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(void)
{
    1df8:	b530      	push	{r4, r5, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD)) {
		k_timer_init(&log_process_thread_timer,
    1dfa:	4910      	ldr	r1, [pc, #64]	; (1e3c <enable_logger+0x44>)
    1dfc:	4810      	ldr	r0, [pc, #64]	; (1e40 <enable_logger+0x48>)
{
    1dfe:	b089      	sub	sp, #36	; 0x24
		k_timer_init(&log_process_thread_timer,
    1e00:	2200      	movs	r2, #0
    1e02:	f007 fd5c 	bl	98be <k_timer_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    1e06:	4d0f      	ldr	r5, [pc, #60]	; (1e44 <enable_logger+0x4c>)
    1e08:	490f      	ldr	r1, [pc, #60]	; (1e48 <enable_logger+0x50>)
    1e0a:	2200      	movs	r2, #0
    1e0c:	2300      	movs	r3, #0
    1e0e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    1e12:	2400      	movs	r4, #0
    1e14:	230e      	movs	r3, #14
    1e16:	e9cd 3403 	strd	r3, r4, [sp, #12]
    1e1a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1e1e:	4b0b      	ldr	r3, [pc, #44]	; (1e4c <enable_logger+0x54>)
    1e20:	9400      	str	r4, [sp, #0]
    1e22:	f44f 7240 	mov.w	r2, #768	; 0x300
    1e26:	4628      	mov	r0, r5
    1e28:	f004 ff3c 	bl	6ca4 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
    1e2c:	4908      	ldr	r1, [pc, #32]	; (1e50 <enable_logger+0x58>)
    1e2e:	4628      	mov	r0, r5
    1e30:	f007 fafc 	bl	942c <z_impl_k_thread_name_set>
	} else {
		(void)z_log_init(false, false);
	}

	return 0;
}
    1e34:	4620      	mov	r0, r4
    1e36:	b009      	add	sp, #36	; 0x24
    1e38:	bd30      	pop	{r4, r5, pc}
    1e3a:	bf00      	nop
    1e3c:	00001e55 	.word	0x00001e55
    1e40:	20000760 	.word	0x20000760
    1e44:	200002d8 	.word	0x200002d8
    1e48:	20001840 	.word	0x20001840
    1e4c:	00002145 	.word	0x00002145
    1e50:	0000a2cd 	.word	0x0000a2cd

00001e54 <log_process_thread_timer_expiry_fn>:
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    1e54:	4801      	ldr	r0, [pc, #4]	; (1e5c <log_process_thread_timer_expiry_fn+0x8>)
    1e56:	f005 b8b3 	b.w	6fc0 <z_impl_k_sem_give>
    1e5a:	bf00      	nop
    1e5c:	20000228 	.word	0x20000228

00001e60 <z_log_init>:
{
    1e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1e64:	4680      	mov	r8, r0
	if (atomic_inc(&initialized) != 0) {
    1e66:	481f      	ldr	r0, [pc, #124]	; (1ee4 <z_log_init+0x84>)
{
    1e68:	460f      	mov	r7, r1
	if (atomic_inc(&initialized) != 0) {
    1e6a:	f006 fe44 	bl	8af6 <atomic_inc>
    1e6e:	4606      	mov	r6, r0
    1e70:	2800      	cmp	r0, #0
    1e72:	d030      	beq.n	1ed6 <z_log_init+0x76>
	uint32_t mask = 0;
    1e74:	2500      	movs	r5, #0
}
    1e76:	4628      	mov	r0, r5
    1e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (backend->autostart) {
    1e7c:	7b23      	ldrb	r3, [r4, #12]
    1e7e:	b173      	cbz	r3, 1e9e <z_log_init+0x3e>
	if (backend->api->init) {
    1e80:	6823      	ldr	r3, [r4, #0]
    1e82:	68db      	ldr	r3, [r3, #12]
    1e84:	b10b      	cbz	r3, 1e8a <z_log_init+0x2a>
		backend->api->init(backend);
    1e86:	4620      	mov	r0, r4
    1e88:	4798      	blx	r3
	if (backend->api->is_ready != NULL) {
    1e8a:	6823      	ldr	r3, [r4, #0]
    1e8c:	691b      	ldr	r3, [r3, #16]
    1e8e:	b9d3      	cbnz	r3, 1ec6 <z_log_init+0x66>
				log_backend_enable(backend,
    1e90:	6863      	ldr	r3, [r4, #4]
    1e92:	2204      	movs	r2, #4
    1e94:	6819      	ldr	r1, [r3, #0]
    1e96:	4620      	mov	r0, r4
    1e98:	f000 f9fe 	bl	2298 <log_backend_enable>
			i++;
    1e9c:	3601      	adds	r6, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1e9e:	3410      	adds	r4, #16
    1ea0:	454c      	cmp	r4, r9
    1ea2:	d3eb      	bcc.n	1e7c <z_log_init+0x1c>
	if (blocking) {
    1ea4:	f1b8 0f00 	cmp.w	r8, #0
    1ea8:	d0e5      	beq.n	1e76 <z_log_init+0x16>
		while (mask) {
    1eaa:	2d00      	cmp	r5, #0
    1eac:	d0e2      	beq.n	1e74 <z_log_init+0x14>
			mask = activate_foreach_backend(mask);
    1eae:	4628      	mov	r0, r5
    1eb0:	f7ff ff70 	bl	1d94 <activate_foreach_backend>
    1eb4:	4605      	mov	r5, r0
			if (IS_ENABLED(CONFIG_MULTITHREADING) && can_sleep) {
    1eb6:	2f00      	cmp	r7, #0
    1eb8:	d0f7      	beq.n	1eaa <z_log_init+0x4a>
	return z_impl_k_sleep(timeout);
    1eba:	2100      	movs	r1, #0
    1ebc:	f44f 70a4 	mov.w	r0, #328	; 0x148
    1ec0:	f005 fce4 	bl	788c <z_impl_k_sleep>
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    1ec4:	e7f1      	b.n	1eaa <z_log_init+0x4a>
		return backend->api->is_ready(backend);
    1ec6:	4620      	mov	r0, r4
    1ec8:	4798      	blx	r3
			if (log_backend_is_ready(backend) == 0) {
    1eca:	2800      	cmp	r0, #0
    1ecc:	d0e0      	beq.n	1e90 <z_log_init+0x30>
				mask |= BIT(i);
    1ece:	fa0a f306 	lsl.w	r3, sl, r6
    1ed2:	431d      	orrs	r5, r3
    1ed4:	e7e2      	b.n	1e9c <z_log_init+0x3c>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1ed6:	4c04      	ldr	r4, [pc, #16]	; (1ee8 <z_log_init+0x88>)
    1ed8:	f8df 9010 	ldr.w	r9, [pc, #16]	; 1eec <z_log_init+0x8c>
	uint32_t mask = 0;
    1edc:	4605      	mov	r5, r0
				mask |= BIT(i);
    1ede:	f04f 0a01 	mov.w	sl, #1
    1ee2:	e7dd      	b.n	1ea0 <z_log_init+0x40>
    1ee4:	20000988 	.word	0x20000988
    1ee8:	00009da0 	.word	0x00009da0
    1eec:	00009db0 	.word	0x00009db0

00001ef0 <log_format_func_t_get>:
}
    1ef0:	4b01      	ldr	r3, [pc, #4]	; (1ef8 <log_format_func_t_get+0x8>)
    1ef2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    1ef6:	4770      	bx	lr
    1ef8:	00009dec 	.word	0x00009dec

00001efc <log_set_timestamp_func>:
{
    1efc:	b508      	push	{r3, lr}
    1efe:	4603      	mov	r3, r0
    1f00:	4608      	mov	r0, r1
	if (timestamp_getter == NULL) {
    1f02:	b12b      	cbz	r3, 1f10 <log_set_timestamp_func+0x14>
	timestamp_func = timestamp_getter;
    1f04:	4a04      	ldr	r2, [pc, #16]	; (1f18 <log_set_timestamp_func+0x1c>)
    1f06:	6013      	str	r3, [r2, #0]
		log_output_timestamp_freq_set(freq);
    1f08:	f000 fc78 	bl	27fc <log_output_timestamp_freq_set>
	return 0;
    1f0c:	2000      	movs	r0, #0
}
    1f0e:	bd08      	pop	{r3, pc}
		return -EINVAL;
    1f10:	f06f 0015 	mvn.w	r0, #21
    1f14:	e7fb      	b.n	1f0e <log_set_timestamp_func+0x12>
    1f16:	bf00      	nop
    1f18:	20000034 	.word	0x20000034

00001f1c <z_log_notify_backend_enabled>:
{
    1f1c:	b510      	push	{r4, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
    1f1e:	4c04      	ldr	r4, [pc, #16]	; (1f30 <z_log_notify_backend_enabled+0x14>)
    1f20:	7823      	ldrb	r3, [r4, #0]
    1f22:	b913      	cbnz	r3, 1f2a <z_log_notify_backend_enabled+0xe>
	z_impl_k_sem_give(sem);
    1f24:	4803      	ldr	r0, [pc, #12]	; (1f34 <z_log_notify_backend_enabled+0x18>)
    1f26:	f005 f84b 	bl	6fc0 <z_impl_k_sem_give>
	backend_attached = true;
    1f2a:	2301      	movs	r3, #1
    1f2c:	7023      	strb	r3, [r4, #0]
}
    1f2e:	bd10      	pop	{r4, pc}
    1f30:	20000d18 	.word	0x20000d18
    1f34:	20000228 	.word	0x20000228

00001f38 <z_log_dropped>:
{
    1f38:	b510      	push	{r4, lr}
    1f3a:	4604      	mov	r4, r0
	atomic_inc(&dropped_cnt);
    1f3c:	4808      	ldr	r0, [pc, #32]	; (1f60 <z_log_dropped+0x28>)
    1f3e:	f006 fdda 	bl	8af6 <atomic_inc>
	if (buffered) {
    1f42:	b15c      	cbz	r4, 1f5c <z_log_dropped+0x24>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    1f44:	f3bf 8f5b 	dmb	ish
    1f48:	4b06      	ldr	r3, [pc, #24]	; (1f64 <z_log_dropped+0x2c>)
    1f4a:	e853 1f00 	ldrex	r1, [r3]
    1f4e:	3901      	subs	r1, #1
    1f50:	e843 1200 	strex	r2, r1, [r3]
    1f54:	2a00      	cmp	r2, #0
    1f56:	d1f8      	bne.n	1f4a <z_log_dropped+0x12>
    1f58:	f3bf 8f5b 	dmb	ish
}
    1f5c:	bd10      	pop	{r4, pc}
    1f5e:	bf00      	nop
    1f60:	20000980 	.word	0x20000980
    1f64:	20000984 	.word	0x20000984

00001f68 <z_log_dropped_read_and_clear>:
}
    1f68:	2000      	movs	r0, #0
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1f6a:	4b06      	ldr	r3, [pc, #24]	; (1f84 <z_log_dropped_read_and_clear+0x1c>)
    1f6c:	f3bf 8f5b 	dmb	ish
    1f70:	4601      	mov	r1, r0
    1f72:	e853 0f00 	ldrex	r0, [r3]
    1f76:	e843 1200 	strex	r2, r1, [r3]
    1f7a:	2a00      	cmp	r2, #0
    1f7c:	d1f9      	bne.n	1f72 <z_log_dropped_read_and_clear+0xa>
    1f7e:	f3bf 8f5b 	dmb	ish
    1f82:	4770      	bx	lr
    1f84:	20000980 	.word	0x20000980

00001f88 <dropped_notify>:
{
    1f88:	b570      	push	{r4, r5, r6, lr}
	uint32_t dropped = z_log_dropped_read_and_clear();
    1f8a:	f7ff ffed 	bl	1f68 <z_log_dropped_read_and_clear>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1f8e:	4c08      	ldr	r4, [pc, #32]	; (1fb0 <dropped_notify+0x28>)
    1f90:	4e08      	ldr	r6, [pc, #32]	; (1fb4 <dropped_notify+0x2c>)
	uint32_t dropped = z_log_dropped_read_and_clear();
    1f92:	4605      	mov	r5, r0
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1f94:	42b4      	cmp	r4, r6
    1f96:	d300      	bcc.n	1f9a <dropped_notify+0x12>
}
    1f98:	bd70      	pop	{r4, r5, r6, pc}
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    1f9a:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    1f9c:	795b      	ldrb	r3, [r3, #5]
    1f9e:	b12b      	cbz	r3, 1fac <dropped_notify+0x24>
	if (backend->api->dropped != NULL) {
    1fa0:	6823      	ldr	r3, [r4, #0]
    1fa2:	685b      	ldr	r3, [r3, #4]
    1fa4:	b113      	cbz	r3, 1fac <dropped_notify+0x24>
		backend->api->dropped(backend, cnt);
    1fa6:	4629      	mov	r1, r5
    1fa8:	4620      	mov	r0, r4
    1faa:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    1fac:	3410      	adds	r4, #16
    1fae:	e7f1      	b.n	1f94 <dropped_notify+0xc>
    1fb0:	00009da0 	.word	0x00009da0
    1fb4:	00009db0 	.word	0x00009db0

00001fb8 <z_log_msg_init>:
{
    1fb8:	b510      	push	{r4, lr}
	mpsc_pbuf_init(&log_buffer, &mpsc_config);
    1fba:	4c04      	ldr	r4, [pc, #16]	; (1fcc <z_log_msg_init+0x14>)
    1fbc:	4904      	ldr	r1, [pc, #16]	; (1fd0 <z_log_msg_init+0x18>)
    1fbe:	4620      	mov	r0, r4
    1fc0:	f006 fc2a 	bl	8818 <mpsc_pbuf_init>
	curr_log_buffer = &log_buffer;
    1fc4:	4b03      	ldr	r3, [pc, #12]	; (1fd4 <z_log_msg_init+0x1c>)
    1fc6:	601c      	str	r4, [r3, #0]
}
    1fc8:	bd10      	pop	{r4, pc}
    1fca:	bf00      	nop
    1fcc:	20000178 	.word	0x20000178
    1fd0:	00009dd8 	.word	0x00009dd8
    1fd4:	20000978 	.word	0x20000978

00001fd8 <log_core_init>:
	panic_mode = false;
    1fd8:	4a08      	ldr	r2, [pc, #32]	; (1ffc <log_core_init+0x24>)
		log_set_timestamp_func(default_get_timestamp,
    1fda:	4809      	ldr	r0, [pc, #36]	; (2000 <log_core_init+0x28>)
{
    1fdc:	b508      	push	{r3, lr}
	panic_mode = false;
    1fde:	2300      	movs	r3, #0
    1fe0:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    1fe2:	4a08      	ldr	r2, [pc, #32]	; (2004 <log_core_init+0x2c>)
    1fe4:	6013      	str	r3, [r2, #0]
	buffered_cnt = 0;
    1fe6:	4a08      	ldr	r2, [pc, #32]	; (2008 <log_core_init+0x30>)
		log_set_timestamp_func(default_get_timestamp,
    1fe8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	buffered_cnt = 0;
    1fec:	6013      	str	r3, [r2, #0]
		log_set_timestamp_func(default_get_timestamp,
    1fee:	f7ff ff85 	bl	1efc <log_set_timestamp_func>
}
    1ff2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		z_log_msg_init();
    1ff6:	f7ff bfdf 	b.w	1fb8 <z_log_msg_init>
    1ffa:	bf00      	nop
    1ffc:	20000d19 	.word	0x20000d19
    2000:	00008af3 	.word	0x00008af3
    2004:	20000980 	.word	0x20000980
    2008:	20000984 	.word	0x20000984

0000200c <z_log_msg_alloc>:
{
    200c:	4601      	mov	r1, r0
	return (struct log_msg *)mpsc_pbuf_alloc(buffer, wlen,
    200e:	2200      	movs	r2, #0
    2010:	4801      	ldr	r0, [pc, #4]	; (2018 <z_log_msg_alloc+0xc>)
    2012:	2300      	movs	r3, #0
    2014:	f006 bc21 	b.w	885a <mpsc_pbuf_alloc>
    2018:	20000178 	.word	0x20000178

0000201c <z_log_msg_local_claim>:
	return (union log_msg_generic *)mpsc_pbuf_claim(&log_buffer);
    201c:	4801      	ldr	r0, [pc, #4]	; (2024 <z_log_msg_local_claim+0x8>)
    201e:	f006 bcba 	b.w	8996 <mpsc_pbuf_claim>
    2022:	bf00      	nop
    2024:	20000178 	.word	0x20000178

00002028 <z_log_msg_free>:
	mpsc_pbuf_free(buffer, &msg->buf);
    2028:	4b02      	ldr	r3, [pc, #8]	; (2034 <z_log_msg_free+0xc>)
{
    202a:	4601      	mov	r1, r0
	mpsc_pbuf_free(buffer, &msg->buf);
    202c:	6818      	ldr	r0, [r3, #0]
    202e:	f006 bd04 	b.w	8a3a <mpsc_pbuf_free>
    2032:	bf00      	nop
    2034:	20000978 	.word	0x20000978

00002038 <z_log_msg_pending>:
	return mpsc_pbuf_is_pending(buffer);
    2038:	4801      	ldr	r0, [pc, #4]	; (2040 <z_log_msg_pending+0x8>)
    203a:	f006 bd3a 	b.w	8ab2 <mpsc_pbuf_is_pending>
    203e:	bf00      	nop
    2040:	20000178 	.word	0x20000178

00002044 <z_impl_log_process>:
{
    2044:	b570      	push	{r4, r5, r6, lr}
	if (!backend_attached) {
    2046:	4b28      	ldr	r3, [pc, #160]	; (20e8 <z_impl_log_process+0xa4>)
    2048:	7818      	ldrb	r0, [r3, #0]
    204a:	2800      	cmp	r0, #0
    204c:	d04b      	beq.n	20e6 <z_impl_log_process+0xa2>
	return z_log_msg_local_claim();
    204e:	f7ff ffe5 	bl	201c <z_log_msg_local_claim>
	if (msg) {
    2052:	4605      	mov	r5, r0
    2054:	b190      	cbz	r0, 207c <z_impl_log_process+0x38>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    2056:	f3bf 8f5b 	dmb	ish
    205a:	4b24      	ldr	r3, [pc, #144]	; (20ec <z_impl_log_process+0xa8>)
    205c:	e853 1f00 	ldrex	r1, [r3]
    2060:	3901      	subs	r1, #1
    2062:	e843 1200 	strex	r2, r1, [r3]
    2066:	2a00      	cmp	r2, #0
    2068:	d1f8      	bne.n	205c <z_impl_log_process+0x18>
    206a:	f3bf 8f5b 	dmb	ish
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    206e:	4c20      	ldr	r4, [pc, #128]	; (20f0 <z_impl_log_process+0xac>)
    2070:	4e20      	ldr	r6, [pc, #128]	; (20f4 <z_impl_log_process+0xb0>)
    2072:	42b4      	cmp	r4, r6
    2074:	d32d      	bcc.n	20d2 <z_impl_log_process+0x8e>
		z_log_msg_free(msg);
    2076:	4628      	mov	r0, r5
    2078:	f7ff ffd6 	bl	2028 <z_log_msg_free>
	return dropped_cnt > 0;
    207c:	4b1e      	ldr	r3, [pc, #120]	; (20f8 <z_impl_log_process+0xb4>)
    207e:	4c1f      	ldr	r4, [pc, #124]	; (20fc <z_impl_log_process+0xb8>)
		if ((dropped_pend || unordered_pend) &&
    2080:	681b      	ldr	r3, [r3, #0]
    2082:	2b00      	cmp	r3, #0
    2084:	dd19      	ble.n	20ba <z_impl_log_process+0x76>
	return z_impl_k_uptime_ticks();
    2086:	f007 fbf2 	bl	986e <z_impl_k_uptime_ticks>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    208a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    208e:	fba0 0302 	umull	r0, r3, r0, r2
    2092:	fb02 3101 	mla	r1, r2, r1, r3
    2096:	0bc3      	lsrs	r3, r0, #15
		   (k_uptime_get() - last_failure_report) > CONFIG_LOG_FAILURE_REPORT_PERIOD) {
    2098:	e9d4 2000 	ldrd	r2, r0, [r4]
    209c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    20a0:	1a9b      	subs	r3, r3, r2
    20a2:	ea4f 31d1 	mov.w	r1, r1, lsr #15
		if ((dropped_pend || unordered_pend) &&
    20a6:	f240 32e9 	movw	r2, #1001	; 0x3e9
		   (k_uptime_get() - last_failure_report) > CONFIG_LOG_FAILURE_REPORT_PERIOD) {
    20aa:	eb61 0100 	sbc.w	r1, r1, r0
		if ((dropped_pend || unordered_pend) &&
    20ae:	4293      	cmp	r3, r2
    20b0:	f171 0100 	sbcs.w	r1, r1, #0
    20b4:	d301      	bcc.n	20ba <z_impl_log_process+0x76>
				dropped_notify();
    20b6:	f7ff ff67 	bl	1f88 <dropped_notify>
		last_failure_report += CONFIG_LOG_FAILURE_REPORT_PERIOD;
    20ba:	e9d4 3200 	ldrd	r3, r2, [r4]
    20be:	f513 737a 	adds.w	r3, r3, #1000	; 0x3e8
    20c2:	f142 0200 	adc.w	r2, r2, #0
    20c6:	e9c4 3200 	strd	r3, r2, [r4]
}
    20ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return z_log_msg_pending();
    20ce:	f7ff bfb3 	b.w	2038 <z_log_msg_pending>
	return backend->cb->active;
    20d2:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend) &&
    20d4:	795b      	ldrb	r3, [r3, #5]
    20d6:	b123      	cbz	r3, 20e2 <z_impl_log_process+0x9e>
	backend->api->process(backend, msg);
    20d8:	6823      	ldr	r3, [r4, #0]
    20da:	4629      	mov	r1, r5
    20dc:	681b      	ldr	r3, [r3, #0]
    20de:	4620      	mov	r0, r4
    20e0:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    20e2:	3410      	adds	r4, #16
    20e4:	e7c5      	b.n	2072 <z_impl_log_process+0x2e>
}
    20e6:	bd70      	pop	{r4, r5, r6, pc}
    20e8:	20000d18 	.word	0x20000d18
    20ec:	20000984 	.word	0x20000984
    20f0:	00009da0 	.word	0x00009da0
    20f4:	00009db0 	.word	0x00009db0
    20f8:	20000980 	.word	0x20000980
    20fc:	20000758 	.word	0x20000758

00002100 <z_impl_log_panic>:
{
    2100:	b570      	push	{r4, r5, r6, lr}
	if (panic_mode) {
    2102:	4d0d      	ldr	r5, [pc, #52]	; (2138 <z_impl_log_panic+0x38>)
    2104:	7829      	ldrb	r1, [r5, #0]
    2106:	b961      	cbnz	r1, 2122 <z_impl_log_panic+0x22>
	(void)z_log_init(true, false);
    2108:	2001      	movs	r0, #1
    210a:	f7ff fea9 	bl	1e60 <z_log_init>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    210e:	4c0b      	ldr	r4, [pc, #44]	; (213c <z_impl_log_panic+0x3c>)
    2110:	4e0b      	ldr	r6, [pc, #44]	; (2140 <z_impl_log_panic+0x40>)
    2112:	42b4      	cmp	r4, r6
    2114:	d306      	bcc.n	2124 <z_impl_log_panic+0x24>
	if (z_syscall_trap()) {
		return (bool) arch_syscall_invoke0(K_SYSCALL_LOG_PROCESS);
	}
#endif
	compiler_barrier();
	return z_impl_log_process();
    2116:	f7ff ff95 	bl	2044 <z_impl_log_process>
		while (log_process() == true) {
    211a:	2800      	cmp	r0, #0
    211c:	d1fb      	bne.n	2116 <z_impl_log_panic+0x16>
	panic_mode = true;
    211e:	2301      	movs	r3, #1
    2120:	702b      	strb	r3, [r5, #0]
}
    2122:	bd70      	pop	{r4, r5, r6, pc}
	return backend->cb->active;
    2124:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    2126:	795b      	ldrb	r3, [r3, #5]
    2128:	b11b      	cbz	r3, 2132 <z_impl_log_panic+0x32>
	backend->api->panic(backend);
    212a:	6823      	ldr	r3, [r4, #0]
    212c:	4620      	mov	r0, r4
    212e:	689b      	ldr	r3, [r3, #8]
    2130:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2132:	3410      	adds	r4, #16
    2134:	e7ed      	b.n	2112 <z_impl_log_panic+0x12>
    2136:	bf00      	nop
    2138:	20000d19 	.word	0x20000d19
    213c:	00009da0 	.word	0x00009da0
    2140:	00009db0 	.word	0x00009db0

00002144 <log_process_thread_func>:
	uint32_t activate_mask = z_log_init(false, false);
    2144:	2100      	movs	r1, #0
{
    2146:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t activate_mask = z_log_init(false, false);
    214a:	4608      	mov	r0, r1
    214c:	f7ff fe88 	bl	1e60 <z_log_init>
	k_timeout_t timeout = (activate_mask != 0) ? K_MSEC(50) : K_FOREVER;
    2150:	4604      	mov	r4, r0
    2152:	b348      	cbz	r0, 21a8 <log_process_thread_func+0x64>
    2154:	f240 6867 	movw	r8, #1639	; 0x667
    2158:	f04f 0900 	mov.w	r9, #0
	return z_impl_z_current_get();
    215c:	f005 fbb0 	bl	78c0 <z_impl_z_current_get>
	proc_tid = process_tid;
    2160:	4b1a      	ldr	r3, [pc, #104]	; (21cc <log_process_thread_func+0x88>)
    2162:	6018      	str	r0, [r3, #0]
	if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
    2164:	b130      	cbz	r0, 2174 <log_process_thread_func+0x30>
	    buffered_cnt >= CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) {
    2166:	4b1a      	ldr	r3, [pc, #104]	; (21d0 <log_process_thread_func+0x8c>)
	    process_tid &&
    2168:	681b      	ldr	r3, [r3, #0]
    216a:	2b09      	cmp	r3, #9
    216c:	dd02      	ble.n	2174 <log_process_thread_func+0x30>
	z_impl_k_sem_give(sem);
    216e:	4819      	ldr	r0, [pc, #100]	; (21d4 <log_process_thread_func+0x90>)
    2170:	f004 ff26 	bl	6fc0 <z_impl_k_sem_give>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    2174:	4f18      	ldr	r7, [pc, #96]	; (21d8 <log_process_thread_func+0x94>)
	return z_impl_k_sem_take(sem, timeout);
    2176:	f8df a05c 	ldr.w	sl, [pc, #92]	; 21d4 <log_process_thread_func+0x90>
	k_timeout_t timeout = (activate_mask != 0) ? K_MSEC(50) : K_FOREVER;
    217a:	2500      	movs	r5, #0
		if (activate_mask) {
    217c:	b144      	cbz	r4, 2190 <log_process_thread_func+0x4c>
			activate_mask = activate_foreach_backend(activate_mask);
    217e:	4620      	mov	r0, r4
    2180:	f7ff fe08 	bl	1d94 <activate_foreach_backend>
			if (!activate_mask) {
    2184:	4604      	mov	r4, r0
    2186:	b918      	cbnz	r0, 2190 <log_process_thread_func+0x4c>
				timeout = K_FOREVER;
    2188:	f04f 38ff 	mov.w	r8, #4294967295
    218c:	f04f 39ff 	mov.w	r9, #4294967295
    2190:	f7ff ff58 	bl	2044 <z_impl_log_process>
		if (log_process() == false) {
    2194:	4606      	mov	r6, r0
    2196:	b928      	cbnz	r0, 21a4 <log_process_thread_func+0x60>
			if (processed_any) {
    2198:	b9b5      	cbnz	r5, 21c8 <log_process_thread_func+0x84>
    219a:	4642      	mov	r2, r8
    219c:	464b      	mov	r3, r9
    219e:	4650      	mov	r0, sl
    21a0:	f004 ff34 	bl	700c <z_impl_k_sem_take>
	k_timeout_t timeout = (activate_mask != 0) ? K_MSEC(50) : K_FOREVER;
    21a4:	4635      	mov	r5, r6
    21a6:	e7e9      	b.n	217c <log_process_thread_func+0x38>
    21a8:	f04f 38ff 	mov.w	r8, #4294967295
    21ac:	f04f 39ff 	mov.w	r9, #4294967295
    21b0:	e7d4      	b.n	215c <log_process_thread_func+0x18>
				      enum log_backend_evt event,
				      union log_backend_evt_arg *arg)
{
	__ASSERT_NO_MSG(backend != NULL);

	if (backend->api->notify) {
    21b2:	682b      	ldr	r3, [r5, #0]
    21b4:	699b      	ldr	r3, [r3, #24]
    21b6:	b11b      	cbz	r3, 21c0 <log_process_thread_func+0x7c>
		backend->api->notify(backend, event, arg);
    21b8:	2200      	movs	r2, #0
    21ba:	4611      	mov	r1, r2
    21bc:	4628      	mov	r0, r5
    21be:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    21c0:	3510      	adds	r5, #16
    21c2:	42bd      	cmp	r5, r7
    21c4:	d3f5      	bcc.n	21b2 <log_process_thread_func+0x6e>
    21c6:	e7e8      	b.n	219a <log_process_thread_func+0x56>
    21c8:	4d04      	ldr	r5, [pc, #16]	; (21dc <log_process_thread_func+0x98>)
    21ca:	e7fa      	b.n	21c2 <log_process_thread_func+0x7e>
    21cc:	2000097c 	.word	0x2000097c
    21d0:	20000984 	.word	0x20000984
    21d4:	20000228 	.word	0x20000228
    21d8:	00009db0 	.word	0x00009db0
    21dc:	00009da0 	.word	0x00009da0

000021e0 <z_log_msg_post_finalize>:
{
    21e0:	b513      	push	{r0, r1, r4, lr}
	atomic_val_t cnt = atomic_inc(&buffered_cnt);
    21e2:	4818      	ldr	r0, [pc, #96]	; (2244 <z_log_msg_post_finalize+0x64>)
    21e4:	f006 fc87 	bl	8af6 <atomic_inc>
	if (panic_mode) {
    21e8:	4b17      	ldr	r3, [pc, #92]	; (2248 <z_log_msg_post_finalize+0x68>)
    21ea:	781b      	ldrb	r3, [r3, #0]
    21ec:	b17b      	cbz	r3, 220e <z_log_msg_post_finalize+0x2e>
	__asm__ volatile(
    21ee:	f04f 0340 	mov.w	r3, #64	; 0x40
    21f2:	f3ef 8411 	mrs	r4, BASEPRI
    21f6:	f383 8812 	msr	BASEPRI_MAX, r3
    21fa:	f3bf 8f6f 	isb	sy
    21fe:	f7ff ff21 	bl	2044 <z_impl_log_process>
	__asm__ volatile(
    2202:	f384 8811 	msr	BASEPRI, r4
    2206:	f3bf 8f6f 	isb	sy
}
    220a:	b002      	add	sp, #8
    220c:	bd10      	pop	{r4, pc}
	} else if (proc_tid != NULL) {
    220e:	4b0f      	ldr	r3, [pc, #60]	; (224c <z_log_msg_post_finalize+0x6c>)
    2210:	681b      	ldr	r3, [r3, #0]
    2212:	2b00      	cmp	r3, #0
    2214:	d0f9      	beq.n	220a <z_log_msg_post_finalize+0x2a>
		if (cnt == 0) {
    2216:	b950      	cbnz	r0, 222e <z_log_msg_post_finalize+0x4e>
	z_impl_k_timer_start(timer, duration, period);
    2218:	2200      	movs	r2, #0
    221a:	2300      	movs	r3, #0
    221c:	e9cd 2300 	strd	r2, r3, [sp]
    2220:	480b      	ldr	r0, [pc, #44]	; (2250 <z_log_msg_post_finalize+0x70>)
    2222:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    2226:	2300      	movs	r3, #0
    2228:	f005 fd8e 	bl	7d48 <z_impl_k_timer_start>
    222c:	e7ed      	b.n	220a <z_log_msg_post_finalize+0x2a>
		} else if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
    222e:	280a      	cmp	r0, #10
    2230:	d1eb      	bne.n	220a <z_log_msg_post_finalize+0x2a>
	z_impl_k_timer_stop(timer);
    2232:	4807      	ldr	r0, [pc, #28]	; (2250 <z_log_msg_post_finalize+0x70>)
    2234:	f007 fb4f 	bl	98d6 <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
    2238:	4806      	ldr	r0, [pc, #24]	; (2254 <z_log_msg_post_finalize+0x74>)
}
    223a:	b002      	add	sp, #8
    223c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2240:	f004 bebe 	b.w	6fc0 <z_impl_k_sem_give>
    2244:	20000984 	.word	0x20000984
    2248:	20000d19 	.word	0x20000d19
    224c:	2000097c 	.word	0x2000097c
    2250:	20000760 	.word	0x20000760
    2254:	20000228 	.word	0x20000228

00002258 <z_log_msg_commit>:
{
    2258:	b510      	push	{r4, lr}
	msg->hdr.timestamp = timestamp_func();
    225a:	4b06      	ldr	r3, [pc, #24]	; (2274 <z_log_msg_commit+0x1c>)
    225c:	681b      	ldr	r3, [r3, #0]
{
    225e:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
    2260:	4798      	blx	r3
	mpsc_pbuf_commit(buffer, &m->buf);
    2262:	4621      	mov	r1, r4
	msg->hdr.timestamp = timestamp_func();
    2264:	60a0      	str	r0, [r4, #8]
	mpsc_pbuf_commit(buffer, &m->buf);
    2266:	4804      	ldr	r0, [pc, #16]	; (2278 <z_log_msg_commit+0x20>)
    2268:	f006 fb75 	bl	8956 <mpsc_pbuf_commit>
}
    226c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_log_msg_post_finalize();
    2270:	f7ff bfb6 	b.w	21e0 <z_log_msg_post_finalize>
    2274:	20000034 	.word	0x20000034
    2278:	20000178 	.word	0x20000178

0000227c <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    227c:	4a04      	ldr	r2, [pc, #16]	; (2290 <log_source_name_get+0x14>)
    227e:	4b05      	ldr	r3, [pc, #20]	; (2294 <log_source_name_get+0x18>)
    2280:	1a9b      	subs	r3, r3, r2
}

const char *log_source_name_get(uint32_t domain_id, uint32_t source_id)
{
	if (z_log_is_local_domain(domain_id)) {
		if (source_id < log_src_cnt_get(domain_id)) {
    2282:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
			return __log_const_start[source_id].name;
    2286:	bf34      	ite	cc
    2288:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
		} else {
			return NULL;
    228c:	2000      	movcs	r0, #0
		}
	}

	return link_source_name_get(domain_id, source_id);
}
    228e:	4770      	bx	lr
    2290:	00009d00 	.word	0x00009d00
    2294:	00009da0 	.word	0x00009da0

00002298 <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    2298:	4b08      	ldr	r3, [pc, #32]	; (22bc <log_backend_enable+0x24>)
    229a:	1ac3      	subs	r3, r0, r3
{
    229c:	b410      	push	{r4}
	id += backend - log_backend_get(0);
    229e:	111b      	asrs	r3, r3, #4
	backend->cb->id = id;
    22a0:	6844      	ldr	r4, [r0, #4]
    22a2:	3301      	adds	r3, #1

	log_backend_id_set(backend, id);
    22a4:	7123      	strb	r3, [r4, #4]
	backend->cb->level = level;
    22a6:	6843      	ldr	r3, [r0, #4]
    22a8:	719a      	strb	r2, [r3, #6]
	backend->cb->ctx = ctx;
    22aa:	6843      	ldr	r3, [r0, #4]
    22ac:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    22ae:	6843      	ldr	r3, [r0, #4]
    22b0:	2201      	movs	r2, #1
    22b2:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
}
    22b4:	bc10      	pop	{r4}
	z_log_notify_backend_enabled();
    22b6:	f7ff be31 	b.w	1f1c <z_log_notify_backend_enabled>
    22ba:	bf00      	nop
    22bc:	00009da0 	.word	0x00009da0

000022c0 <z_impl_z_log_msg_static_create>:
}

void z_impl_z_log_msg_static_create(const void *source,
			      const struct log_msg_desc desc,
			      uint8_t *package, const void *data)
{
    22c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    22c4:	b08f      	sub	sp, #60	; 0x3c
    22c6:	af04      	add	r7, sp, #16
    22c8:	f3c1 284a 	ubfx	r8, r1, #9, #11
    22cc:	60b8      	str	r0, [r7, #8]
    22ce:	460d      	mov	r5, r1
    22d0:	4691      	mov	r9, r2
    22d2:	607b      	str	r3, [r7, #4]

	if (!BACKENDS_IN_USE()) {
		return;
	}

	struct log_msg_desc out_desc = desc;
    22d4:	0d0c      	lsrs	r4, r1, #20
	int inlen = desc.package_len;
	struct log_msg *msg;

	if (inlen > 0) {
    22d6:	f1b8 0f00 	cmp.w	r8, #0
    22da:	d063      	beq.n	23a4 <z_impl_z_log_msg_static_create+0xe4>
	struct z_cbprintf_buf_desc buf_desc = {
    22dc:	2600      	movs	r6, #0
	return cbprintf_package_convert(in_packaged, in_len,
    22de:	f107 0314 	add.w	r3, r7, #20
    22e2:	f04f 0b04 	mov.w	fp, #4
    22e6:	f04f 0a0a 	mov.w	sl, #10
		uint32_t flags = CBPRINTF_PACKAGE_CONVERT_RW_STR |
				 CBPRINTF_PACKAGE_CONVERT_PTR_CHECK;
		uint16_t strl[4];
		int len;

		len = cbprintf_package_copy(package, inlen,
    22ea:	f8c7 800c 	str.w	r8, [r7, #12]
	struct z_cbprintf_buf_desc buf_desc = {
    22ee:	e9c7 6607 	strd	r6, r6, [r7, #28]
    22f2:	627e      	str	r6, [r7, #36]	; 0x24
	return cbprintf_package_convert(in_packaged, in_len,
    22f4:	9301      	str	r3, [sp, #4]
    22f6:	f8cd b008 	str.w	fp, [sp, #8]
    22fa:	f8cd a000 	str.w	sl, [sp]
    22fe:	f107 031c 	add.w	r3, r7, #28
    2302:	68f9      	ldr	r1, [r7, #12]
    2304:	4632      	mov	r2, r6
    2306:	4648      	mov	r0, r9
    2308:	f7fe fe88 	bl	101c <cbprintf_package_convert>
					    NULL, 0, flags,
					    strl, ARRAY_SIZE(strl));

		if (len > Z_LOG_MSG_MAX_PACKAGE) {
    230c:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
    2310:	4603      	mov	r3, r0
    2312:	d31c      	bcc.n	234e <z_impl_z_log_msg_static_create+0x8e>
			struct cbprintf_package_hdr_ext *pkg =
				(struct cbprintf_package_hdr_ext *)package;

			LOG_WRN("Message (\"%s\") dropped because it exceeds size limitation (%u)",
    2314:	466c      	mov	r4, sp
    2316:	b08a      	sub	sp, #40	; 0x28
    2318:	f8d9 1004 	ldr.w	r1, [r9, #4]
    231c:	ab04      	add	r3, sp, #16
    231e:	4826      	ldr	r0, [pc, #152]	; (23b8 <z_impl_z_log_msg_static_create+0xf8>)
    2320:	e9c3 0105 	strd	r0, r1, [r3, #20]
    2324:	f240 71ff 	movw	r1, #2047	; 0x7ff
    2328:	61d9      	str	r1, [r3, #28]
    232a:	461a      	mov	r2, r3
    232c:	f44f 7100 	mov.w	r1, #512	; 0x200
    2330:	8419      	strh	r1, [r3, #32]
    2332:	4b22      	ldr	r3, [pc, #136]	; (23bc <z_impl_z_log_msg_static_create+0xfc>)
    2334:	f842 3f10 	str.w	r3, [r2, #16]!
    2338:	4821      	ldr	r0, [pc, #132]	; (23c0 <z_impl_z_log_msg_static_create+0x100>)
    233a:	4633      	mov	r3, r6
    233c:	f44f 5112 	mov.w	r1, #9344	; 0x2480
    2340:	f7ff ffbe 	bl	22c0 <z_impl_z_log_msg_static_create>
    2344:	46a5      	mov	sp, r4
	} else {
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
	}

	z_log_msg_finalize(msg, source, out_desc, data);
}
    2346:	372c      	adds	r7, #44	; 0x2c
    2348:	46bd      	mov	sp, r7
    234a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		out_desc.package_len = len;
    234e:	f3c0 080a 	ubfx	r8, r0, #0, #11
 *
 * @return Length.
 */
static inline uint32_t log_msg_get_total_wlen(const struct log_msg_desc desc)
{
	return Z_LOG_MSG_ALIGNED_WLEN(desc.package_len, desc.data_len);
    2352:	f104 0017 	add.w	r0, r4, #23
    2356:	4418      	add	r0, r3
    2358:	f020 0007 	bic.w	r0, r0, #7
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
    235c:	0880      	lsrs	r0, r0, #2
    235e:	603b      	str	r3, [r7, #0]
    2360:	f7ff fe54 	bl	200c <z_log_msg_alloc>
    2364:	f368 2553 	bfi	r5, r8, #9, #11
		if (msg) {
    2368:	4604      	mov	r4, r0
    236a:	b190      	cbz	r0, 2392 <z_impl_z_log_msg_static_create+0xd2>
	struct z_cbprintf_buf_desc buf_desc = {
    236c:	683b      	ldr	r3, [r7, #0]
	return cbprintf_package_convert(in_packaged, in_len,
    236e:	4a15      	ldr	r2, [pc, #84]	; (23c4 <z_impl_z_log_msg_static_create+0x104>)
	struct z_cbprintf_buf_desc buf_desc = {
    2370:	e9c7 3608 	strd	r3, r6, [r7, #32]
						    msg->data, out_desc.package_len,
    2374:	f100 0110 	add.w	r1, r0, #16
	return cbprintf_package_convert(in_packaged, in_len,
    2378:	f107 0314 	add.w	r3, r7, #20
	struct z_cbprintf_buf_desc buf_desc = {
    237c:	61f9      	str	r1, [r7, #28]
	return cbprintf_package_convert(in_packaged, in_len,
    237e:	e9cd a300 	strd	sl, r3, [sp]
    2382:	f8cd b008 	str.w	fp, [sp, #8]
    2386:	68f9      	ldr	r1, [r7, #12]
    2388:	f107 031c 	add.w	r3, r7, #28
    238c:	4648      	mov	r0, r9
    238e:	f7fe fe45 	bl	101c <cbprintf_package_convert>
	z_log_msg_finalize(msg, source, out_desc, data);
    2392:	f368 2553 	bfi	r5, r8, #9, #11
    2396:	687b      	ldr	r3, [r7, #4]
    2398:	68b9      	ldr	r1, [r7, #8]
    239a:	462a      	mov	r2, r5
    239c:	4620      	mov	r0, r4
    239e:	f006 fbe0 	bl	8b62 <z_log_msg_finalize>
    23a2:	e7d0      	b.n	2346 <z_impl_z_log_msg_static_create+0x86>
    23a4:	f104 0017 	add.w	r0, r4, #23
    23a8:	f020 0007 	bic.w	r0, r0, #7
		msg = z_log_msg_alloc(log_msg_get_total_wlen(out_desc));
    23ac:	0880      	lsrs	r0, r0, #2
    23ae:	f7ff fe2d 	bl	200c <z_log_msg_alloc>
    23b2:	4604      	mov	r4, r0
    23b4:	e7ed      	b.n	2392 <z_impl_z_log_msg_static_create+0xd2>
    23b6:	bf00      	nop
    23b8:	0000a2e2 	.word	0x0000a2e2
    23bc:	01000004 	.word	0x01000004
    23c0:	00009d50 	.word	0x00009d50
    23c4:	00008b37 	.word	0x00008b37

000023c8 <z_impl_z_log_msg_runtime_vcreate>:
#endif

void z_impl_z_log_msg_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    23c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    23cc:	b087      	sub	sp, #28
    23ce:	e9dd 6912 	ldrd	r6, r9, [sp, #72]	; 0x48
    23d2:	e9dd 5a10 	ldrd	r5, sl, [sp, #64]	; 0x40
    23d6:	4604      	mov	r4, r0
    23d8:	460f      	mov	r7, r1
    23da:	4693      	mov	fp, r2
    23dc:	4698      	mov	r8, r3
	int plen;

	if (fmt) {
    23de:	b3a6      	cbz	r6, 244a <z_impl_z_log_msg_runtime_vcreate+0x82>
		va_list ap2;

		va_copy(ap2, ap);
		plen = cbvprintf_package(NULL, Z_LOG_MSG_ALIGN_OFFSET,
    23e0:	2110      	movs	r1, #16
    23e2:	f8cd 9000 	str.w	r9, [sp]
    23e6:	4633      	mov	r3, r6
    23e8:	4652      	mov	r2, sl
    23ea:	2000      	movs	r0, #0
		va_copy(ap2, ap);
    23ec:	f8cd 9014 	str.w	r9, [sp, #20]
		plen = cbvprintf_package(NULL, Z_LOG_MSG_ALIGN_OFFSET,
    23f0:	f7fe fc3e 	bl	c70 <cbvprintf_package>
    23f4:	4601      	mov	r1, r0
		va_end(ap2);
	} else {
		plen = 0;
	}

	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
    23f6:	f105 0017 	add.w	r0, r5, #23
    23fa:	4408      	add	r0, r1
	struct log_msg *msg;
	uint8_t *pkg;
	struct log_msg_desc desc =
    23fc:	4b14      	ldr	r3, [pc, #80]	; (2450 <z_impl_z_log_msg_runtime_vcreate+0x88>)
	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
    23fe:	9103      	str	r1, [sp, #12]
	struct log_msg_desc desc =
    2400:	f004 0407 	and.w	r4, r4, #7
    2404:	f00b 0b07 	and.w	fp, fp, #7
    2408:	00e4      	lsls	r4, r4, #3
	size_t msg_wlen = Z_LOG_MSG_ALIGNED_WLEN(plen, dlen);
    240a:	f020 0007 	bic.w	r0, r0, #7
	struct log_msg_desc desc =
    240e:	ea03 2341 	and.w	r3, r3, r1, lsl #9
    2412:	ea44 148b 	orr.w	r4, r4, fp, lsl #6
		Z_LOG_MSG_DESC_INITIALIZER(domain_id, level, plen, dlen);

	if (IS_ENABLED(CONFIG_LOG_MODE_DEFERRED) && BACKENDS_IN_USE()) {
		msg = z_log_msg_alloc(msg_wlen);
    2416:	0880      	lsrs	r0, r0, #2
	struct log_msg_desc desc =
    2418:	431c      	orrs	r4, r3
		msg = z_log_msg_alloc(msg_wlen);
    241a:	f7ff fdf7 	bl	200c <z_log_msg_alloc>
	struct log_msg_desc desc =
    241e:	ea44 5405 	orr.w	r4, r4, r5, lsl #20
		if (IS_ENABLED(CONFIG_LOG_FRONTEND) && msg == NULL) {
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
    2422:	4605      	mov	r5, r0
    2424:	b140      	cbz	r0, 2438 <z_impl_z_log_msg_runtime_vcreate+0x70>
	} else {
		msg = alloca(msg_wlen * sizeof(int));
		pkg = msg->data;
	}

	if (pkg && fmt) {
    2426:	b13e      	cbz	r6, 2438 <z_impl_z_log_msg_runtime_vcreate+0x70>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    2428:	9903      	ldr	r1, [sp, #12]
    242a:	f8cd 9000 	str.w	r9, [sp]
    242e:	4633      	mov	r3, r6
    2430:	4652      	mov	r2, sl
    2432:	3010      	adds	r0, #16
    2434:	f7fe fc1c 	bl	c70 <cbvprintf_package>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg_finalize(msg, source, desc, data);
    2438:	4643      	mov	r3, r8
    243a:	4622      	mov	r2, r4
    243c:	4639      	mov	r1, r7
    243e:	4628      	mov	r0, r5
	}
}
    2440:	b007      	add	sp, #28
    2442:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		z_log_msg_finalize(msg, source, desc, data);
    2446:	f006 bb8c 	b.w	8b62 <z_log_msg_finalize>
		plen = 0;
    244a:	4631      	mov	r1, r6
    244c:	e7d3      	b.n	23f6 <z_impl_z_log_msg_runtime_vcreate+0x2e>
    244e:	bf00      	nop
    2450:	000ffe00 	.word	0x000ffe00

00002454 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    2454:	b40e      	push	{r1, r2, r3}
    2456:	b503      	push	{r0, r1, lr}
    2458:	ab03      	add	r3, sp, #12
    245a:	4601      	mov	r1, r0
    245c:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    2460:	4804      	ldr	r0, [pc, #16]	; (2474 <print_formatted+0x20>)
	va_start(args, fmt);
    2462:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    2464:	f006 fba3 	bl	8bae <cbvprintf>
	va_end(args);

	return length;
}
    2468:	b002      	add	sp, #8
    246a:	f85d eb04 	ldr.w	lr, [sp], #4
    246e:	b003      	add	sp, #12
    2470:	4770      	bx	lr
    2472:	bf00      	nop
    2474:	00008bd7 	.word	0x00008bd7

00002478 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    2478:	06ca      	lsls	r2, r1, #27
    247a:	d405      	bmi.n	2488 <newline_print+0x10>
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    247c:	068b      	lsls	r3, r1, #26
		print_formatted(ctx, "\n");
    247e:	bf4c      	ite	mi
    2480:	4902      	ldrmi	r1, [pc, #8]	; (248c <newline_print+0x14>)
	} else {
		print_formatted(ctx, "\r\n");
    2482:	4903      	ldrpl	r1, [pc, #12]	; (2490 <newline_print+0x18>)
    2484:	f7ff bfe6 	b.w	2454 <print_formatted>
	}
}
    2488:	4770      	bx	lr
    248a:	bf00      	nop
    248c:	0000a322 	.word	0x0000a322
    2490:	0000a321 	.word	0x0000a321

00002494 <log_output_process>:
			uint8_t level,
			const uint8_t *package,
			const uint8_t *data,
			size_t data_len,
			uint32_t flags)
{
    2494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2498:	b089      	sub	sp, #36	; 0x24
    249a:	469b      	mov	fp, r3
    249c:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    24a0:	9304      	str	r3, [sp, #16]
    24a2:	e9dd 9313 	ldrd	r9, r3, [sp, #76]	; 0x4c
    24a6:	9305      	str	r3, [sp, #20]
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;
	cbprintf_cb cb;

	if (!raw_string) {
    24a8:	9b04      	ldr	r3, [sp, #16]
{
    24aa:	9206      	str	r2, [sp, #24]
    24ac:	e9dd 7615 	ldrd	r7, r6, [sp, #84]	; 0x54
    24b0:	4604      	mov	r4, r0
    24b2:	460d      	mov	r5, r1
	if (!raw_string) {
    24b4:	2b00      	cmp	r3, #0
    24b6:	f000 8087 	beq.w	25c8 <log_output_process+0x134>
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    24ba:	f006 0308 	and.w	r3, r6, #8
    24be:	9307      	str	r3, [sp, #28]
	const char *tag = IS_ENABLED(CONFIG_LOG) ? z_log_get_tag() : NULL;
    24c0:	f006 fb37 	bl	8b32 <z_log_get_tag>
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    24c4:	f006 0a02 	and.w	sl, r6, #2
	if (tag) {
    24c8:	4602      	mov	r2, r0
    24ca:	2800      	cmp	r0, #0
    24cc:	d04b      	beq.n	2566 <log_output_process+0xd2>
		length += print_formatted(output, "%s ", tag);
    24ce:	4986      	ldr	r1, [pc, #536]	; (26e8 <log_output_process+0x254>)
    24d0:	4620      	mov	r0, r4
    24d2:	f7ff ffbf 	bl	2454 <print_formatted>
    24d6:	4680      	mov	r8, r0
	if (stamp) {
    24d8:	f1ba 0f00 	cmp.w	sl, #0
    24dc:	d008      	beq.n	24f0 <log_output_process+0x5c>
	if (!format) {
    24de:	f016 0f44 	tst.w	r6, #68	; 0x44
    24e2:	d142      	bne.n	256a <log_output_process+0xd6>
		length = print_formatted(output, "[%08lu] ", timestamp);
    24e4:	4981      	ldr	r1, [pc, #516]	; (26ec <log_output_process+0x258>)
    24e6:	462a      	mov	r2, r5
    24e8:	4620      	mov	r0, r4
    24ea:	f7ff ffb3 	bl	2454 <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    24ee:	4480      	add	r8, r0
	if (color) {
    24f0:	f006 0301 	and.w	r3, r6, #1
    24f4:	b15b      	cbz	r3, 250e <log_output_process+0x7a>
		const char *log_color = start && (colors[level] != NULL) ?
    24f6:	4b7e      	ldr	r3, [pc, #504]	; (26f0 <log_output_process+0x25c>)
    24f8:	9a04      	ldr	r2, [sp, #16]
		print_formatted(output, "%s", log_color);
    24fa:	497e      	ldr	r1, [pc, #504]	; (26f4 <log_output_process+0x260>)
		const char *log_color = start && (colors[level] != NULL) ?
    24fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
		print_formatted(output, "%s", log_color);
    2500:	4b7d      	ldr	r3, [pc, #500]	; (26f8 <log_output_process+0x264>)
    2502:	4620      	mov	r0, r4
    2504:	2a00      	cmp	r2, #0
    2506:	bf08      	it	eq
    2508:	461a      	moveq	r2, r3
    250a:	f7ff ffa3 	bl	2454 <print_formatted>
	if (level_on) {
    250e:	f006 0308 	and.w	r3, r6, #8
    2512:	2b00      	cmp	r3, #0
    2514:	d055      	beq.n	25c2 <log_output_process+0x12e>
		total += print_formatted(output, "<%s> ", severity[level]);
    2516:	4b79      	ldr	r3, [pc, #484]	; (26fc <log_output_process+0x268>)
    2518:	9a04      	ldr	r2, [sp, #16]
    251a:	4979      	ldr	r1, [pc, #484]	; (2700 <log_output_process+0x26c>)
    251c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2520:	4620      	mov	r0, r4
    2522:	f7ff ff97 	bl	2454 <print_formatted>
    2526:	4605      	mov	r5, r0
	if (domain) {
    2528:	9b06      	ldr	r3, [sp, #24]
    252a:	b12b      	cbz	r3, 2538 <log_output_process+0xa4>
		total += print_formatted(output, "%s/", domain);
    252c:	4975      	ldr	r1, [pc, #468]	; (2704 <log_output_process+0x270>)
    252e:	461a      	mov	r2, r3
    2530:	4620      	mov	r0, r4
    2532:	f7ff ff8f 	bl	2454 <print_formatted>
    2536:	4405      	add	r5, r0
	if (source) {
    2538:	f1bb 0f00 	cmp.w	fp, #0
    253c:	d005      	beq.n	254a <log_output_process+0xb6>
		total += print_formatted(output,
    253e:	4972      	ldr	r1, [pc, #456]	; (2708 <log_output_process+0x274>)
    2540:	465a      	mov	r2, fp
    2542:	4620      	mov	r0, r4
    2544:	f7ff ff86 	bl	2454 <print_formatted>
    2548:	4405      	add	r5, r0
	length += ids_print(output, level_on, func_on, domain, source, level);
    254a:	4445      	add	r5, r8
		 * appending <CR> to the new line character).
		 */
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
	}

	if (package) {
    254c:	f1b9 0f00 	cmp.w	r9, #0
    2550:	d149      	bne.n	25e6 <log_output_process+0x152>

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	if (data_len) {
    2552:	2f00      	cmp	r7, #0
    2554:	d14f      	bne.n	25f6 <log_output_process+0x162>
	if (color) {
    2556:	07f3      	lsls	r3, r6, #31
    2558:	f100 80c0 	bmi.w	26dc <log_output_process+0x248>
	newline_print(output, flags);
    255c:	4631      	mov	r1, r6
    255e:	4620      	mov	r0, r4
    2560:	f7ff ff8a 	bl	2478 <newline_print>
}
    2564:	e0b4      	b.n	26d0 <log_output_process+0x23c>
	uint32_t length = 0U;
    2566:	4680      	mov	r8, r0
    2568:	e7b6      	b.n	24d8 <log_output_process+0x44>
	} else if (freq != 0U) {
    256a:	4b68      	ldr	r3, [pc, #416]	; (270c <log_output_process+0x278>)
    256c:	6818      	ldr	r0, [r3, #0]
    256e:	2800      	cmp	r0, #0
    2570:	d0bd      	beq.n	24ee <log_output_process+0x5a>
		timestamp /= timestamp_div;
    2572:	4b67      	ldr	r3, [pc, #412]	; (2710 <log_output_process+0x27c>)
		ms = (remainder * 1000U) / freq;
    2574:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
		timestamp /= timestamp_div;
    2578:	681b      	ldr	r3, [r3, #0]
    257a:	fbb5 f5f3 	udiv	r5, r5, r3
		total_seconds = timestamp / freq;
    257e:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    2582:	fbb5 f3f0 	udiv	r3, r5, r0
		remainder = timestamp % freq;
    2586:	fb00 5513 	mls	r5, r0, r3, r5
    258a:	fbb3 faf2 	udiv	sl, r3, r2
		ms = (remainder * 1000U) / freq;
    258e:	fb0e f505 	mul.w	r5, lr, r5
    2592:	fb02 321a 	mls	r2, r2, sl, r3
		mins = seconds / 60U;
    2596:	213c      	movs	r1, #60	; 0x3c
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    2598:	fbb5 fcf0 	udiv	ip, r5, r0
		mins = seconds / 60U;
    259c:	fbb2 f3f1 	udiv	r3, r2, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    25a0:	fb00 551c 	mls	r5, r0, ip, r5
				length = print_formatted(output,
    25a4:	fb01 2213 	mls	r2, r1, r3, r2
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    25a8:	fb0e f505 	mul.w	r5, lr, r5
				length = print_formatted(output,
    25ac:	9200      	str	r2, [sp, #0]
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    25ae:	fbb5 f5f0 	udiv	r5, r5, r0
				length = print_formatted(output,
    25b2:	4958      	ldr	r1, [pc, #352]	; (2714 <log_output_process+0x280>)
    25b4:	e9cd c501 	strd	ip, r5, [sp, #4]
    25b8:	4652      	mov	r2, sl
    25ba:	4620      	mov	r0, r4
    25bc:	f7ff ff4a 	bl	2454 <print_formatted>
    25c0:	e795      	b.n	24ee <log_output_process+0x5a>
	int total = 0;
    25c2:	f006 0508 	and.w	r5, r6, #8
    25c6:	e7af      	b.n	2528 <log_output_process+0x94>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    25c8:	f1bb 0f01 	cmp.w	fp, #1
    25cc:	d106      	bne.n	25dc <log_output_process+0x148>
	if (package) {
    25ce:	f1b9 0f00 	cmp.w	r9, #0
    25d2:	d164      	bne.n	269e <log_output_process+0x20a>
	if (data_len) {
    25d4:	2f00      	cmp	r7, #0
    25d6:	d07b      	beq.n	26d0 <log_output_process+0x23c>
		prefix_offset = 0;
    25d8:	2500      	movs	r5, #0
    25da:	e00c      	b.n	25f6 <log_output_process+0x162>
	if (package) {
    25dc:	f1b9 0f00 	cmp.w	r9, #0
    25e0:	d0f8      	beq.n	25d4 <log_output_process+0x140>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    25e2:	484d      	ldr	r0, [pc, #308]	; (2718 <log_output_process+0x284>)
    25e4:	e05c      	b.n	26a0 <log_output_process+0x20c>
		cb = out_func;
    25e6:	484d      	ldr	r0, [pc, #308]	; (271c <log_output_process+0x288>)
		return cbpprintf_external(out, cbvprintf_tagged_args,
					  ctx, packaged);
	}
#endif

	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    25e8:	494d      	ldr	r1, [pc, #308]	; (2720 <log_output_process+0x28c>)
    25ea:	464b      	mov	r3, r9
    25ec:	4622      	mov	r2, r4
    25ee:	f005 fc5b 	bl	7ea8 <cbpprintf_external>
	if (data_len) {
    25f2:	2f00      	cmp	r7, #0
    25f4:	d068      	beq.n	26c8 <log_output_process+0x234>
		print_formatted(output, " ");
    25f6:	f8df 912c 	ldr.w	r9, [pc, #300]	; 2724 <log_output_process+0x290>
			print_formatted(output, "%02x ", data[i]);
    25fa:	f8df a12c 	ldr.w	sl, [pc, #300]	; 2728 <log_output_process+0x294>
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    25fe:	2f10      	cmp	r7, #16
	newline_print(output, flags);
    2600:	4631      	mov	r1, r6
    2602:	4620      	mov	r0, r4
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    2604:	46b8      	mov	r8, r7
    2606:	bf28      	it	cs
    2608:	f04f 0810 	movcs.w	r8, #16
	newline_print(output, flags);
    260c:	f7ff ff34 	bl	2478 <newline_print>
	for (int i = 0; i < prefix_offset; i++) {
    2610:	f04f 0b00 	mov.w	fp, #0
    2614:	455d      	cmp	r5, fp
    2616:	dc45      	bgt.n	26a4 <log_output_process+0x210>
			print_formatted(output, "%02x ", data[i]);
    2618:	9b05      	ldr	r3, [sp, #20]
    261a:	4651      	mov	r1, sl
    261c:	781a      	ldrb	r2, [r3, #0]
    261e:	4620      	mov	r0, r4
    2620:	f7ff ff18 	bl	2454 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2624:	f04f 0b01 	mov.w	fp, #1
		if (i > 0 && !(i % 8)) {
    2628:	f01b 0f07 	tst.w	fp, #7
    262c:	d103      	bne.n	2636 <log_output_process+0x1a2>
			print_formatted(output, " ");
    262e:	4649      	mov	r1, r9
    2630:	4620      	mov	r0, r4
    2632:	f7ff ff0f 	bl	2454 <print_formatted>
		if (i < length) {
    2636:	45d8      	cmp	r8, fp
    2638:	d93b      	bls.n	26b2 <log_output_process+0x21e>
			print_formatted(output, "%02x ", data[i]);
    263a:	9b05      	ldr	r3, [sp, #20]
    263c:	4651      	mov	r1, sl
    263e:	f813 200b 	ldrb.w	r2, [r3, fp]
    2642:	4620      	mov	r0, r4
    2644:	f7ff ff06 	bl	2454 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2648:	f10b 0b01 	add.w	fp, fp, #1
    264c:	f1bb 0f10 	cmp.w	fp, #16
    2650:	d1ea      	bne.n	2628 <log_output_process+0x194>
	print_formatted(output, "|");
    2652:	4936      	ldr	r1, [pc, #216]	; (272c <log_output_process+0x298>)
    2654:	4620      	mov	r0, r4
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2656:	f04f 0b00 	mov.w	fp, #0
	print_formatted(output, "|");
    265a:	f7ff fefb 	bl	2454 <print_formatted>
		if (i < length) {
    265e:	465a      	mov	r2, fp
			unsigned char c = (unsigned char)data[i];
    2660:	9b05      	ldr	r3, [sp, #20]
    2662:	5c9a      	ldrb	r2, [r3, r2]
	return (int)((((unsigned)c) >= ' ') &&
    2664:	f1a2 0120 	sub.w	r1, r2, #32
			print_formatted(output, "%c",
    2668:	295f      	cmp	r1, #95	; 0x5f
    266a:	bf28      	it	cs
    266c:	222e      	movcs	r2, #46	; 0x2e
    266e:	4930      	ldr	r1, [pc, #192]	; (2730 <log_output_process+0x29c>)
    2670:	4620      	mov	r0, r4
    2672:	f7ff feef 	bl	2454 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    2676:	f10b 0b01 	add.w	fp, fp, #1
    267a:	f1bb 0f10 	cmp.w	fp, #16
    267e:	d01d      	beq.n	26bc <log_output_process+0x228>
		if (i > 0 && !(i % 8)) {
    2680:	f01b 0f07 	tst.w	fp, #7
    2684:	d103      	bne.n	268e <log_output_process+0x1fa>
			print_formatted(output, " ");
    2686:	4649      	mov	r1, r9
    2688:	4620      	mov	r0, r4
    268a:	f7ff fee3 	bl	2454 <print_formatted>
		if (i < length) {
    268e:	45d8      	cmp	r8, fp
    2690:	465a      	mov	r2, fp
    2692:	d8e5      	bhi.n	2660 <log_output_process+0x1cc>
			print_formatted(output, " ");
    2694:	4649      	mov	r1, r9
    2696:	4620      	mov	r0, r4
    2698:	f7ff fedc 	bl	2454 <print_formatted>
    269c:	e7eb      	b.n	2676 <log_output_process+0x1e2>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    269e:	481f      	ldr	r0, [pc, #124]	; (271c <log_output_process+0x288>)
		prefix_offset = 0;
    26a0:	9d04      	ldr	r5, [sp, #16]
    26a2:	e7a1      	b.n	25e8 <log_output_process+0x154>
		print_formatted(output, " ");
    26a4:	4649      	mov	r1, r9
    26a6:	4620      	mov	r0, r4
    26a8:	f7ff fed4 	bl	2454 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    26ac:	f10b 0b01 	add.w	fp, fp, #1
    26b0:	e7b0      	b.n	2614 <log_output_process+0x180>
			print_formatted(output, "   ");
    26b2:	4920      	ldr	r1, [pc, #128]	; (2734 <log_output_process+0x2a0>)
    26b4:	4620      	mov	r0, r4
    26b6:	f7ff fecd 	bl	2454 <print_formatted>
    26ba:	e7c5      	b.n	2648 <log_output_process+0x1b4>
		data += length;
    26bc:	9b05      	ldr	r3, [sp, #20]
	} while (len);
    26be:	ebb7 0708 	subs.w	r7, r7, r8
		data += length;
    26c2:	4443      	add	r3, r8
    26c4:	9305      	str	r3, [sp, #20]
	} while (len);
    26c6:	d19a      	bne.n	25fe <log_output_process+0x16a>
		log_msg_hexdump(output, (uint8_t *)data, data_len, prefix_offset, flags);
	}

	if (!raw_string) {
    26c8:	9b04      	ldr	r3, [sp, #16]
    26ca:	2b00      	cmp	r3, #0
    26cc:	f47f af43 	bne.w	2556 <log_output_process+0xc2>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
    26d0:	4620      	mov	r0, r4
}
    26d2:	b009      	add	sp, #36	; 0x24
    26d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	log_output_flush(output);
    26d8:	f006 ba70 	b.w	8bbc <log_output_flush>
		print_formatted(output, "%s", log_color);
    26dc:	4a06      	ldr	r2, [pc, #24]	; (26f8 <log_output_process+0x264>)
    26de:	4905      	ldr	r1, [pc, #20]	; (26f4 <log_output_process+0x260>)
    26e0:	4620      	mov	r0, r4
    26e2:	f7ff feb7 	bl	2454 <print_formatted>
}
    26e6:	e739      	b.n	255c <log_output_process+0xc8>
    26e8:	0000a329 	.word	0x0000a329
    26ec:	0000a32d 	.word	0x0000a32d
    26f0:	00009dfc 	.word	0x00009dfc
    26f4:	0000a89f 	.word	0x0000a89f
    26f8:	0000a324 	.word	0x0000a324
    26fc:	00009e10 	.word	0x00009e10
    2700:	0000a352 	.word	0x0000a352
    2704:	0000a358 	.word	0x0000a358
    2708:	0000a35c 	.word	0x0000a35c
    270c:	20000990 	.word	0x20000990
    2710:	2000098c 	.word	0x2000098c
    2714:	0000a336 	.word	0x0000a336
    2718:	00008c0d 	.word	0x00008c0d
    271c:	00008bd7 	.word	0x00008bd7
    2720:	00008baf 	.word	0x00008baf
    2724:	0000a369 	.word	0x0000a369
    2728:	0000a361 	.word	0x0000a361
    272c:	0000a36b 	.word	0x0000a36b
    2730:	0000a36d 	.word	0x0000a36d
    2734:	0000a367 	.word	0x0000a367

00002738 <log_output_msg_process>:

void log_output_msg_process(const struct log_output *output,
			    struct log_msg *msg, uint32_t flags)
{
    2738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg_get_level(struct log_msg *msg)
{
	return msg->hdr.desc.level;
    273c:	880f      	ldrh	r7, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg_get_source(struct log_msg *msg)
{
	return msg->hdr.source;
    273e:	684b      	ldr	r3, [r1, #4]
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg_get_timestamp(struct log_msg *msg)
{
	return msg->hdr.timestamp;
    2740:	688e      	ldr	r6, [r1, #8]
    2742:	b086      	sub	sp, #24
    2744:	4605      	mov	r5, r0
    2746:	460c      	mov	r4, r1
    2748:	4690      	mov	r8, r2
	return msg->hdr.desc.level;
    274a:	f3c7 1782 	ubfx	r7, r7, #6, #3
		/* Remote domain is converting source pointer to ID */
		source_id = (int16_t)(uintptr_t)log_msg_get_source(msg);
	} else {
		void *source = (void *)log_msg_get_source(msg);

		if (source != NULL) {
    274e:	b15b      	cbz	r3, 2768 <log_output_msg_process+0x30>
    2750:	4a13      	ldr	r2, [pc, #76]	; (27a0 <log_output_msg_process+0x68>)
    2752:	1a9b      	subs	r3, r3, r2
			source_id = IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
    2754:	f343 01cf 	sbfx	r1, r3, #3, #16
		} else {
			source_id = -1;
		}
	}

	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    2758:	2900      	cmp	r1, #0
    275a:	db1f      	blt.n	279c <log_output_msg_process+0x64>
	return msg->hdr.desc.domain;
    275c:	7820      	ldrb	r0, [r4, #0]
    275e:	f3c0 00c2 	ubfx	r0, r0, #3, #3
    2762:	f7ff fd8b 	bl	227c <log_source_name_get>
    2766:	4603      	mov	r3, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg_get_package(struct log_msg *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    2768:	4621      	mov	r1, r4
	*len = msg->hdr.desc.data_len;
    276a:	8860      	ldrh	r0, [r4, #2]
	*len = msg->hdr.desc.package_len;
    276c:	f851 2b10 	ldr.w	r2, [r1], #16
	size_t plen, dlen;
	uint8_t *package = log_msg_get_package(msg, &plen);
	uint8_t *data = log_msg_get_data(msg, &dlen);

	log_output_process(output, timestamp, NULL, sname, level,
    2770:	9700      	str	r7, [sp, #0]
    2772:	f3c2 224a 	ubfx	r2, r2, #9, #11
    2776:	2a00      	cmp	r2, #0
	return msg->data + msg->hdr.desc.package_len;
    2778:	eb01 0402 	add.w	r4, r1, r2
	*len = msg->hdr.desc.data_len;
    277c:	f3c0 100b 	ubfx	r0, r0, #4, #12
    2780:	bf08      	it	eq
    2782:	2100      	moveq	r1, #0
    2784:	e9cd 0803 	strd	r0, r8, [sp, #12]
    2788:	e9cd 1401 	strd	r1, r4, [sp, #4]
    278c:	2200      	movs	r2, #0
    278e:	4631      	mov	r1, r6
    2790:	4628      	mov	r0, r5
    2792:	f7ff fe7f 	bl	2494 <log_output_process>
			   plen > 0 ? package : NULL, data, dlen, flags);
}
    2796:	b006      	add	sp, #24
    2798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    279c:	2300      	movs	r3, #0
    279e:	e7e3      	b.n	2768 <log_output_msg_process+0x30>
    27a0:	00009d00 	.word	0x00009d00

000027a4 <log_output_dropped_process>:

void log_output_dropped_process(const struct log_output *output, uint32_t cnt)
{
    27a4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	static const char postfix[] =
			" messages dropped ---\r\n" DROPPED_COLOR_POSTFIX;
	log_output_func_t outf = output->func;

	cnt = MIN(cnt, 9999);
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    27a6:	f242 730f 	movw	r3, #9999	; 0x270f
    27aa:	428b      	cmp	r3, r1
    27ac:	bf28      	it	cs
    27ae:	460b      	movcs	r3, r1
	log_output_func_t outf = output->func;
    27b0:	6805      	ldr	r5, [r0, #0]
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    27b2:	4a0f      	ldr	r2, [pc, #60]	; (27f0 <log_output_dropped_process+0x4c>)
{
    27b4:	4604      	mov	r4, r0
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    27b6:	2105      	movs	r1, #5
    27b8:	4668      	mov	r0, sp
    27ba:	f005 fbed 	bl	7f98 <snprintk>

	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
    27be:	6863      	ldr	r3, [r4, #4]
    27c0:	490c      	ldr	r1, [pc, #48]	; (27f4 <log_output_dropped_process+0x50>)
    27c2:	685b      	ldr	r3, [r3, #4]
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    27c4:	4606      	mov	r6, r0
	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
    27c6:	220b      	movs	r2, #11
    27c8:	4628      	mov	r0, r5
    27ca:	f006 f9e3 	bl	8b94 <buffer_write>
		     output->control_block->ctx);
	buffer_write(outf, buf, len, output->control_block->ctx);
    27ce:	6863      	ldr	r3, [r4, #4]
    27d0:	4632      	mov	r2, r6
    27d2:	4669      	mov	r1, sp
    27d4:	4628      	mov	r0, r5
    27d6:	685b      	ldr	r3, [r3, #4]
    27d8:	f006 f9dc 	bl	8b94 <buffer_write>
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
    27dc:	6863      	ldr	r3, [r4, #4]
    27de:	4906      	ldr	r1, [pc, #24]	; (27f8 <log_output_dropped_process+0x54>)
    27e0:	685b      	ldr	r3, [r3, #4]
    27e2:	221b      	movs	r2, #27
    27e4:	4628      	mov	r0, r5
    27e6:	f006 f9d5 	bl	8b94 <buffer_write>
		     output->control_block->ctx);
}
    27ea:	b002      	add	sp, #8
    27ec:	bd70      	pop	{r4, r5, r6, pc}
    27ee:	bf00      	nop
    27f0:	0000a114 	.word	0x0000a114
    27f4:	0000a38c 	.word	0x0000a38c
    27f8:	0000a370 	.word	0x0000a370

000027fc <log_output_timestamp_freq_set>:
{
	timestamp_div = 1U;
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    27fc:	4a07      	ldr	r2, [pc, #28]	; (281c <log_output_timestamp_freq_set+0x20>)
    27fe:	2100      	movs	r1, #0
    2800:	2301      	movs	r3, #1
    2802:	4290      	cmp	r0, r2
    2804:	d806      	bhi.n	2814 <log_output_timestamp_freq_set+0x18>
    2806:	4a06      	ldr	r2, [pc, #24]	; (2820 <log_output_timestamp_freq_set+0x24>)
    2808:	b901      	cbnz	r1, 280c <log_output_timestamp_freq_set+0x10>
	timestamp_div = 1U;
    280a:	2301      	movs	r3, #1
    280c:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    280e:	4b05      	ldr	r3, [pc, #20]	; (2824 <log_output_timestamp_freq_set+0x28>)
    2810:	6018      	str	r0, [r3, #0]
}
    2812:	4770      	bx	lr
		frequency /= 2U;
    2814:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    2816:	005b      	lsls	r3, r3, #1
    2818:	2101      	movs	r1, #1
    281a:	e7f2      	b.n	2802 <log_output_timestamp_freq_set+0x6>
    281c:	000f4240 	.word	0x000f4240
    2820:	2000098c 	.word	0x2000098c
    2824:	20000990 	.word	0x20000990

00002828 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    2828:	4b01      	ldr	r3, [pc, #4]	; (2830 <log_backend_rtt_init+0x8>)
    282a:	2201      	movs	r2, #1
    282c:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    282e:	4770      	bx	lr
    2830:	20000d1a 	.word	0x20000d1a

00002834 <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    2834:	4b01      	ldr	r3, [pc, #4]	; (283c <format_set+0x8>)
	return 0;
}
    2836:	2000      	movs	r0, #0
	log_format_current = log_type;
    2838:	6019      	str	r1, [r3, #0]
}
    283a:	4770      	bx	lr
    283c:	200009a8 	.word	0x200009a8

00002840 <panic>:
	panic_mode = true;
    2840:	4b02      	ldr	r3, [pc, #8]	; (284c <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    2842:	4803      	ldr	r0, [pc, #12]	; (2850 <panic+0x10>)
    2844:	2201      	movs	r2, #1
    2846:	701a      	strb	r2, [r3, #0]
    2848:	f006 b9b8 	b.w	8bbc <log_output_flush>
    284c:	20000d1b 	.word	0x20000d1b
    2850:	00009e40 	.word	0x00009e40

00002854 <dropped>:
 * @param cnt		Number of dropped messages.
 */
static inline void
log_backend_std_dropped(const struct log_output *const output, uint32_t cnt)
{
	log_output_dropped_process(output, cnt);
    2854:	4801      	ldr	r0, [pc, #4]	; (285c <dropped+0x8>)
    2856:	f7ff bfa5 	b.w	27a4 <log_output_dropped_process>
    285a:	bf00      	nop
    285c:	00009e40 	.word	0x00009e40

00002860 <process>:
{
    2860:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2862:	4b06      	ldr	r3, [pc, #24]	; (287c <process+0x1c>)
    2864:	6818      	ldr	r0, [r3, #0]
{
    2866:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2868:	f7ff fb42 	bl	1ef0 <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    286c:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    286e:	4603      	mov	r3, r0
}
    2870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_rtt, &msg->log, flags);
    2874:	4802      	ldr	r0, [pc, #8]	; (2880 <process+0x20>)
    2876:	220f      	movs	r2, #15
    2878:	4718      	bx	r3
    287a:	bf00      	nop
    287c:	200009a8 	.word	0x200009a8
    2880:	00009e40 	.word	0x00009e40

00002884 <on_failed_write>:
	if (retry_cnt == 0) {
    2884:	b910      	cbnz	r0, 288c <on_failed_write+0x8>
		host_present = false;
    2886:	4b07      	ldr	r3, [pc, #28]	; (28a4 <on_failed_write+0x20>)
    2888:	7018      	strb	r0, [r3, #0]
}
    288a:	4770      	bx	lr
	return IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE) || panic_mode;
    288c:	4b06      	ldr	r3, [pc, #24]	; (28a8 <on_failed_write+0x24>)
	} else if (is_sync_mode()) {
    288e:	781b      	ldrb	r3, [r3, #0]
    2890:	b11b      	cbz	r3, 289a <on_failed_write+0x16>
	z_impl_k_busy_wait(usec_to_wait);
    2892:	f241 3088 	movw	r0, #5000	; 0x1388
    2896:	f006 bfec 	b.w	9872 <z_impl_k_busy_wait>
	return z_impl_k_sleep(timeout);
    289a:	20a4      	movs	r0, #164	; 0xa4
    289c:	2100      	movs	r1, #0
    289e:	f004 bff5 	b.w	788c <z_impl_k_sleep>
    28a2:	bf00      	nop
    28a4:	20000d1a 	.word	0x20000d1a
    28a8:	20000d1b 	.word	0x20000d1b

000028ac <data_out_block_mode>:
{
    28ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE) || panic_mode;
    28b0:	f8df 9074 	ldr.w	r9, [pc, #116]	; 2928 <data_out_block_mode+0x7c>
    28b4:	4f1d      	ldr	r7, [pc, #116]	; (292c <data_out_block_mode+0x80>)
{
    28b6:	4680      	mov	r8, r0
    28b8:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    28ba:	2404      	movs	r4, #4
		if (!is_sync_mode()) {
    28bc:	f899 5000 	ldrb.w	r5, [r9]
    28c0:	b995      	cbnz	r5, 28e8 <data_out_block_mode+0x3c>
			RTT_LOCK();
    28c2:	f003 ffff 	bl	68c4 <zephyr_rtt_mutex_lock>
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    28c6:	4628      	mov	r0, r5
    28c8:	4632      	mov	r2, r6
    28ca:	4641      	mov	r1, r8
    28cc:	f003 ff7c 	bl	67c8 <SEGGER_RTT_WriteSkipNoLock>
    28d0:	4605      	mov	r5, r0
			RTT_UNLOCK();
    28d2:	f004 f801 	bl	68d8 <zephyr_rtt_mutex_unlock>
		if (ret) {
    28d6:	b1e5      	cbz	r5, 2912 <data_out_block_mode+0x66>
	host_present = true;
    28d8:	2301      	movs	r3, #1
    28da:	703b      	strb	r3, [r7, #0]
	if (is_panic_mode()) {
    28dc:	f899 3000 	ldrb.w	r3, [r9]
    28e0:	b973      	cbnz	r3, 2900 <data_out_block_mode+0x54>
}
    28e2:	4630      	mov	r0, r6
    28e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    28e8:	4632      	mov	r2, r6
    28ea:	4641      	mov	r1, r8
    28ec:	2000      	movs	r0, #0
    28ee:	f003 ff6b 	bl	67c8 <SEGGER_RTT_WriteSkipNoLock>
    28f2:	4605      	mov	r5, r0
    28f4:	e7ef      	b.n	28d6 <data_out_block_mode+0x2a>
			on_failed_write(retry_cnt--);
    28f6:	4620      	mov	r0, r4
    28f8:	f7ff ffc4 	bl	2884 <on_failed_write>
    28fc:	1e65      	subs	r5, r4, #1
    28fe:	462c      	mov	r4, r5
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    2900:	2000      	movs	r0, #0
    2902:	f003 ffd5 	bl	68b0 <SEGGER_RTT_HasDataUp>
    2906:	2800      	cmp	r0, #0
    2908:	d0eb      	beq.n	28e2 <data_out_block_mode+0x36>
    290a:	783b      	ldrb	r3, [r7, #0]
    290c:	2b00      	cmp	r3, #0
    290e:	d1f2      	bne.n	28f6 <data_out_block_mode+0x4a>
    2910:	e7e7      	b.n	28e2 <data_out_block_mode+0x36>
		} else if (host_present) {
    2912:	783b      	ldrb	r3, [r7, #0]
    2914:	2b00      	cmp	r3, #0
    2916:	d0e4      	beq.n	28e2 <data_out_block_mode+0x36>
			retry_cnt--;
    2918:	3c01      	subs	r4, #1
			on_failed_write(retry_cnt);
    291a:	4620      	mov	r0, r4
    291c:	f7ff ffb2 	bl	2884 <on_failed_write>
	} while ((ret == 0) && host_present);
    2920:	783b      	ldrb	r3, [r7, #0]
    2922:	2b00      	cmp	r3, #0
    2924:	d1ca      	bne.n	28bc <data_out_block_mode+0x10>
    2926:	e7dc      	b.n	28e2 <data_out_block_mode+0x36>
    2928:	20000d1b 	.word	0x20000d1b
    292c:	20000d1a 	.word	0x20000d1a

00002930 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    2930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2934:	4605      	mov	r5, r0
	__asm__ volatile(
    2936:	f04f 0340 	mov.w	r3, #64	; 0x40
    293a:	f3ef 8611 	mrs	r6, BASEPRI
    293e:	f383 8812 	msr	BASEPRI_MAX, r3
    2942:	f3bf 8f6f 	isb	sy
	return list->head;
    2946:	4b0e      	ldr	r3, [pc, #56]	; (2980 <pm_state_notify+0x50>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    2948:	4f0e      	ldr	r7, [pc, #56]	; (2984 <pm_state_notify+0x54>)
    294a:	681c      	ldr	r4, [r3, #0]
    294c:	f8df 8038 	ldr.w	r8, [pc, #56]	; 2988 <pm_state_notify+0x58>
    2950:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2954:	b92c      	cbnz	r4, 2962 <pm_state_notify+0x32>
	__asm__ volatile(
    2956:	f386 8811 	msr	BASEPRI, r6
    295a:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    295e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
    2962:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    2966:	2d00      	cmp	r5, #0
    2968:	bf18      	it	ne
    296a:	4613      	movne	r3, r2
		if (callback) {
    296c:	b12b      	cbz	r3, 297a <pm_state_notify+0x4a>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    296e:	f898 2010 	ldrb.w	r2, [r8, #16]
    2972:	fb09 f202 	mul.w	r2, r9, r2
    2976:	5cb8      	ldrb	r0, [r7, r2]
    2978:	4798      	blx	r3
	return node->next;
    297a:	6824      	ldr	r4, [r4, #0]
    297c:	e7ea      	b.n	2954 <pm_state_notify+0x24>
    297e:	bf00      	nop
    2980:	200009c4 	.word	0x200009c4
    2984:	200009b8 	.word	0x200009b8
    2988:	20000c94 	.word	0x20000c94

0000298c <pm_system_resume>:

void pm_system_resume(void)
{
    298c:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
    298e:	4b19      	ldr	r3, [pc, #100]	; (29f4 <pm_system_resume+0x68>)
    2990:	7c1c      	ldrb	r4, [r3, #16]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2992:	f3bf 8f5b 	dmb	ish
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    2996:	f004 031f 	and.w	r3, r4, #31
    299a:	2201      	movs	r2, #1
    299c:	409a      	lsls	r2, r3
    299e:	4b16      	ldr	r3, [pc, #88]	; (29f8 <pm_system_resume+0x6c>)
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    29a0:	0961      	lsrs	r1, r4, #5
    29a2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    29a6:	43d0      	mvns	r0, r2
    29a8:	e853 1f00 	ldrex	r1, [r3]
    29ac:	ea01 0500 	and.w	r5, r1, r0
    29b0:	e843 5600 	strex	r6, r5, [r3]
    29b4:	2e00      	cmp	r6, #0
    29b6:	d1f7      	bne.n	29a8 <pm_system_resume+0x1c>
    29b8:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    29bc:	420a      	tst	r2, r1
    29be:	d013      	beq.n	29e8 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
    29c0:	4b0e      	ldr	r3, [pc, #56]	; (29fc <pm_system_resume+0x70>)
    29c2:	4d0f      	ldr	r5, [pc, #60]	; (2a00 <pm_system_resume+0x74>)
    29c4:	b18b      	cbz	r3, 29ea <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
    29c6:	230c      	movs	r3, #12
    29c8:	4363      	muls	r3, r4
    29ca:	18ea      	adds	r2, r5, r3
    29cc:	5ce8      	ldrb	r0, [r5, r3]
    29ce:	7851      	ldrb	r1, [r2, #1]
    29d0:	f006 f987 	bl	8ce2 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    29d4:	2000      	movs	r0, #0
    29d6:	f7ff ffab 	bl	2930 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    29da:	230c      	movs	r3, #12
    29dc:	435c      	muls	r4, r3
    29de:	192a      	adds	r2, r5, r4
    29e0:	2300      	movs	r3, #0
    29e2:	512b      	str	r3, [r5, r4]
    29e4:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    29e8:	bd70      	pop	{r4, r5, r6, pc}
    29ea:	f383 8811 	msr	BASEPRI, r3
    29ee:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    29f2:	e7ef      	b.n	29d4 <pm_system_resume+0x48>
    29f4:	20000c94 	.word	0x20000c94
    29f8:	200009cc 	.word	0x200009cc
    29fc:	00008ce3 	.word	0x00008ce3
    2a00:	200009b8 	.word	0x200009b8

00002a04 <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
    2a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
    2a08:	4b35      	ldr	r3, [pc, #212]	; (2ae0 <pm_system_suspend+0xdc>)
{
    2a0a:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
    2a0c:	7c1d      	ldrb	r5, [r3, #16]
	__asm__ volatile(
    2a0e:	f04f 0340 	mov.w	r3, #64	; 0x40
    2a12:	f3ef 8811 	mrs	r8, BASEPRI
    2a16:	f383 8812 	msr	BASEPRI_MAX, r3
    2a1a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    2a1e:	240c      	movs	r4, #12
    2a20:	4b30      	ldr	r3, [pc, #192]	; (2ae4 <pm_system_suspend+0xe0>)
    2a22:	4e31      	ldr	r6, [pc, #196]	; (2ae8 <pm_system_suspend+0xe4>)
    2a24:	436c      	muls	r4, r5
    2a26:	191a      	adds	r2, r3, r4
    2a28:	5d19      	ldrb	r1, [r3, r4]
    2a2a:	2900      	cmp	r1, #0
    2a2c:	d04c      	beq.n	2ac8 <pm_system_suspend+0xc4>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    2a2e:	ca07      	ldmia	r2, {r0, r1, r2}
    2a30:	eb06 0c04 	add.w	ip, r6, r4
    2a34:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    2a38:	2200      	movs	r2, #0
    2a3a:	551a      	strb	r2, [r3, r4]
	__asm__ volatile(
    2a3c:	f388 8811 	msr	BASEPRI, r8
    2a40:	f3bf 8f6f 	isb	sy
			z_cpus_pm_state[id] = *info;
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    2a44:	230c      	movs	r3, #12
    2a46:	436b      	muls	r3, r5
    2a48:	18f2      	adds	r2, r6, r3
    2a4a:	5cf0      	ldrb	r0, [r6, r3]
    2a4c:	2800      	cmp	r0, #0
    2a4e:	d039      	beq.n	2ac4 <pm_system_suspend+0xc0>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    2a50:	1c7b      	adds	r3, r7, #1
    2a52:	d010      	beq.n	2a76 <pm_system_suspend+0x72>
			return (uint32_t)((t * to_hz + off) / from_hz);
    2a54:	f8d2 c008 	ldr.w	ip, [r2, #8]
    2a58:	4c24      	ldr	r4, [pc, #144]	; (2aec <pm_system_suspend+0xe8>)
    2a5a:	4a25      	ldr	r2, [pc, #148]	; (2af0 <pm_system_suspend+0xec>)
    2a5c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2a60:	2100      	movs	r1, #0
    2a62:	fbec 4100 	umlal	r4, r1, ip, r0
    2a66:	2300      	movs	r3, #0
    2a68:	4620      	mov	r0, r4
    2a6a:	f7fd fb39 	bl	e0 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		sys_clock_set_timeout(ticks -
    2a6e:	2101      	movs	r1, #1
    2a70:	1a38      	subs	r0, r7, r0
    2a72:	f001 ff99 	bl	49a8 <sys_clock_set_timeout>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    2a76:	f004 fe4f 	bl	7718 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    2a7a:	2001      	movs	r0, #1
    2a7c:	f7ff ff58 	bl	2930 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2a80:	f3bf 8f5b 	dmb	ish
    2a84:	4b1b      	ldr	r3, [pc, #108]	; (2af4 <pm_system_suspend+0xf0>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    2a86:	096a      	lsrs	r2, r5, #5
    2a88:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    2a8c:	f005 011f 	and.w	r1, r5, #31
    2a90:	2201      	movs	r2, #1
    2a92:	408a      	lsls	r2, r1
    2a94:	e853 0f00 	ldrex	r0, [r3]
    2a98:	4310      	orrs	r0, r2
    2a9a:	e843 0100 	strex	r1, r0, [r3]
    2a9e:	2900      	cmp	r1, #0
    2aa0:	d1f8      	bne.n	2a94 <pm_system_suspend+0x90>
    2aa2:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    2aa6:	4b14      	ldr	r3, [pc, #80]	; (2af8 <pm_system_suspend+0xf4>)
    2aa8:	b13b      	cbz	r3, 2aba <pm_system_suspend+0xb6>
		pm_state_set(info->state, info->substate_id);
    2aaa:	230c      	movs	r3, #12
    2aac:	fb03 f005 	mul.w	r0, r3, r5
    2ab0:	1833      	adds	r3, r6, r0
    2ab2:	5c30      	ldrb	r0, [r6, r0]
    2ab4:	7859      	ldrb	r1, [r3, #1]
    2ab6:	f006 f908 	bl	8cca <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    2aba:	f7ff ff67 	bl	298c <pm_system_resume>
	k_sched_unlock();
    2abe:	f004 fe3f 	bl	7740 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
    2ac2:	2001      	movs	r0, #1
}
    2ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		info = pm_policy_next_state(id, ticks);
    2ac8:	4601      	mov	r1, r0
    2aca:	4628      	mov	r0, r5
    2acc:	f000 f816 	bl	2afc <pm_policy_next_state>
		if (info != NULL) {
    2ad0:	2800      	cmp	r0, #0
    2ad2:	d0b3      	beq.n	2a3c <pm_system_suspend+0x38>
			z_cpus_pm_state[id] = *info;
    2ad4:	c807      	ldmia	r0, {r0, r1, r2}
    2ad6:	4434      	add	r4, r6
    2ad8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    2adc:	e7ae      	b.n	2a3c <pm_system_suspend+0x38>
    2ade:	bf00      	nop
    2ae0:	20000c94 	.word	0x20000c94
    2ae4:	200009ac 	.word	0x200009ac
    2ae8:	200009b8 	.word	0x200009b8
    2aec:	000f423f 	.word	0x000f423f
    2af0:	000f4240 	.word	0x000f4240
    2af4:	200009cc 	.word	0x200009cc
    2af8:	00008ccb 	.word	0x00008ccb

00002afc <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    2afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2b00:	b085      	sub	sp, #20
    2b02:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    2b04:	a903      	add	r1, sp, #12
    2b06:	f000 f843 	bl	2b90 <pm_state_cpu_get_all>

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    2b0a:	4b1e      	ldr	r3, [pc, #120]	; (2b84 <pm_policy_next_state+0x88>)
    2b0c:	9d03      	ldr	r5, [sp, #12]
    2b0e:	f8d3 a000 	ldr.w	sl, [r3]
    2b12:	f8df 8074 	ldr.w	r8, [pc, #116]	; 2b88 <pm_policy_next_state+0x8c>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    2b16:	1e43      	subs	r3, r0, #1
    2b18:	b21b      	sxth	r3, r3
    2b1a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    2b1e:	4604      	mov	r4, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    2b20:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    2b24:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    2b28:	f04f 0b00 	mov.w	fp, #0
    2b2c:	b924      	cbnz	r4, 2b38 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    2b2e:	46a1      	mov	r9, r4
}
    2b30:	4648      	mov	r0, r9
    2b32:	b005      	add	sp, #20
    2b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2b38:	6868      	ldr	r0, [r5, #4]
    2b3a:	4a14      	ldr	r2, [pc, #80]	; (2b8c <pm_policy_next_state+0x90>)
    2b3c:	46c4      	mov	ip, r8
    2b3e:	4659      	mov	r1, fp
    2b40:	fbe0 c107 	umlal	ip, r1, r0, r7
    2b44:	2300      	movs	r3, #0
    2b46:	4660      	mov	r0, ip
    2b48:	f7fd faca 	bl	e0 <__aeabi_uldivmod>
    2b4c:	9001      	str	r0, [sp, #4]
    2b4e:	68a8      	ldr	r0, [r5, #8]
    2b50:	4a0e      	ldr	r2, [pc, #56]	; (2b8c <pm_policy_next_state+0x90>)
    2b52:	46c4      	mov	ip, r8
    2b54:	4659      	mov	r1, fp
    2b56:	fbe0 c107 	umlal	ip, r1, r0, r7
    2b5a:	2300      	movs	r3, #0
    2b5c:	4660      	mov	r0, ip
    2b5e:	f7fd fabf 	bl	e0 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    2b62:	f1ba 3fff 	cmp.w	sl, #4294967295
		const struct pm_state_info *state = &cpu_states[i];
    2b66:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    2b68:	d001      	beq.n	2b6e <pm_policy_next_state+0x72>
    2b6a:	4582      	cmp	sl, r0
    2b6c:	d905      	bls.n	2b7a <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
    2b6e:	1c73      	adds	r3, r6, #1
    2b70:	d0de      	beq.n	2b30 <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
    2b72:	9b01      	ldr	r3, [sp, #4]
    2b74:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    2b76:	42b0      	cmp	r0, r6
    2b78:	d9da      	bls.n	2b30 <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    2b7a:	3c01      	subs	r4, #1
    2b7c:	b2a4      	uxth	r4, r4
    2b7e:	3d0c      	subs	r5, #12
    2b80:	e7d4      	b.n	2b2c <pm_policy_next_state+0x30>
    2b82:	bf00      	nop
    2b84:	20000038 	.word	0x20000038
    2b88:	000f423f 	.word	0x000f423f
    2b8c:	000f4240 	.word	0x000f4240

00002b90 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    2b90:	b908      	cbnz	r0, 2b96 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    2b92:	4b02      	ldr	r3, [pc, #8]	; (2b9c <pm_state_cpu_get_all+0xc>)
    2b94:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    2b96:	2000      	movs	r0, #0
    2b98:	4770      	bx	lr
    2b9a:	bf00      	nop
    2b9c:	00009e50 	.word	0x00009e50

00002ba0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    2ba0:	4901      	ldr	r1, [pc, #4]	; (2ba8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    2ba2:	2210      	movs	r2, #16
	str	r2, [r1]
    2ba4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    2ba6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2ba8:	e000ed10 	.word	0xe000ed10

00002bac <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2bac:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    2bae:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    2bb0:	f380 8811 	msr	BASEPRI, r0
	isb
    2bb4:	f3bf 8f6f 	isb	sy
	 * (i.e. if the caller sets _kernel.idle).
	 */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	/* Enter low power state */
	_sleep_if_allowed wfi
    2bb8:	f3bf 8f4f 	dsb	sy
    2bbc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    2bbe:	b662      	cpsie	i
	isb
    2bc0:	f3bf 8f6f 	isb	sy

	bx	lr
    2bc4:	4770      	bx	lr
    2bc6:	bf00      	nop

00002bc8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    2bc8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    2bca:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    2bcc:	f381 8811 	msr	BASEPRI, r1

	_sleep_if_allowed wfe
    2bd0:	f3bf 8f4f 	dsb	sy
    2bd4:	bf20      	wfe

	msr	BASEPRI, r0
    2bd6:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    2bda:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    2bdc:	4770      	bx	lr
    2bde:	bf00      	nop

00002be0 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    2be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2be4:	4681      	mov	r9, r0
    2be6:	af00      	add	r7, sp, #0

	if (esf != NULL) {
    2be8:	460c      	mov	r4, r1
    2bea:	2900      	cmp	r1, #0
    2bec:	d04c      	beq.n	2c88 <z_arm_fatal_error+0xa8>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    2bee:	466e      	mov	r6, sp
    2bf0:	b08a      	sub	sp, #40	; 0x28
    2bf2:	e9d1 1200 	ldrd	r1, r2, [r1]
    2bf6:	68a3      	ldr	r3, [r4, #8]
    2bf8:	466d      	mov	r5, sp
    2bfa:	4827      	ldr	r0, [pc, #156]	; (2c98 <z_arm_fatal_error+0xb8>)
    2bfc:	46a8      	mov	r8, r5
    2bfe:	f04f 0a05 	mov.w	sl, #5
    2c02:	e9c5 0105 	strd	r0, r1, [r5, #20]
    2c06:	e9c5 2307 	strd	r2, r3, [r5, #28]
    2c0a:	f848 af10 	str.w	sl, [r8, #16]!
    2c0e:	4823      	ldr	r0, [pc, #140]	; (2c9c <z_arm_fatal_error+0xbc>)
    2c10:	4642      	mov	r2, r8
    2c12:	2300      	movs	r3, #0
    2c14:	f44f 5121 	mov.w	r1, #10304	; 0x2840
    2c18:	f7ff fb52 	bl	22c0 <z_impl_z_log_msg_static_create>
    2c1c:	46b5      	mov	sp, r6
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    2c1e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
    2c22:	6963      	ldr	r3, [r4, #20]
    2c24:	46ad      	mov	sp, r5
    2c26:	481e      	ldr	r0, [pc, #120]	; (2ca0 <z_arm_fatal_error+0xc0>)
    2c28:	f8c5 a010 	str.w	sl, [r5, #16]
    2c2c:	e9c5 0105 	strd	r0, r1, [r5, #20]
    2c30:	e9c5 2307 	strd	r2, r3, [r5, #28]
    2c34:	4819      	ldr	r0, [pc, #100]	; (2c9c <z_arm_fatal_error+0xbc>)
    2c36:	2300      	movs	r3, #0
    2c38:	4642      	mov	r2, r8
    2c3a:	f44f 5121 	mov.w	r1, #10304	; 0x2840
    2c3e:	f7ff fb3f 	bl	22c0 <z_impl_z_log_msg_static_create>
    2c42:	46b5      	mov	sp, r6
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    2c44:	b088      	sub	sp, #32
    2c46:	69e3      	ldr	r3, [r4, #28]
    2c48:	466d      	mov	r5, sp
    2c4a:	4a16      	ldr	r2, [pc, #88]	; (2ca4 <z_arm_fatal_error+0xc4>)
    2c4c:	46a8      	mov	r8, r5
    2c4e:	f04f 0a03 	mov.w	sl, #3
    2c52:	e9c5 2305 	strd	r2, r3, [r5, #20]
    2c56:	f848 af10 	str.w	sl, [r8, #16]!
    2c5a:	4810      	ldr	r0, [pc, #64]	; (2c9c <z_arm_fatal_error+0xbc>)
    2c5c:	2300      	movs	r3, #0
    2c5e:	4642      	mov	r2, r8
    2c60:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    2c64:	f7ff fb2c 	bl	22c0 <z_impl_z_log_msg_static_create>
    2c68:	46b5      	mov	sp, r6
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    2c6a:	69a3      	ldr	r3, [r4, #24]
    2c6c:	46ad      	mov	sp, r5
    2c6e:	4a0e      	ldr	r2, [pc, #56]	; (2ca8 <z_arm_fatal_error+0xc8>)
    2c70:	f8c5 a010 	str.w	sl, [r5, #16]
    2c74:	e9c5 2305 	strd	r2, r3, [r5, #20]
    2c78:	4808      	ldr	r0, [pc, #32]	; (2c9c <z_arm_fatal_error+0xbc>)
    2c7a:	2300      	movs	r3, #0
    2c7c:	4642      	mov	r2, r8
    2c7e:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    2c82:	f7ff fb1d 	bl	22c0 <z_impl_z_log_msg_static_create>
    2c86:	46b5      	mov	sp, r6
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    2c88:	4621      	mov	r1, r4
    2c8a:	4648      	mov	r0, r9
    2c8c:	f003 fe2a 	bl	68e4 <z_fatal_error>
}
    2c90:	46bd      	mov	sp, r7
    2c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2c96:	bf00      	nop
    2c98:	0000a3cb 	.word	0x0000a3cb
    2c9c:	00009d78 	.word	0x00009d78
    2ca0:	0000a3fa 	.word	0x0000a3fa
    2ca4:	0000a429 	.word	0x0000a429
    2ca8:	0000a438 	.word	0x0000a438

00002cac <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2cac:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2cae:	2800      	cmp	r0, #0
    2cb0:	db07      	blt.n	2cc2 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2cb2:	4a04      	ldr	r2, [pc, #16]	; (2cc4 <arch_irq_enable+0x18>)
    2cb4:	0941      	lsrs	r1, r0, #5
    2cb6:	2301      	movs	r3, #1
    2cb8:	f000 001f 	and.w	r0, r0, #31
    2cbc:	4083      	lsls	r3, r0
    2cbe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    2cc2:	4770      	bx	lr
    2cc4:	e000e100 	.word	0xe000e100

00002cc8 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    2cc8:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2cca:	2800      	cmp	r0, #0
    2ccc:	db0c      	blt.n	2ce8 <arch_irq_disable+0x20>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2cce:	0943      	lsrs	r3, r0, #5
    2cd0:	4906      	ldr	r1, [pc, #24]	; (2cec <arch_irq_disable+0x24>)
    2cd2:	f000 001f 	and.w	r0, r0, #31
    2cd6:	3320      	adds	r3, #32
    2cd8:	2201      	movs	r2, #1
    2cda:	4082      	lsls	r2, r0
    2cdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2ce0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2ce4:	f3bf 8f6f 	isb	sy
}
    2ce8:	4770      	bx	lr
    2cea:	bf00      	nop
    2cec:	e000e100 	.word	0xe000e100

00002cf0 <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    2cf0:	4b05      	ldr	r3, [pc, #20]	; (2d08 <arch_irq_is_enabled+0x18>)
    2cf2:	0942      	lsrs	r2, r0, #5
    2cf4:	f000 001f 	and.w	r0, r0, #31
    2cf8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2cfc:	2301      	movs	r3, #1
    2cfe:	fa03 f000 	lsl.w	r0, r3, r0
}
    2d02:	4010      	ands	r0, r2
    2d04:	4770      	bx	lr
    2d06:	bf00      	nop
    2d08:	e000e100 	.word	0xe000e100

00002d0c <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2d0c:	b240      	sxtb	r0, r0
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
    2d0e:	07d3      	lsls	r3, r2, #31
		prio += _IRQ_PRIO_OFFSET;
    2d10:	bf54      	ite	pl
    2d12:	3102      	addpl	r1, #2
			prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
    2d14:	2100      	movmi	r1, #0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    2d16:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d18:	bfac      	ite	ge
    2d1a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d1e:	4a07      	ldrlt	r2, [pc, #28]	; (2d3c <z_arm_irq_priority_set+0x30>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d20:	ea4f 1341 	mov.w	r3, r1, lsl #5
    2d24:	bfac      	ite	ge
    2d26:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d2a:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d2e:	b2db      	uxtb	r3, r3
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d30:	bfb4      	ite	lt
    2d32:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2d34:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
}
    2d38:	4770      	bx	lr
    2d3a:	bf00      	nop
    2d3c:	e000ed14 	.word	0xe000ed14

00002d40 <_arch_isr_direct_pm>:
	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
}

#ifdef CONFIG_PM
void _arch_isr_direct_pm(void)
{
    2d40:	b508      	push	{r3, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Lock all interrupts. irq_lock() will on this CPU only disable those
	 * lower than BASEPRI, which is not what we want. See comments in
	 * arch/arm/core/aarch32/isr_wrapper.S
	 */
	__asm__ volatile("cpsid i" : : : "memory");
    2d42:	b672      	cpsid	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	if (_kernel.idle) {
    2d44:	4b04      	ldr	r3, [pc, #16]	; (2d58 <_arch_isr_direct_pm+0x18>)
    2d46:	695a      	ldr	r2, [r3, #20]
    2d48:	b11a      	cbz	r2, 2d52 <_arch_isr_direct_pm+0x12>
		_kernel.idle = 0;
    2d4a:	2200      	movs	r2, #0
    2d4c:	615a      	str	r2, [r3, #20]
		z_pm_save_idle_exit();
    2d4e:	f006 fb74 	bl	943a <z_pm_save_idle_exit>
	|| defined(CONFIG_ARMV7_R) \
	|| defined(CONFIG_AARCH32_ARMV8_R) \
	|| defined(CONFIG_ARMV7_A)
	irq_unlock(key);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile("cpsie i" : : : "memory");
    2d52:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

}
    2d54:	bd08      	pop	{r3, pc}
    2d56:	bf00      	nop
    2d58:	20000c94 	.word	0x20000c94

00002d5c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2d5c:	bf30      	wfi
    b z_SysNmiOnReset
    2d5e:	f7ff bffd 	b.w	2d5c <z_SysNmiOnReset>
    2d62:	bf00      	nop

00002d64 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    2d64:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2d66:	4b08      	ldr	r3, [pc, #32]	; (2d88 <z_arm_prep_c+0x24>)
    2d68:	4a08      	ldr	r2, [pc, #32]	; (2d8c <z_arm_prep_c+0x28>)
    2d6a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    2d6e:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    2d70:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2d74:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2d78:	f003 fe70 	bl	6a5c <z_bss_zero>
	z_data_copy();
    2d7c:	f004 fe18 	bl	79b0 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2d80:	f000 fbaa 	bl	34d8 <z_arm_interrupt_init>
	z_cstart();
    2d84:	f003 feae 	bl	6ae4 <z_cstart>
    2d88:	00000000 	.word	0x00000000
    2d8c:	e000ed00 	.word	0xe000ed00

00002d90 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2d90:	4a09      	ldr	r2, [pc, #36]	; (2db8 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2d92:	490a      	ldr	r1, [pc, #40]	; (2dbc <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2d94:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    2d96:	6809      	ldr	r1, [r1, #0]
    2d98:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2d9a:	4909      	ldr	r1, [pc, #36]	; (2dc0 <arch_swap+0x30>)
	_current->arch.basepri = key;
    2d9c:	6798      	str	r0, [r3, #120]	; 0x78
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2d9e:	684b      	ldr	r3, [r1, #4]
    2da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2da4:	604b      	str	r3, [r1, #4]
    2da6:	2300      	movs	r3, #0
    2da8:	f383 8811 	msr	BASEPRI, r3
    2dac:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2db0:	6893      	ldr	r3, [r2, #8]
}
    2db2:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    2db4:	4770      	bx	lr
    2db6:	bf00      	nop
    2db8:	20000c94 	.word	0x20000c94
    2dbc:	00009f94 	.word	0x00009f94
    2dc0:	e000ed00 	.word	0xe000ed00

00002dc4 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2dc4:	4912      	ldr	r1, [pc, #72]	; (2e10 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    2dc6:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2dc8:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    2dcc:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    2dce:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    2dd2:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2dd6:	2040      	movs	r0, #64	; 0x40
    msr BASEPRI_MAX, r0
    2dd8:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2ddc:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    2de0:	4f0c      	ldr	r7, [pc, #48]	; (2e14 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    2de2:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    2de6:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
    2de8:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    2dea:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2dec:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    2dee:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    2df0:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    2df2:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    2df6:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2df8:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    2dfa:	f000 fc09 	bl	3610 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    2dfe:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    2e02:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    2e06:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2e0a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    2e0e:	4770      	bx	lr
    ldr r1, =_kernel
    2e10:	20000c94 	.word	0x20000c94
    ldr v4, =_SCS_ICSR
    2e14:	e000ed04 	.word	0xe000ed04

00002e18 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2e18:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2e1c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    2e1e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    2e22:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    2e26:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2e28:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2e2c:	2902      	cmp	r1, #2
    beq _oops
    2e2e:	d0ff      	beq.n	2e30 <_oops>

00002e30 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2e30:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
    2e32:	f005 fef9 	bl	8c28 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
    2e36:	bd01      	pop	{r0, pc}

00002e38 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    2e38:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    2e3c:	9b00      	ldr	r3, [sp, #0]
    2e3e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    2e42:	490a      	ldr	r1, [pc, #40]	; (2e6c <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    2e44:	9b01      	ldr	r3, [sp, #4]
    2e46:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    2e4a:	9b02      	ldr	r3, [sp, #8]
    2e4c:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    2e50:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    2e54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    2e58:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    2e5c:	f842 1c08 	str.w	r1, [r2, #-8]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2e60:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    2e62:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    2e64:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    2e66:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2e68:	4770      	bx	lr
    2e6a:	bf00      	nop
    2e6c:	00007fb3 	.word	0x00007fb3

00002e70 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2e70:	4a09      	ldr	r2, [pc, #36]	; (2e98 <z_check_thread_stack_fail+0x28>)
{
    2e72:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    2e74:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    2e76:	b170      	cbz	r0, 2e96 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    2e78:	f113 0f16 	cmn.w	r3, #22
    2e7c:	6e80      	ldr	r0, [r0, #104]	; 0x68
    2e7e:	d005      	beq.n	2e8c <z_check_thread_stack_fail+0x1c>
    2e80:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
    2e84:	429a      	cmp	r2, r3
    2e86:	d805      	bhi.n	2e94 <z_check_thread_stack_fail+0x24>
    2e88:	4283      	cmp	r3, r0
    2e8a:	d203      	bcs.n	2e94 <z_check_thread_stack_fail+0x24>
		return 0;
    2e8c:	4281      	cmp	r1, r0
    2e8e:	bf28      	it	cs
    2e90:	2000      	movcs	r0, #0
    2e92:	4770      	bx	lr
    2e94:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    2e96:	4770      	bx	lr
    2e98:	20000c94 	.word	0x20000c94

00002e9c <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2e9c:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2e9e:	4b09      	ldr	r3, [pc, #36]	; (2ec4 <arch_switch_to_main_thread+0x28>)
{
    2ea0:	460d      	mov	r5, r1
    2ea2:	4614      	mov	r4, r2
	_current = main_thread;
    2ea4:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    2ea6:	f000 fbb3 	bl	3610 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    2eaa:	4620      	mov	r0, r4
    2eac:	f385 8809 	msr	PSP, r5
    2eb0:	2100      	movs	r1, #0
    2eb2:	b663      	cpsie	if
    2eb4:	f381 8811 	msr	BASEPRI, r1
    2eb8:	f3bf 8f6f 	isb	sy
    2ebc:	2200      	movs	r2, #0
    2ebe:	2300      	movs	r3, #0
    2ec0:	f005 f877 	bl	7fb2 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2ec4:	20000c94 	.word	0x20000c94

00002ec8 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2ec8:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    2eca:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    2ecc:	4a0b      	ldr	r2, [pc, #44]	; (2efc <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    2ece:	6950      	ldr	r0, [r2, #20]
	cmp r0, #0
    2ed0:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    2ed2:	bf1e      	ittt	ne
	movne	r1, #0
    2ed4:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    2ed6:	6151      	strne	r1, [r2, #20]
		blne	z_pm_save_idle_exit
    2ed8:	f006 faaf 	blne	943a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    2edc:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    2ede:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    2ee2:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    2ee6:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    2eea:	4905      	ldr	r1, [pc, #20]	; (2f00 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    2eec:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    2eee:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    2ef0:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    2ef2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    2ef6:	4903      	ldr	r1, [pc, #12]	; (2f04 <_isr_wrapper+0x3c>)
	bx r1
    2ef8:	4708      	bx	r1
    2efa:	0000      	.short	0x0000
	ldr r2, =_kernel
    2efc:	20000c94 	.word	0x20000c94
	ldr r1, =_sw_isr_table
    2f00:	00009ba4 	.word	0x00009ba4
	ldr r1, =z_arm_int_exit
    2f04:	00002f09 	.word	0x00002f09

00002f08 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    2f08:	4b04      	ldr	r3, [pc, #16]	; (2f1c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    2f0a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2f0c:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
    2f0e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2f10:	d003      	beq.n	2f1a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    2f12:	4903      	ldr	r1, [pc, #12]	; (2f20 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    2f14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    2f18:	600a      	str	r2, [r1, #0]

00002f1a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    2f1a:	4770      	bx	lr
	ldr r3, =_kernel
    2f1c:	20000c94 	.word	0x20000c94
	ldr r1, =_SCS_ICSR
    2f20:	e000ed04 	.word	0xe000ed04

00002f24 <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    2f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2f28:	b086      	sub	sp, #24
    2f2a:	4606      	mov	r6, r0
    2f2c:	af00      	add	r7, sp, #0
    2f2e:	460d      	mov	r5, r1
{
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;

	PR_FAULT_INFO("***** BUS FAULT *****");
    2f30:	4b3f      	ldr	r3, [pc, #252]	; (3030 <bus_fault.constprop.0+0x10c>)
    2f32:	617b      	str	r3, [r7, #20]
    2f34:	2402      	movs	r4, #2
    2f36:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2f3a:	483e      	ldr	r0, [pc, #248]	; (3034 <bus_fault.constprop.0+0x110>)
    2f3c:	613c      	str	r4, [r7, #16]
    2f3e:	f107 0210 	add.w	r2, r7, #16
    2f42:	f005 fe80 	bl	8c46 <z_log_msg_static_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2f46:	4b3c      	ldr	r3, [pc, #240]	; (3038 <bus_fault.constprop.0+0x114>)
    2f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2f4a:	04d9      	lsls	r1, r3, #19
    2f4c:	d56d      	bpl.n	302a <bus_fault.constprop.0+0x106>
		reason = K_ERR_ARM_BUS_STACKING;
		PR_FAULT_INFO("  Stacking error");
    2f4e:	4b3b      	ldr	r3, [pc, #236]	; (303c <bus_fault.constprop.0+0x118>)
    2f50:	4838      	ldr	r0, [pc, #224]	; (3034 <bus_fault.constprop.0+0x110>)
    2f52:	e9c7 4304 	strd	r4, r3, [r7, #16]
    2f56:	f107 0210 	add.w	r2, r7, #16
    2f5a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2f5e:	f005 fe72 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_BUS_STACKING;
    2f62:	2017      	movs	r0, #23
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    2f64:	4b34      	ldr	r3, [pc, #208]	; (3038 <bus_fault.constprop.0+0x114>)
    2f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2f68:	051a      	lsls	r2, r3, #20
    2f6a:	d50b      	bpl.n	2f84 <bus_fault.constprop.0+0x60>
		reason = K_ERR_ARM_BUS_UNSTACKING;
		PR_FAULT_INFO("  Unstacking error");
    2f6c:	4b34      	ldr	r3, [pc, #208]	; (3040 <bus_fault.constprop.0+0x11c>)
    2f6e:	617b      	str	r3, [r7, #20]
    2f70:	2302      	movs	r3, #2
    2f72:	4830      	ldr	r0, [pc, #192]	; (3034 <bus_fault.constprop.0+0x110>)
    2f74:	613b      	str	r3, [r7, #16]
    2f76:	f107 0210 	add.w	r2, r7, #16
    2f7a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2f7e:	f005 fe62 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_BUS_UNSTACKING;
    2f82:	2018      	movs	r0, #24
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    2f84:	4c2c      	ldr	r4, [pc, #176]	; (3038 <bus_fault.constprop.0+0x114>)
    2f86:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2f88:	059b      	lsls	r3, r3, #22
    2f8a:	d523      	bpl.n	2fd4 <bus_fault.constprop.0+0xb0>
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
		PR_FAULT_INFO("  Precise data bus error");
    2f8c:	46e8      	mov	r8, sp
    2f8e:	4b2d      	ldr	r3, [pc, #180]	; (3044 <bus_fault.constprop.0+0x120>)
    2f90:	617b      	str	r3, [r7, #20]
    2f92:	2302      	movs	r3, #2
    2f94:	613b      	str	r3, [r7, #16]
    2f96:	f107 0210 	add.w	r2, r7, #16
    2f9a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2f9e:	4825      	ldr	r0, [pc, #148]	; (3034 <bus_fault.constprop.0+0x110>)
    2fa0:	f005 fe51 	bl	8c46 <z_log_msg_static_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2fa4:	6ba3      	ldr	r3, [r4, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    2fa6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    2fa8:	0411      	lsls	r1, r2, #16
    2faa:	d512      	bpl.n	2fd2 <bus_fault.constprop.0+0xae>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    2fac:	b088      	sub	sp, #32
    2fae:	466a      	mov	r2, sp
    2fb0:	4925      	ldr	r1, [pc, #148]	; (3048 <bus_fault.constprop.0+0x124>)
    2fb2:	4820      	ldr	r0, [pc, #128]	; (3034 <bus_fault.constprop.0+0x110>)
    2fb4:	e9c2 1305 	strd	r1, r3, [r2, #20]
    2fb8:	2303      	movs	r3, #3
    2fba:	f842 3f10 	str.w	r3, [r2, #16]!
    2fbe:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    2fc2:	f005 fe40 	bl	8c46 <z_log_msg_static_create.constprop.0>
    2fc6:	46c5      	mov	sp, r8
			if (from_hard_fault != 0) {
    2fc8:	b11e      	cbz	r6, 2fd2 <bus_fault.constprop.0+0xae>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    2fca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2fcc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    2fd0:	62a3      	str	r3, [r4, #40]	; 0x28
		reason = K_ERR_ARM_BUS_PRECISE_DATA_BUS;
    2fd2:	2019      	movs	r0, #25
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    2fd4:	4b18      	ldr	r3, [pc, #96]	; (3038 <bus_fault.constprop.0+0x114>)
    2fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2fd8:	055a      	lsls	r2, r3, #21
    2fda:	d50b      	bpl.n	2ff4 <bus_fault.constprop.0+0xd0>
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
		PR_FAULT_INFO("  Imprecise data bus error");
    2fdc:	4b1b      	ldr	r3, [pc, #108]	; (304c <bus_fault.constprop.0+0x128>)
    2fde:	617b      	str	r3, [r7, #20]
    2fe0:	2302      	movs	r3, #2
    2fe2:	4814      	ldr	r0, [pc, #80]	; (3034 <bus_fault.constprop.0+0x110>)
    2fe4:	613b      	str	r3, [r7, #16]
    2fe6:	f107 0210 	add.w	r2, r7, #16
    2fea:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2fee:	f005 fe2a 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_BUS_IMPRECISE_DATA_BUS;
    2ff2:	201a      	movs	r0, #26
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    2ff4:	4b10      	ldr	r3, [pc, #64]	; (3038 <bus_fault.constprop.0+0x114>)
    2ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2ff8:	05db      	lsls	r3, r3, #23
    2ffa:	d50b      	bpl.n	3014 <bus_fault.constprop.0+0xf0>
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
		PR_FAULT_INFO("  Instruction bus error");
    2ffc:	4b14      	ldr	r3, [pc, #80]	; (3050 <bus_fault.constprop.0+0x12c>)
    2ffe:	617b      	str	r3, [r7, #20]
    3000:	2302      	movs	r3, #2
    3002:	480c      	ldr	r0, [pc, #48]	; (3034 <bus_fault.constprop.0+0x110>)
    3004:	613b      	str	r3, [r7, #16]
    3006:	f107 0210 	add.w	r2, r7, #16
    300a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    300e:	f005 fe1a 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_BUS_INSTRUCTION_BUS;
    3012:	201b      	movs	r0, #27
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3014:	4a08      	ldr	r2, [pc, #32]	; (3038 <bus_fault.constprop.0+0x114>)
    3016:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3018:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    301c:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);

	return reason;
}
    301e:	3718      	adds	r7, #24
	*recoverable = memory_fault_recoverable(esf, true);
    3020:	2300      	movs	r3, #0
    3022:	702b      	strb	r3, [r5, #0]
}
    3024:	46bd      	mov	sp, r7
    3026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint32_t reason = K_ERR_ARM_BUS_GENERIC;
    302a:	2016      	movs	r0, #22
    302c:	e79a      	b.n	2f64 <bus_fault.constprop.0+0x40>
    302e:	bf00      	nop
    3030:	0000a466 	.word	0x0000a466
    3034:	00009d78 	.word	0x00009d78
    3038:	e000ed00 	.word	0xe000ed00
    303c:	0000a47c 	.word	0x0000a47c
    3040:	0000a48d 	.word	0x0000a48d
    3044:	0000a4a0 	.word	0x0000a4a0
    3048:	0000a4b9 	.word	0x0000a4b9
    304c:	0000a4ce 	.word	0x0000a4ce
    3050:	0000a4e9 	.word	0x0000a4e9

00003054 <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    3054:	b510      	push	{r4, lr}
    3056:	b086      	sub	sp, #24
{
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    3058:	4b36      	ldr	r3, [pc, #216]	; (3134 <usage_fault.constprop.0+0xe0>)
    305a:	4837      	ldr	r0, [pc, #220]	; (3138 <usage_fault.constprop.0+0xe4>)
    305c:	9305      	str	r3, [sp, #20]
    305e:	aa04      	add	r2, sp, #16
    3060:	2402      	movs	r4, #2
    3062:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3066:	9404      	str	r4, [sp, #16]
    3068:	f005 fded 	bl	8c46 <z_log_msg_static_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    306c:	4b33      	ldr	r3, [pc, #204]	; (313c <usage_fault.constprop.0+0xe8>)
    306e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3070:	019a      	lsls	r2, r3, #6
    3072:	d55d      	bpl.n	3130 <usage_fault.constprop.0+0xdc>
		reason = K_ERR_ARM_USAGE_DIV_0;
		PR_FAULT_INFO("  Division by zero");
    3074:	4b32      	ldr	r3, [pc, #200]	; (3140 <usage_fault.constprop.0+0xec>)
    3076:	4830      	ldr	r0, [pc, #192]	; (3138 <usage_fault.constprop.0+0xe4>)
    3078:	aa04      	add	r2, sp, #16
    307a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    307e:	e9cd 4304 	strd	r4, r3, [sp, #16]
    3082:	f005 fde0 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_DIV_0;
    3086:	201e      	movs	r0, #30
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    3088:	4b2c      	ldr	r3, [pc, #176]	; (313c <usage_fault.constprop.0+0xe8>)
    308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    308c:	01db      	lsls	r3, r3, #7
    308e:	d50a      	bpl.n	30a6 <usage_fault.constprop.0+0x52>
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
		PR_FAULT_INFO("  Unaligned memory access");
    3090:	4b2c      	ldr	r3, [pc, #176]	; (3144 <usage_fault.constprop.0+0xf0>)
    3092:	4829      	ldr	r0, [pc, #164]	; (3138 <usage_fault.constprop.0+0xe4>)
    3094:	9305      	str	r3, [sp, #20]
    3096:	aa04      	add	r2, sp, #16
    3098:	2302      	movs	r3, #2
    309a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    309e:	9304      	str	r3, [sp, #16]
    30a0:	f005 fdd1 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_UNALIGNED_ACCESS;
    30a4:	201f      	movs	r0, #31
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    30a6:	4b25      	ldr	r3, [pc, #148]	; (313c <usage_fault.constprop.0+0xe8>)
    30a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    30aa:	031c      	lsls	r4, r3, #12
    30ac:	d50a      	bpl.n	30c4 <usage_fault.constprop.0+0x70>
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
		PR_FAULT_INFO("  No coprocessor instructions");
    30ae:	4b26      	ldr	r3, [pc, #152]	; (3148 <usage_fault.constprop.0+0xf4>)
    30b0:	4821      	ldr	r0, [pc, #132]	; (3138 <usage_fault.constprop.0+0xe4>)
    30b2:	9305      	str	r3, [sp, #20]
    30b4:	aa04      	add	r2, sp, #16
    30b6:	2302      	movs	r3, #2
    30b8:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    30bc:	9304      	str	r3, [sp, #16]
    30be:	f005 fdc2 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_NO_COPROCESSOR;
    30c2:	2021      	movs	r0, #33	; 0x21
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    30c4:	4b1d      	ldr	r3, [pc, #116]	; (313c <usage_fault.constprop.0+0xe8>)
    30c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    30c8:	0359      	lsls	r1, r3, #13
    30ca:	d50a      	bpl.n	30e2 <usage_fault.constprop.0+0x8e>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    30cc:	4b1f      	ldr	r3, [pc, #124]	; (314c <usage_fault.constprop.0+0xf8>)
    30ce:	481a      	ldr	r0, [pc, #104]	; (3138 <usage_fault.constprop.0+0xe4>)
    30d0:	9305      	str	r3, [sp, #20]
    30d2:	aa04      	add	r2, sp, #16
    30d4:	2302      	movs	r3, #2
    30d6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    30da:	9304      	str	r3, [sp, #16]
    30dc:	f005 fdb3 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EXC_RETURN;
    30e0:	2022      	movs	r0, #34	; 0x22
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    30e2:	4b16      	ldr	r3, [pc, #88]	; (313c <usage_fault.constprop.0+0xe8>)
    30e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    30e6:	039a      	lsls	r2, r3, #14
    30e8:	d50a      	bpl.n	3100 <usage_fault.constprop.0+0xac>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
		PR_FAULT_INFO("  Illegal use of the EPSR");
    30ea:	4b19      	ldr	r3, [pc, #100]	; (3150 <usage_fault.constprop.0+0xfc>)
    30ec:	4812      	ldr	r0, [pc, #72]	; (3138 <usage_fault.constprop.0+0xe4>)
    30ee:	9305      	str	r3, [sp, #20]
    30f0:	aa04      	add	r2, sp, #16
    30f2:	2302      	movs	r3, #2
    30f4:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    30f8:	9304      	str	r3, [sp, #16]
    30fa:	f005 fda4 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_ILLEGAL_EPSR;
    30fe:	2023      	movs	r0, #35	; 0x23
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    3100:	4b0e      	ldr	r3, [pc, #56]	; (313c <usage_fault.constprop.0+0xe8>)
    3102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3104:	03db      	lsls	r3, r3, #15
    3106:	d50a      	bpl.n	311e <usage_fault.constprop.0+0xca>
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    3108:	4b12      	ldr	r3, [pc, #72]	; (3154 <usage_fault.constprop.0+0x100>)
    310a:	480b      	ldr	r0, [pc, #44]	; (3138 <usage_fault.constprop.0+0xe4>)
    310c:	9305      	str	r3, [sp, #20]
    310e:	aa04      	add	r2, sp, #16
    3110:	2302      	movs	r3, #2
    3112:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3116:	9304      	str	r3, [sp, #16]
    3118:	f005 fd95 	bl	8c46 <z_log_msg_static_create.constprop.0>
		reason = K_ERR_ARM_USAGE_UNDEFINED_INSTRUCTION;
    311c:	2024      	movs	r0, #36	; 0x24
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    311e:	4a07      	ldr	r2, [pc, #28]	; (313c <usage_fault.constprop.0+0xe8>)
    3120:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3122:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    3126:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    312a:	6293      	str	r3, [r2, #40]	; 0x28

	return reason;
}
    312c:	b006      	add	sp, #24
    312e:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_ARM_USAGE_GENERIC;
    3130:	201d      	movs	r0, #29
    3132:	e7a9      	b.n	3088 <usage_fault.constprop.0+0x34>
    3134:	0000a501 	.word	0x0000a501
    3138:	00009d78 	.word	0x00009d78
    313c:	e000ed00 	.word	0xe000ed00
    3140:	0000a519 	.word	0x0000a519
    3144:	0000a52c 	.word	0x0000a52c
    3148:	0000a546 	.word	0x0000a546
    314c:	0000a564 	.word	0x0000a564
    3150:	0000a589 	.word	0x0000a589
    3154:	0000a5a3 	.word	0x0000a5a3

00003158 <mem_manage_fault>:
{
    3158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    315c:	b086      	sub	sp, #24
    315e:	4681      	mov	r9, r0
    3160:	af00      	add	r7, sp, #0
    3162:	468a      	mov	sl, r1
    3164:	4690      	mov	r8, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    3166:	4b45      	ldr	r3, [pc, #276]	; (327c <mem_manage_fault+0x124>)
    3168:	4845      	ldr	r0, [pc, #276]	; (3280 <mem_manage_fault+0x128>)
    316a:	617b      	str	r3, [r7, #20]
    316c:	2402      	movs	r4, #2
    316e:	613c      	str	r4, [r7, #16]
    3170:	f107 0210 	add.w	r2, r7, #16
    3174:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3178:	f005 fd65 	bl	8c46 <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    317c:	4b41      	ldr	r3, [pc, #260]	; (3284 <mem_manage_fault+0x12c>)
    317e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3180:	06d8      	lsls	r0, r3, #27
    3182:	d545      	bpl.n	3210 <mem_manage_fault+0xb8>
		PR_FAULT_INFO("  Stacking error (context area might be"
    3184:	4b40      	ldr	r3, [pc, #256]	; (3288 <mem_manage_fault+0x130>)
    3186:	483e      	ldr	r0, [pc, #248]	; (3280 <mem_manage_fault+0x128>)
    3188:	e9c7 4304 	strd	r4, r3, [r7, #16]
    318c:	f107 0210 	add.w	r2, r7, #16
    3190:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		reason = K_ERR_ARM_MEM_STACKING;
    3194:	2411      	movs	r4, #17
		PR_FAULT_INFO("  Stacking error (context area might be"
    3196:	f005 fd56 	bl	8c46 <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    319a:	4b3a      	ldr	r3, [pc, #232]	; (3284 <mem_manage_fault+0x12c>)
    319c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    319e:	0719      	lsls	r1, r3, #28
    31a0:	d50b      	bpl.n	31ba <mem_manage_fault+0x62>
		PR_FAULT_INFO("  Unstacking error");
    31a2:	4b3a      	ldr	r3, [pc, #232]	; (328c <mem_manage_fault+0x134>)
    31a4:	617b      	str	r3, [r7, #20]
    31a6:	2302      	movs	r3, #2
    31a8:	4835      	ldr	r0, [pc, #212]	; (3280 <mem_manage_fault+0x128>)
    31aa:	613b      	str	r3, [r7, #16]
    31ac:	f107 0210 	add.w	r2, r7, #16
    31b0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		reason = K_ERR_ARM_MEM_UNSTACKING;
    31b4:	2412      	movs	r4, #18
		PR_FAULT_INFO("  Unstacking error");
    31b6:	f005 fd46 	bl	8c46 <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    31ba:	4d32      	ldr	r5, [pc, #200]	; (3284 <mem_manage_fault+0x12c>)
    31bc:	6aab      	ldr	r3, [r5, #40]	; 0x28
    31be:	079a      	lsls	r2, r3, #30
    31c0:	d528      	bpl.n	3214 <mem_manage_fault+0xbc>
		PR_FAULT_INFO("  Data Access Violation");
    31c2:	466c      	mov	r4, sp
    31c4:	4b32      	ldr	r3, [pc, #200]	; (3290 <mem_manage_fault+0x138>)
    31c6:	617b      	str	r3, [r7, #20]
    31c8:	2302      	movs	r3, #2
    31ca:	613b      	str	r3, [r7, #16]
    31cc:	482c      	ldr	r0, [pc, #176]	; (3280 <mem_manage_fault+0x128>)
    31ce:	f107 0210 	add.w	r2, r7, #16
    31d2:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    31d6:	f005 fd36 	bl	8c46 <z_log_msg_static_create.constprop.0>
		uint32_t temp = SCB->MMFAR;
    31da:	6b6e      	ldr	r6, [r5, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    31dc:	6aab      	ldr	r3, [r5, #40]	; 0x28
    31de:	061b      	lsls	r3, r3, #24
    31e0:	d549      	bpl.n	3276 <mem_manage_fault+0x11e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    31e2:	b088      	sub	sp, #32
    31e4:	466a      	mov	r2, sp
    31e6:	4b2b      	ldr	r3, [pc, #172]	; (3294 <mem_manage_fault+0x13c>)
    31e8:	4825      	ldr	r0, [pc, #148]	; (3280 <mem_manage_fault+0x128>)
    31ea:	e9c2 3605 	strd	r3, r6, [r2, #20]
    31ee:	2303      	movs	r3, #3
    31f0:	f842 3f10 	str.w	r3, [r2, #16]!
    31f4:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    31f8:	f005 fd25 	bl	8c46 <z_log_msg_static_create.constprop.0>
    31fc:	46a5      	mov	sp, r4
			if (from_hard_fault != 0) {
    31fe:	f1ba 0f00 	cmp.w	sl, #0
    3202:	d003      	beq.n	320c <mem_manage_fault+0xb4>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    3204:	6aab      	ldr	r3, [r5, #40]	; 0x28
    3206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    320a:	62ab      	str	r3, [r5, #40]	; 0x28
		reason = K_ERR_ARM_MEM_DATA_ACCESS;
    320c:	2413      	movs	r4, #19
    320e:	e003      	b.n	3218 <mem_manage_fault+0xc0>
	uint32_t reason = K_ERR_ARM_MEM_GENERIC;
    3210:	2410      	movs	r4, #16
    3212:	e7c2      	b.n	319a <mem_manage_fault+0x42>
	uint32_t mmfar = -EINVAL;
    3214:	f06f 0615 	mvn.w	r6, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    3218:	4b1a      	ldr	r3, [pc, #104]	; (3284 <mem_manage_fault+0x12c>)
    321a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    321c:	07d8      	lsls	r0, r3, #31
    321e:	d50b      	bpl.n	3238 <mem_manage_fault+0xe0>
		PR_FAULT_INFO("  Instruction Access Violation");
    3220:	4b1d      	ldr	r3, [pc, #116]	; (3298 <mem_manage_fault+0x140>)
    3222:	617b      	str	r3, [r7, #20]
    3224:	2302      	movs	r3, #2
    3226:	4816      	ldr	r0, [pc, #88]	; (3280 <mem_manage_fault+0x128>)
    3228:	613b      	str	r3, [r7, #16]
    322a:	f107 0210 	add.w	r2, r7, #16
    322e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		reason = K_ERR_ARM_MEM_INSTRUCTION_ACCESS;
    3232:	2414      	movs	r4, #20
		PR_FAULT_INFO("  Instruction Access Violation");
    3234:	f005 fd07 	bl	8c46 <z_log_msg_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3238:	4b12      	ldr	r3, [pc, #72]	; (3284 <mem_manage_fault+0x12c>)
    323a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    323c:	06d1      	lsls	r1, r2, #27
    323e:	d402      	bmi.n	3246 <mem_manage_fault+0xee>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    3240:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3242:	0792      	lsls	r2, r2, #30
    3244:	d50a      	bpl.n	325c <mem_manage_fault+0x104>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    3246:	685b      	ldr	r3, [r3, #4]
    3248:	051b      	lsls	r3, r3, #20
    324a:	d507      	bpl.n	325c <mem_manage_fault+0x104>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    324c:	4649      	mov	r1, r9
    324e:	4630      	mov	r0, r6
    3250:	f7ff fe0e 	bl	2e70 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    3254:	b110      	cbz	r0, 325c <mem_manage_fault+0x104>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    3256:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    325a:	2402      	movs	r4, #2
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    325c:	4a09      	ldr	r2, [pc, #36]	; (3284 <mem_manage_fault+0x12c>)
    325e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3260:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    3264:	6293      	str	r3, [r2, #40]	; 0x28
}
    3266:	4620      	mov	r0, r4
	*recoverable = memory_fault_recoverable(esf, true);
    3268:	2300      	movs	r3, #0
}
    326a:	3718      	adds	r7, #24
	*recoverable = memory_fault_recoverable(esf, true);
    326c:	f888 3000 	strb.w	r3, [r8]
}
    3270:	46bd      	mov	sp, r7
    3272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32_t mmfar = -EINVAL;
    3276:	f06f 0615 	mvn.w	r6, #21
    327a:	e7c7      	b.n	320c <mem_manage_fault+0xb4>
    327c:	0000a5ce 	.word	0x0000a5ce
    3280:	00009d78 	.word	0x00009d78
    3284:	e000ed00 	.word	0xe000ed00
    3288:	0000a5e4 	.word	0x0000a5e4
    328c:	0000a48d 	.word	0x0000a48d
    3290:	0000a617 	.word	0x0000a617
    3294:	0000a62f 	.word	0x0000a62f
    3298:	0000a645 	.word	0x0000a645

0000329c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    329c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    32a0:	4b77      	ldr	r3, [pc, #476]	; (3480 <z_arm_fault+0x1e4>)
{
    32a2:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    32a4:	f8d3 8004 	ldr.w	r8, [r3, #4]
{
    32a8:	af00      	add	r7, sp, #0
    32aa:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    32ac:	f3c8 0408 	ubfx	r4, r8, #0, #9
    32b0:	2600      	movs	r6, #0
    32b2:	f386 8811 	msr	BASEPRI, r6
    32b6:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    32ba:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    32be:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    32c2:	d10e      	bne.n	32e2 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    32c4:	f002 030c 	and.w	r3, r2, #12
    32c8:	2b08      	cmp	r3, #8
    32ca:	d119      	bne.n	3300 <z_arm_fault+0x64>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    32cc:	4b6d      	ldr	r3, [pc, #436]	; (3484 <z_arm_fault+0x1e8>)
    32ce:	61fb      	str	r3, [r7, #28]
    32d0:	2302      	movs	r3, #2
    32d2:	486d      	ldr	r0, [pc, #436]	; (3488 <z_arm_fault+0x1ec>)
    32d4:	61bb      	str	r3, [r7, #24]
    32d6:	f107 0218 	add.w	r2, r7, #24
    32da:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    32de:	f005 fcb2 	bl	8c46 <z_log_msg_static_create.constprop.0>
	*nested_exc = false;
    32e2:	2600      	movs	r6, #0
		return NULL;
    32e4:	4635      	mov	r5, r6
	*recoverable = false;
    32e6:	2300      	movs	r3, #0
    32e8:	71fb      	strb	r3, [r7, #7]
	switch (fault) {
    32ea:	1ee3      	subs	r3, r4, #3
    32ec:	2b09      	cmp	r3, #9
    32ee:	f200 80a6 	bhi.w	343e <z_arm_fault+0x1a2>
    32f2:	e8df f003 	tbb	[pc, r3]
    32f6:	990a      	.short	0x990a
    32f8:	a4a4959c 	.word	0xa4a4959c
    32fc:	9fa4a4a4 	.word	0x9fa4a4a4
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    3300:	0710      	lsls	r0, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    3302:	bf4c      	ite	mi
    3304:	460d      	movmi	r5, r1
			*nested_exc = true;
    3306:	2601      	movpl	r6, #1
    3308:	e7ed      	b.n	32e6 <z_arm_fault+0x4a>
	PR_FAULT_INFO("***** HARD FAULT *****");
    330a:	46e9      	mov	r9, sp
    330c:	4b5f      	ldr	r3, [pc, #380]	; (348c <z_arm_fault+0x1f0>)
    330e:	61fb      	str	r3, [r7, #28]
    3310:	f04f 0802 	mov.w	r8, #2
    3314:	f107 0218 	add.w	r2, r7, #24
    3318:	485b      	ldr	r0, [pc, #364]	; (3488 <z_arm_fault+0x1ec>)
    331a:	f8c7 8018 	str.w	r8, [r7, #24]
    331e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3322:	f005 fc90 	bl	8c46 <z_log_msg_static_create.constprop.0>
	*recoverable = false;
    3326:	2300      	movs	r3, #0
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    3328:	4c55      	ldr	r4, [pc, #340]	; (3480 <z_arm_fault+0x1e4>)
	*recoverable = false;
    332a:	71fb      	strb	r3, [r7, #7]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    332c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    332e:	079a      	lsls	r2, r3, #30
    3330:	d50b      	bpl.n	334a <z_arm_fault+0xae>
		PR_EXC("  Bus fault on vector table read");
    3332:	4b57      	ldr	r3, [pc, #348]	; (3490 <z_arm_fault+0x1f4>)
		PR_EXC("  Debug event");
    3334:	e9c7 8306 	strd	r8, r3, [r7, #24]
	PR_FAULT_INFO(
    3338:	4853      	ldr	r0, [pc, #332]	; (3488 <z_arm_fault+0x1ec>)
    333a:	f107 0218 	add.w	r2, r7, #24
    333e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3342:	f005 fc80 	bl	8c46 <z_log_msg_static_create.constprop.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    3346:	2400      	movs	r4, #0
    3348:	e041      	b.n	33ce <z_arm_fault+0x132>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    334a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    334c:	2b00      	cmp	r3, #0
    334e:	da01      	bge.n	3354 <z_arm_fault+0xb8>
		PR_EXC("  Debug event");
    3350:	4b50      	ldr	r3, [pc, #320]	; (3494 <z_arm_fault+0x1f8>)
    3352:	e7ef      	b.n	3334 <z_arm_fault+0x98>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    3354:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3356:	005b      	lsls	r3, r3, #1
    3358:	d5f5      	bpl.n	3346 <z_arm_fault+0xaa>
		PR_EXC("  Fault escalation (see below)");
    335a:	4b4f      	ldr	r3, [pc, #316]	; (3498 <z_arm_fault+0x1fc>)
    335c:	484a      	ldr	r0, [pc, #296]	; (3488 <z_arm_fault+0x1ec>)
    335e:	e9c7 8306 	strd	r8, r3, [r7, #24]
    3362:	f107 0218 	add.w	r2, r7, #24
    3366:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    336a:	f005 fc6c 	bl	8c46 <z_log_msg_static_create.constprop.0>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    336e:	6963      	ldr	r3, [r4, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    3370:	69aa      	ldr	r2, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
    3372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3376:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    3378:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    337c:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    3380:	6963      	ldr	r3, [r4, #20]
	uint16_t fault_insn = *(ret_addr - 1);
    3382:	f832 2c02 	ldrh.w	r2, [r2, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
    3386:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    338a:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
    338c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3390:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    3394:	f64d 7302 	movw	r3, #57090	; 0xdf02
    3398:	429a      	cmp	r2, r3
    339a:	d008      	beq.n	33ae <z_arm_fault+0x112>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
    339c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    339e:	b2db      	uxtb	r3, r3
    33a0:	b38b      	cbz	r3, 3406 <z_arm_fault+0x16a>
			reason = mem_manage_fault(esf, 1, recoverable);
    33a2:	1dfa      	adds	r2, r7, #7
    33a4:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    33a6:	4628      	mov	r0, r5
    33a8:	f7ff fed6 	bl	3158 <mem_manage_fault>
    33ac:	e03a      	b.n	3424 <z_arm_fault+0x188>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    33ae:	b088      	sub	sp, #32
    33b0:	682b      	ldr	r3, [r5, #0]
    33b2:	466a      	mov	r2, sp
    33b4:	4939      	ldr	r1, [pc, #228]	; (349c <z_arm_fault+0x200>)
    33b6:	4834      	ldr	r0, [pc, #208]	; (3488 <z_arm_fault+0x1ec>)
    33b8:	e9c2 1305 	strd	r1, r3, [r2, #20]
    33bc:	2303      	movs	r3, #3
    33be:	f842 3f10 	str.w	r3, [r2, #16]!
    33c2:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    33c6:	f005 fc3e 	bl	8c46 <z_log_msg_static_create.constprop.0>
			reason = esf->basic.r0;
    33ca:	682c      	ldr	r4, [r5, #0]
    33cc:	46cd      	mov	sp, r9
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    33ce:	79fb      	ldrb	r3, [r7, #7]
    33d0:	b9ab      	cbnz	r3, 33fe <z_arm_fault+0x162>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    33d2:	2220      	movs	r2, #32
    33d4:	4629      	mov	r1, r5
    33d6:	f107 0008 	add.w	r0, r7, #8
    33da:	f005 fc51 	bl	8c80 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    33de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    33e0:	2e00      	cmp	r6, #0
    33e2:	d047      	beq.n	3474 <z_arm_fault+0x1d8>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    33e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
    33e8:	b922      	cbnz	r2, 33f4 <z_arm_fault+0x158>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    33ea:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    33ee:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    33f2:	627b      	str	r3, [r7, #36]	; 0x24

	if (IS_ENABLED(CONFIG_SIMPLIFIED_EXCEPTION_CODES) && (reason >= K_ERR_ARCH_START)) {
		reason = K_ERR_CPU_EXCEPTION;
	}

	z_arm_fatal_error(reason, &esf_copy);
    33f4:	f107 0108 	add.w	r1, r7, #8
    33f8:	4620      	mov	r0, r4
    33fa:	f7ff fbf1 	bl	2be0 <z_arm_fatal_error>
}
    33fe:	372c      	adds	r7, #44	; 0x2c
    3400:	46bd      	mov	sp, r7
    3402:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
    3406:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3408:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
    340c:	d004      	beq.n	3418 <z_arm_fault+0x17c>
			reason = bus_fault(esf, 1, recoverable);
    340e:	1df9      	adds	r1, r7, #7
    3410:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    3412:	f7ff fd87 	bl	2f24 <bus_fault.constprop.0>
    3416:	e005      	b.n	3424 <z_arm_fault+0x188>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
    3418:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    341a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    341e:	d392      	bcc.n	3346 <z_arm_fault+0xaa>
			reason = usage_fault(esf);
    3420:	f7ff fe18 	bl	3054 <usage_fault.constprop.0>
    3424:	4604      	mov	r4, r0
    3426:	e7d2      	b.n	33ce <z_arm_fault+0x132>
		reason = mem_manage_fault(esf, 0, recoverable);
    3428:	1dfa      	adds	r2, r7, #7
    342a:	2100      	movs	r1, #0
    342c:	e7bb      	b.n	33a6 <z_arm_fault+0x10a>
		reason = bus_fault(esf, 0, recoverable);
    342e:	1df9      	adds	r1, r7, #7
    3430:	2000      	movs	r0, #0
    3432:	e7ee      	b.n	3412 <z_arm_fault+0x176>
	PR_FAULT_INFO(
    3434:	4b1a      	ldr	r3, [pc, #104]	; (34a0 <z_arm_fault+0x204>)
    3436:	61fb      	str	r3, [r7, #28]
    3438:	2302      	movs	r3, #2
    343a:	61bb      	str	r3, [r7, #24]
    343c:	e77c      	b.n	3338 <z_arm_fault+0x9c>
	PR_FAULT_INFO("***** %s %d) *****",
    343e:	4a19      	ldr	r2, [pc, #100]	; (34a4 <z_arm_fault+0x208>)
    3440:	4b19      	ldr	r3, [pc, #100]	; (34a8 <z_arm_fault+0x20c>)
    3442:	f418 7ff8 	tst.w	r8, #496	; 0x1f0
    3446:	46e8      	mov	r8, sp
    3448:	b08a      	sub	sp, #40	; 0x28
    344a:	bf18      	it	ne
    344c:	4613      	movne	r3, r2
    344e:	466a      	mov	r2, sp
    3450:	4916      	ldr	r1, [pc, #88]	; (34ac <z_arm_fault+0x210>)
    3452:	480d      	ldr	r0, [pc, #52]	; (3488 <z_arm_fault+0x1ec>)
    3454:	e9c2 1305 	strd	r1, r3, [r2, #20]
    3458:	f44f 7300 	mov.w	r3, #512	; 0x200
    345c:	8413      	strh	r3, [r2, #32]
    345e:	3c10      	subs	r4, #16
    3460:	4b13      	ldr	r3, [pc, #76]	; (34b0 <z_arm_fault+0x214>)
    3462:	61d4      	str	r4, [r2, #28]
    3464:	f44f 5111 	mov.w	r1, #9280	; 0x2440
    3468:	f842 3f10 	str.w	r3, [r2, #16]!
    346c:	f005 fbeb 	bl	8c46 <z_log_msg_static_create.constprop.0>
    3470:	46c5      	mov	sp, r8
}
    3472:	e768      	b.n	3346 <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    3474:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    3478:	f023 0301 	bic.w	r3, r3, #1
    347c:	e7b9      	b.n	33f2 <z_arm_fault+0x156>
    347e:	bf00      	nop
    3480:	e000ed00 	.word	0xe000ed00
    3484:	0000a692 	.word	0x0000a692
    3488:	00009d78 	.word	0x00009d78
    348c:	0000a6bd 	.word	0x0000a6bd
    3490:	0000a6d4 	.word	0x0000a6d4
    3494:	0000a6f5 	.word	0x0000a6f5
    3498:	0000a703 	.word	0x0000a703
    349c:	0000a722 	.word	0x0000a722
    34a0:	0000a73e 	.word	0x0000a73e
    34a4:	0000a679 	.word	0x0000a679
    34a8:	0000a664 	.word	0x0000a664
    34ac:	0000a762 	.word	0x0000a762
    34b0:	01000004 	.word	0x01000004

000034b4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    34b4:	4a02      	ldr	r2, [pc, #8]	; (34c0 <z_arm_fault_init+0xc>)
    34b6:	6953      	ldr	r3, [r2, #20]
    34b8:	f043 0310 	orr.w	r3, r3, #16
    34bc:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    34be:	4770      	bx	lr
    34c0:	e000ed00 	.word	0xe000ed00

000034c4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    34c4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    34c8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    34cc:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    34ce:	4672      	mov	r2, lr
	bl z_arm_fault
    34d0:	f7ff fee4 	bl	329c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    34d4:	bd01      	pop	{r0, pc}
    34d6:	bf00      	nop

000034d8 <z_arm_interrupt_init>:
    34d8:	4804      	ldr	r0, [pc, #16]	; (34ec <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    34da:	2300      	movs	r3, #0
    34dc:	2140      	movs	r1, #64	; 0x40
    34de:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    34e0:	3301      	adds	r3, #1
    34e2:	2b28      	cmp	r3, #40	; 0x28
    34e4:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    34e8:	d1f9      	bne.n	34de <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    34ea:	4770      	bx	lr
    34ec:	e000e100 	.word	0xe000e100

000034f0 <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    34f0:	2000      	movs	r0, #0
    msr CONTROL, r0
    34f2:	f380 8814 	msr	CONTROL, r0
    isb
    34f6:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    34fa:	f7fe fc49 	bl	1d90 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    34fe:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    3500:	490d      	ldr	r1, [pc, #52]	; (3538 <__start+0x48>)
    str r0, [r1]
    3502:	6008      	str	r0, [r1, #0]
    dsb
    3504:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    3508:	480c      	ldr	r0, [pc, #48]	; (353c <__start+0x4c>)
    msr msp, r0
    350a:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    350e:	f000 f82b 	bl	3568 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3512:	2040      	movs	r0, #64	; 0x40
    msr BASEPRI, r0
    3514:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    3518:	4809      	ldr	r0, [pc, #36]	; (3540 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    351a:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
    351e:	1840      	adds	r0, r0, r1
    msr PSP, r0
    3520:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    3524:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    3528:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    352a:	4308      	orrs	r0, r1
    msr CONTROL, r0
    352c:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    3530:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    3534:	f7ff fc16 	bl	2d64 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    3538:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    353c:	20002900 	.word	0x20002900
    ldr r0, =z_interrupt_stacks
    3540:	20001b80 	.word	0x20001b80

00003544 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    3544:	4907      	ldr	r1, [pc, #28]	; (3564 <z_arm_clear_arm_mpu_config+0x20>)
    3546:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    354a:	2300      	movs	r3, #0
	int num_regions =
    354c:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    3550:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    3552:	4293      	cmp	r3, r2
    3554:	db00      	blt.n	3558 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    3556:	4770      	bx	lr
  MPU->RNR = rnr;
    3558:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    355c:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    3560:	3301      	adds	r3, #1
    3562:	e7f6      	b.n	3552 <z_arm_clear_arm_mpu_config+0xe>
    3564:	e000ed00 	.word	0xe000ed00

00003568 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    3568:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    356a:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    356c:	2300      	movs	r3, #0
    356e:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    3572:	f7ff ffe7 	bl	3544 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    3576:	4b14      	ldr	r3, [pc, #80]	; (35c8 <z_arm_init_arch_hw_at_boot+0x60>)
    3578:	f04f 32ff 	mov.w	r2, #4294967295
    357c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    3580:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    3584:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    3588:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    358c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    3590:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    3594:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    3598:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    359c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    35a0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    35a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    35a8:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    35ac:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    35b0:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    35b4:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    35b8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    35bc:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    35be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    35c2:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    35c6:	bd08      	pop	{r3, pc}
    35c8:	e000e100 	.word	0xe000e100

000035cc <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    35cc:	4b08      	ldr	r3, [pc, #32]	; (35f0 <z_impl_k_thread_abort+0x24>)
    35ce:	689b      	ldr	r3, [r3, #8]
    35d0:	4283      	cmp	r3, r0
    35d2:	d10b      	bne.n	35ec <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    35d4:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    35d8:	b143      	cbz	r3, 35ec <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    35da:	4b06      	ldr	r3, [pc, #24]	; (35f4 <z_impl_k_thread_abort+0x28>)
    35dc:	685a      	ldr	r2, [r3, #4]
    35de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    35e2:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    35e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    35e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    35ea:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    35ec:	f004 b96e 	b.w	78cc <z_thread_abort>
    35f0:	20000c94 	.word	0x20000c94
    35f4:	e000ed00 	.word	0xe000ed00

000035f8 <z_arm_configure_static_mpu_regions>:
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    35f8:	4b02      	ldr	r3, [pc, #8]	; (3604 <z_arm_configure_static_mpu_regions+0xc>)
    35fa:	4a03      	ldr	r2, [pc, #12]	; (3608 <z_arm_configure_static_mpu_regions+0x10>)
    35fc:	4803      	ldr	r0, [pc, #12]	; (360c <z_arm_configure_static_mpu_regions+0x14>)
    35fe:	2101      	movs	r1, #1
    3600:	f000 b892 	b.w	3728 <arm_core_mpu_configure_static_mpu_regions>
    3604:	20008000 	.word	0x20008000
    3608:	20000000 	.word	0x20000000
    360c:	00009e50 	.word	0x00009e50

00003610 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    3610:	6e82      	ldr	r2, [r0, #104]	; 0x68
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    3612:	4b05      	ldr	r3, [pc, #20]	; (3628 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    3614:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
    3616:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    3618:	4a04      	ldr	r2, [pc, #16]	; (362c <z_arm_configure_dynamic_mpu_regions+0x1c>)
    361a:	2140      	movs	r1, #64	; 0x40
    361c:	e9c3 1201 	strd	r1, r2, [r3, #4]

	/* Configure the dynamic MPU regions */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    3620:	4618      	mov	r0, r3
    3622:	2101      	movs	r1, #1
    3624:	f000 b88a 	b.w	373c <arm_core_mpu_configure_dynamic_mpu_regions>
    3628:	200009d0 	.word	0x200009d0
    362c:	150b0000 	.word	0x150b0000

00003630 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    3630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    3634:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 36ec <mpu_configure_regions+0xbc>
    3638:	469c      	mov	ip, r3
    363a:	af00      	add	r7, sp, #0
	int i;
	int reg_index = start_reg_index;
    363c:	4615      	mov	r5, r2

	for (i = 0; i < regions_num; i++) {
    363e:	2300      	movs	r3, #0
    3640:	428b      	cmp	r3, r1
    3642:	da1a      	bge.n	367a <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
    3644:	6844      	ldr	r4, [r0, #4]
    3646:	2c00      	cmp	r4, #0
    3648:	d04d      	beq.n	36e6 <mpu_configure_regions+0xb6>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    364a:	f1bc 0f00 	cmp.w	ip, #0
    364e:	d01d      	beq.n	368c <mpu_configure_regions+0x5c>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    3650:	1e66      	subs	r6, r4, #1
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    3652:	4234      	tst	r4, r6
    3654:	d015      	beq.n	3682 <mpu_configure_regions+0x52>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    3656:	466c      	mov	r4, sp
    3658:	b088      	sub	sp, #32
    365a:	466a      	mov	r2, sp
    365c:	4924      	ldr	r1, [pc, #144]	; (36f0 <mpu_configure_regions+0xc0>)
    365e:	e9c2 1305 	strd	r1, r3, [r2, #20]
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    3662:	2303      	movs	r3, #3
    3664:	f842 3f10 	str.w	r3, [r2, #16]!
    3668:	4822      	ldr	r0, [pc, #136]	; (36f4 <mpu_configure_regions+0xc4>)
    366a:	2300      	movs	r3, #0
    366c:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    3670:	f7fe fe26 	bl	22c0 <z_impl_z_log_msg_static_create>
			return -EINVAL;
    3674:	f06f 0515 	mvn.w	r5, #21
    3678:	46a5      	mov	sp, r4
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    367a:	4628      	mov	r0, r5
    367c:	46bd      	mov	sp, r7
    367e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		&&
    3682:	2c1f      	cmp	r4, #31
    3684:	d9e7      	bls.n	3656 <mpu_configure_regions+0x26>
		((part->start & (part->size - 1U)) == 0U);
    3686:	6802      	ldr	r2, [r0, #0]
		&&
    3688:	4216      	tst	r6, r2
    368a:	d1e4      	bne.n	3656 <mpu_configure_regions+0x26>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    368c:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    368e:	6802      	ldr	r2, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    3690:	6886      	ldr	r6, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    3692:	fa5f f885 	uxtb.w	r8, r5
	if (size <= 32U) {
    3696:	d914      	bls.n	36c2 <mpu_configure_regions+0x92>
	if (size > (1UL << 31)) {
    3698:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    369c:	d813      	bhi.n	36c6 <mpu_configure_regions+0x96>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    369e:	3c01      	subs	r4, #1
    36a0:	fab4 f484 	clz	r4, r4
    36a4:	f1c4 041f 	rsb	r4, r4, #31
    36a8:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    36aa:	f1b8 0f07 	cmp.w	r8, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    36ae:	ea46 0604 	orr.w	r6, r6, r4
    36b2:	d90a      	bls.n	36ca <mpu_configure_regions+0x9a>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    36b4:	466c      	mov	r4, sp
    36b6:	b088      	sub	sp, #32
    36b8:	466a      	mov	r2, sp
    36ba:	4b0f      	ldr	r3, [pc, #60]	; (36f8 <mpu_configure_regions+0xc8>)
    36bc:	e9c2 3505 	strd	r3, r5, [r2, #20]
    36c0:	e7cf      	b.n	3662 <mpu_configure_regions+0x32>
		return REGION_32B;
    36c2:	2408      	movs	r4, #8
    36c4:	e7f1      	b.n	36aa <mpu_configure_regions+0x7a>
		return REGION_4G;
    36c6:	243e      	movs	r4, #62	; 0x3e
    36c8:	e7ef      	b.n	36aa <mpu_configure_regions+0x7a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    36ca:	f022 021f 	bic.w	r2, r2, #31
				| MPU_RBAR_VALID_Msk | index;
    36ce:	432a      	orrs	r2, r5
    36d0:	f042 0210 	orr.w	r2, r2, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    36d4:	f046 0601 	orr.w	r6, r6, #1
    36d8:	f8ce 5098 	str.w	r5, [lr, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    36dc:	f8ce 209c 	str.w	r2, [lr, #156]	; 0x9c
		reg_index++;
    36e0:	3501      	adds	r5, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    36e2:	f8ce 60a0 	str.w	r6, [lr, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    36e6:	3301      	adds	r3, #1
    36e8:	300c      	adds	r0, #12
    36ea:	e7a9      	b.n	3640 <mpu_configure_regions+0x10>
    36ec:	e000ed00 	.word	0xe000ed00
    36f0:	0000a779 	.word	0x0000a779
    36f4:	00009d68 	.word	0x00009d68
    36f8:	0000a79c 	.word	0x0000a79c

000036fc <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    36fc:	4b04      	ldr	r3, [pc, #16]	; (3710 <arm_core_mpu_enable+0x14>)
    36fe:	2205      	movs	r2, #5
    3700:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    3704:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3708:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    370c:	4770      	bx	lr
    370e:	bf00      	nop
    3710:	e000ed00 	.word	0xe000ed00

00003714 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    3714:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    3718:	4b02      	ldr	r3, [pc, #8]	; (3724 <arm_core_mpu_disable+0x10>)
    371a:	2200      	movs	r2, #0
    371c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    3720:	4770      	bx	lr
    3722:	bf00      	nop
    3724:	e000ed00 	.word	0xe000ed00

00003728 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    3728:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    372a:	4c03      	ldr	r4, [pc, #12]	; (3738 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    372c:	2301      	movs	r3, #1
    372e:	7822      	ldrb	r2, [r4, #0]
    3730:	f7ff ff7e 	bl	3630 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    3734:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    3736:	bd10      	pop	{r4, pc}
    3738:	20000d2c 	.word	0x20000d2c

0000373c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	*dynamic_regions, uint8_t regions_num)
{
    373c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    373e:	4a09      	ldr	r2, [pc, #36]	; (3764 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    3740:	2300      	movs	r3, #0
    3742:	7812      	ldrb	r2, [r2, #0]
    3744:	f7ff ff74 	bl	3630 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    3748:	f110 0f16 	cmn.w	r0, #22
    374c:	d003      	beq.n	3756 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
  MPU->RNR = rnr;
    374e:	4b06      	ldr	r3, [pc, #24]	; (3768 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)
  MPU->RASR = 0U;
    3750:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    3752:	2807      	cmp	r0, #7
    3754:	dd00      	ble.n	3758 <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    3756:	bd08      	pop	{r3, pc}
  MPU->RNR = rnr;
    3758:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
  MPU->RASR = 0U;
    375c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    3760:	3001      	adds	r0, #1
    3762:	e7f6      	b.n	3752 <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
    3764:	20000d2c 	.word	0x20000d2c
    3768:	e000ed00 	.word	0xe000ed00

0000376c <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    376c:	4914      	ldr	r1, [pc, #80]	; (37c0 <z_arm_mpu_init+0x54>)
    376e:	6808      	ldr	r0, [r1, #0]
    3770:	2808      	cmp	r0, #8
{
    3772:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    3774:	d821      	bhi.n	37ba <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    3776:	f7ff ffcd 	bl	3714 <arm_core_mpu_disable>
    377a:	4c12      	ldr	r4, [pc, #72]	; (37c4 <z_arm_mpu_init+0x58>)
    377c:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    377e:	2200      	movs	r2, #0
    3780:	4290      	cmp	r0, r2
    3782:	f101 010c 	add.w	r1, r1, #12
    3786:	d105      	bne.n	3794 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    3788:	4b0f      	ldr	r3, [pc, #60]	; (37c8 <z_arm_mpu_init+0x5c>)
    378a:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    378c:	f7ff ffb6 	bl	36fc <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    3790:	2000      	movs	r0, #0
}
    3792:	bd10      	pop	{r4, pc}
    3794:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3798:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    379c:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    37a0:	4313      	orrs	r3, r2
    37a2:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    37a6:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    37aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
    37ae:	f043 0301 	orr.w	r3, r3, #1
    37b2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    37b6:	3201      	adds	r2, #1
    37b8:	e7e2      	b.n	3780 <z_arm_mpu_init+0x14>
		return -1;
    37ba:	f04f 30ff 	mov.w	r0, #4294967295
    37be:	e7e8      	b.n	3792 <z_arm_mpu_init+0x26>
    37c0:	00009e5c 	.word	0x00009e5c
    37c4:	e000ed00 	.word	0xe000ed00
    37c8:	20000d2c 	.word	0x20000d2c

000037cc <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
    37cc:	4b01      	ldr	r3, [pc, #4]	; (37d4 <__stdout_hook_install+0x8>)
    37ce:	6018      	str	r0, [r3, #0]
}
    37d0:	4770      	bx	lr
    37d2:	bf00      	nop
    37d4:	2000003c 	.word	0x2000003c

000037d8 <sys_arch_reboot>:
    }
    else
    {
        p_gpregret = &((volatile uint32_t *)&p_reg->GPREGRET)[0];
    }
    *p_gpregret = val;
    37d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    37dc:	b2c0      	uxtb	r0, r0
    37de:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    37e2:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    37e6:	4905      	ldr	r1, [pc, #20]	; (37fc <sys_arch_reboot+0x24>)
    37e8:	4b05      	ldr	r3, [pc, #20]	; (3800 <sys_arch_reboot+0x28>)
    37ea:	68ca      	ldr	r2, [r1, #12]
    37ec:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    37f0:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    37f2:	60cb      	str	r3, [r1, #12]
    37f4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    37f8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    37fa:	e7fd      	b.n	37f8 <sys_arch_reboot+0x20>
    37fc:	e000ed00 	.word	0xe000ed00
    3800:	05fa0004 	.word	0x05fa0004

00003804 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    3804:	b120      	cbz	r0, 3810 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    3806:	4b03      	ldr	r3, [pc, #12]	; (3814 <arch_busy_wait+0x10>)
    3808:	0180      	lsls	r0, r0, #6
    380a:	f043 0301 	orr.w	r3, r3, #1
    380e:	4718      	bx	r3
}

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    3810:	4770      	bx	lr
    3812:	bf00      	nop
    3814:	00009dd0 	.word	0x00009dd0

00003818 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    3818:	4b08      	ldr	r3, [pc, #32]	; (383c <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    381a:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    381c:	1ac3      	subs	r3, r0, r3
{
    381e:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    3820:	4907      	ldr	r1, [pc, #28]	; (3840 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    3822:	109b      	asrs	r3, r3, #2
{
    3824:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    3826:	4359      	muls	r1, r3
    3828:	4806      	ldr	r0, [pc, #24]	; (3844 <onoff_stop+0x2c>)
    382a:	2240      	movs	r2, #64	; 0x40
    382c:	f005 fa7b 	bl	8d26 <stop>
	notify(mgr, res);
    3830:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    3832:	4601      	mov	r1, r0
	notify(mgr, res);
    3834:	4620      	mov	r0, r4
}
    3836:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    383a:	4718      	bx	r3
    383c:	200009f0 	.word	0x200009f0
    3840:	b6db6db7 	.word	0xb6db6db7
    3844:	00009b44 	.word	0x00009b44

00003848 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    3848:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    384a:	4c0c      	ldr	r4, [pc, #48]	; (387c <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    384c:	4a0c      	ldr	r2, [pc, #48]	; (3880 <onoff_start+0x38>)
    384e:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    3850:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    3852:	9300      	str	r3, [sp, #0]
{
    3854:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    3856:	460b      	mov	r3, r1
    3858:	490a      	ldr	r1, [pc, #40]	; (3884 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    385a:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    385c:	4361      	muls	r1, r4
{
    385e:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    3860:	4809      	ldr	r0, [pc, #36]	; (3888 <onoff_start+0x40>)
    3862:	f005 fa8c 	bl	8d7e <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    3866:	1e01      	subs	r1, r0, #0
    3868:	da05      	bge.n	3876 <onoff_start+0x2e>
		notify(mgr, err);
    386a:	4630      	mov	r0, r6
    386c:	462b      	mov	r3, r5
	}
}
    386e:	b002      	add	sp, #8
    3870:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    3874:	4718      	bx	r3
}
    3876:	b002      	add	sp, #8
    3878:	bd70      	pop	{r4, r5, r6, pc}
    387a:	bf00      	nop
    387c:	200009f0 	.word	0x200009f0
    3880:	00008de9 	.word	0x00008de9
    3884:	b6db6db7 	.word	0xb6db6db7
    3888:	00009b44 	.word	0x00009b44

0000388c <generic_hfclk_stop>:
{
    388c:	b510      	push	{r4, lr}
	__asm__ volatile(
    388e:	f04f 0340 	mov.w	r3, #64	; 0x40
    3892:	f3ef 8411 	mrs	r4, BASEPRI
    3896:	f383 8812 	msr	BASEPRI_MAX, r3
    389a:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
    389e:	4a07      	ldr	r2, [pc, #28]	; (38bc <generic_hfclk_stop+0x30>)
    38a0:	6813      	ldr	r3, [r2, #0]
    38a2:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
    38a6:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
    38a8:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
    38aa:	d402      	bmi.n	38b2 <generic_hfclk_stop+0x26>
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    38ac:	2001      	movs	r0, #1
    38ae:	f005 fcde 	bl	926e <nrfx_clock_stop>
	__asm__ volatile(
    38b2:	f384 8811 	msr	BASEPRI, r4
    38b6:	f3bf 8f6f 	isb	sy
}
    38ba:	bd10      	pop	{r4, pc}
    38bc:	20000a40 	.word	0x20000a40

000038c0 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    38c0:	2200      	movs	r2, #0
{
    38c2:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    38c4:	2101      	movs	r1, #1
{
    38c6:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    38c8:	4610      	mov	r0, r2
    38ca:	f7ff fa1f 	bl	2d0c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    38ce:	4811      	ldr	r0, [pc, #68]	; (3914 <clk_init+0x54>)
    38d0:	f002 f948 	bl	5b64 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    38d4:	4b10      	ldr	r3, [pc, #64]	; (3918 <clk_init+0x58>)
    38d6:	4298      	cmp	r0, r3
    38d8:	d118      	bne.n	390c <clk_init+0x4c>
	hfclkaudio_init();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_DRIVER_CALIBRATION)) {
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
    38da:	6920      	ldr	r0, [r4, #16]
    38dc:	f000 f9a0 	bl	3c20 <z_nrf_clock_calibration_init>
	}

	nrfx_clock_enable();
    38e0:	f005 fc80 	bl	91e4 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    38e4:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    38e6:	490d      	ldr	r1, [pc, #52]	; (391c <clk_init+0x5c>)
    38e8:	4630      	mov	r0, r6
    38ea:	f004 fd81 	bl	83f0 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    38ee:	2800      	cmp	r0, #0
    38f0:	db0b      	blt.n	390a <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    38f2:	2501      	movs	r5, #1
    38f4:	6435      	str	r5, [r6, #64]	; 0x40
	struct nrf_clock_control_data *data = dev->data;
    38f6:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    38f8:	4908      	ldr	r1, [pc, #32]	; (391c <clk_init+0x5c>)
    38fa:	f104 001c 	add.w	r0, r4, #28
    38fe:	f004 fd77 	bl	83f0 <onoff_manager_init>
		if (err < 0) {
    3902:	2800      	cmp	r0, #0
    3904:	db01      	blt.n	390a <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    3906:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    3908:	2000      	movs	r0, #0
}
    390a:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    390c:	f06f 0004 	mvn.w	r0, #4
    3910:	e7fb      	b.n	390a <clk_init+0x4a>
    3912:	bf00      	nop
    3914:	00003955 	.word	0x00003955
    3918:	0bad0000 	.word	0x0bad0000
    391c:	00009e7c 	.word	0x00009e7c

00003920 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    3920:	b570      	push	{r4, r5, r6, lr}
    3922:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    3924:	230c      	movs	r3, #12
    3926:	4809      	ldr	r0, [pc, #36]	; (394c <clkstarted_handle.constprop.0+0x2c>)
    3928:	434b      	muls	r3, r1
    392a:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    392c:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    3930:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    3932:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    3934:	4418      	add	r0, r3
	sub_data->cb = NULL;
    3936:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    3938:	f005 f9e2 	bl	8d00 <set_on_state>
	if (callback) {
    393c:	b12d      	cbz	r5, 394a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    393e:	4632      	mov	r2, r6
    3940:	462b      	mov	r3, r5
    3942:	4803      	ldr	r0, [pc, #12]	; (3950 <clkstarted_handle.constprop.0+0x30>)
}
    3944:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    3948:	4718      	bx	r3
}
    394a:	bd70      	pop	{r4, r5, r6, pc}
    394c:	200009f0 	.word	0x200009f0
    3950:	00009b44 	.word	0x00009b44

00003954 <clock_event_handler>:
	switch (event) {
    3954:	2801      	cmp	r0, #1
{
    3956:	b510      	push	{r4, lr}
    3958:	4604      	mov	r4, r0
	switch (event) {
    395a:	d00a      	beq.n	3972 <clock_event_handler+0x1e>
    395c:	2803      	cmp	r0, #3
    395e:	d00c      	beq.n	397a <clock_event_handler+0x26>
    3960:	b978      	cbnz	r0, 3982 <clock_event_handler+0x2e>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    3962:	4b08      	ldr	r3, [pc, #32]	; (3984 <clock_event_handler+0x30>)
    3964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    3966:	075b      	lsls	r3, r3, #29
    3968:	d10b      	bne.n	3982 <clock_event_handler+0x2e>
}
    396a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    396e:	f7ff bfd7 	b.w	3920 <clkstarted_handle.constprop.0>
			z_nrf_clock_calibration_lfclk_started();
    3972:	f000 f963 	bl	3c3c <z_nrf_clock_calibration_lfclk_started>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    3976:	4620      	mov	r0, r4
    3978:	e7f7      	b.n	396a <clock_event_handler+0x16>
}
    397a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			z_nrf_clock_calibration_done_handler();
    397e:	f000 b96b 	b.w	3c58 <z_nrf_clock_calibration_done_handler>
}
    3982:	bd10      	pop	{r4, pc}
    3984:	200009f0 	.word	0x200009f0

00003988 <generic_hfclk_start>:
{
    3988:	b508      	push	{r3, lr}
	__asm__ volatile(
    398a:	f04f 0340 	mov.w	r3, #64	; 0x40
    398e:	f3ef 8111 	mrs	r1, BASEPRI
    3992:	f383 8812 	msr	BASEPRI_MAX, r3
    3996:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    399a:	4a12      	ldr	r2, [pc, #72]	; (39e4 <generic_hfclk_start+0x5c>)
    399c:	6813      	ldr	r3, [r2, #0]
    399e:	f043 0002 	orr.w	r0, r3, #2
    39a2:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    39a4:	07da      	lsls	r2, r3, #31
    39a6:	d408      	bmi.n	39ba <generic_hfclk_start+0x32>
	__asm__ volatile(
    39a8:	f381 8811 	msr	BASEPRI, r1
    39ac:	f3bf 8f6f 	isb	sy
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    39b0:	2001      	movs	r0, #1
}
    39b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    39b6:	f005 bc22 	b.w	91fe <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    39ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39be:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    39c2:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    39c6:	07d3      	lsls	r3, r2, #31
    39c8:	d5ee      	bpl.n	39a8 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    39ca:	4807      	ldr	r0, [pc, #28]	; (39e8 <generic_hfclk_start+0x60>)
    39cc:	f005 f998 	bl	8d00 <set_on_state>
    39d0:	f381 8811 	msr	BASEPRI, r1
    39d4:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    39d8:	2000      	movs	r0, #0
}
    39da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    39de:	f7ff bf9f 	b.w	3920 <clkstarted_handle.constprop.0>
    39e2:	bf00      	nop
    39e4:	20000a40 	.word	0x20000a40
    39e8:	20000a30 	.word	0x20000a30

000039ec <api_blocking_start>:
{
    39ec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    39ee:	2200      	movs	r2, #0
    39f0:	2301      	movs	r3, #1
    39f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    39f6:	ab04      	add	r3, sp, #16
    39f8:	e9cd 3304 	strd	r3, r3, [sp, #16]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    39fc:	4a09      	ldr	r2, [pc, #36]	; (3a24 <api_blocking_start+0x38>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    39fe:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3a02:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3a04:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3a08:	f005 f9e7 	bl	8dda <api_start>
	if (err < 0) {
    3a0c:	2800      	cmp	r0, #0
    3a0e:	db05      	blt.n	3a1c <api_blocking_start+0x30>
	return z_impl_k_sem_take(sem, timeout);
    3a10:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    3a14:	2300      	movs	r3, #0
    3a16:	4668      	mov	r0, sp
    3a18:	f003 faf8 	bl	700c <z_impl_k_sem_take>
}
    3a1c:	b007      	add	sp, #28
    3a1e:	f85d fb04 	ldr.w	pc, [sp], #4
    3a22:	bf00      	nop
    3a24:	00008e01 	.word	0x00008e01

00003a28 <z_nrf_clock_control_get_onoff>:
}
    3a28:	4a02      	ldr	r2, [pc, #8]	; (3a34 <z_nrf_clock_control_get_onoff+0xc>)
	return &data->mgr[type];
    3a2a:	b2c3      	uxtb	r3, r0
}
    3a2c:	201c      	movs	r0, #28
    3a2e:	fb03 2000 	mla	r0, r3, r0, r2
    3a32:	4770      	bx	lr
    3a34:	200009f0 	.word	0x200009f0

00003a38 <z_nrf_clock_control_lf_on>:
{
    3a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    3a3a:	4928      	ldr	r1, [pc, #160]	; (3adc <z_nrf_clock_control_lf_on+0xa4>)
    3a3c:	f3bf 8f5b 	dmb	ish
    3a40:	4606      	mov	r6, r0
    3a42:	2201      	movs	r2, #1
    3a44:	e851 3f00 	ldrex	r3, [r1]
    3a48:	e841 2000 	strex	r0, r2, [r1]
    3a4c:	2800      	cmp	r0, #0
    3a4e:	d1f9      	bne.n	3a44 <z_nrf_clock_control_lf_on+0xc>
    3a50:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    3a54:	b933      	cbnz	r3, 3a64 <z_nrf_clock_control_lf_on+0x2c>
	*notify = (struct sys_notify){
    3a56:	4922      	ldr	r1, [pc, #136]	; (3ae0 <z_nrf_clock_control_lf_on+0xa8>)
		err = onoff_request(mgr, &cli);
    3a58:	4822      	ldr	r0, [pc, #136]	; (3ae4 <z_nrf_clock_control_lf_on+0xac>)
    3a5a:	604b      	str	r3, [r1, #4]
    3a5c:	60cb      	str	r3, [r1, #12]
    3a5e:	608a      	str	r2, [r1, #8]
    3a60:	f004 fcd9 	bl	8416 <onoff_request>
	switch (start_mode) {
    3a64:	1e73      	subs	r3, r6, #1
    3a66:	2b01      	cmp	r3, #1
    3a68:	d81d      	bhi.n	3aa6 <z_nrf_clock_control_lf_on+0x6e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3a6a:	f005 fcd9 	bl	9420 <k_is_in_isr>
    3a6e:	4604      	mov	r4, r0
    3a70:	b9d0      	cbnz	r0, 3aa8 <z_nrf_clock_control_lf_on+0x70>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    3a72:	4b1d      	ldr	r3, [pc, #116]	; (3ae8 <z_nrf_clock_control_lf_on+0xb0>)
    3a74:	781b      	ldrb	r3, [r3, #0]
    3a76:	b1bb      	cbz	r3, 3aa8 <z_nrf_clock_control_lf_on+0x70>
    p_reg->INTENCLR = mask;
    3a78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3a7c:	2202      	movs	r2, #2
    3a7e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    3a82:	4605      	mov	r5, r0
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3a84:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
    3a88:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3a8c:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
    3a90:	03d2      	lsls	r2, r2, #15
    3a92:	d513      	bpl.n	3abc <z_nrf_clock_control_lf_on+0x84>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    3a94:	079b      	lsls	r3, r3, #30
    3a96:	d001      	beq.n	3a9c <z_nrf_clock_control_lf_on+0x64>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    3a98:	2e01      	cmp	r6, #1
    3a9a:	d10f      	bne.n	3abc <z_nrf_clock_control_lf_on+0x84>
	if (isr_mode) {
    3a9c:	b1c4      	cbz	r4, 3ad0 <z_nrf_clock_control_lf_on+0x98>
    3a9e:	f385 8811 	msr	BASEPRI, r5
    3aa2:	f3bf 8f6f 	isb	sy
}
    3aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	__asm__ volatile(
    3aa8:	f04f 0340 	mov.w	r3, #64	; 0x40
    3aac:	f3ef 8511 	mrs	r5, BASEPRI
    3ab0:	f383 8812 	msr	BASEPRI_MAX, r3
    3ab4:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3ab8:	2401      	movs	r4, #1
    3aba:	e7e3      	b.n	3a84 <z_nrf_clock_control_lf_on+0x4c>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    3abc:	b11c      	cbz	r4, 3ac6 <z_nrf_clock_control_lf_on+0x8e>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    3abe:	4628      	mov	r0, r5
    3ac0:	f7ff f882 	bl	2bc8 <arch_cpu_atomic_idle>
}
    3ac4:	e7e0      	b.n	3a88 <z_nrf_clock_control_lf_on+0x50>
	return z_impl_k_sleep(timeout);
    3ac6:	2100      	movs	r1, #0
    3ac8:	2021      	movs	r0, #33	; 0x21
    3aca:	f003 fedf 	bl	788c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3ace:	e7db      	b.n	3a88 <z_nrf_clock_control_lf_on+0x50>
    p_reg->INTENSET = mask;
    3ad0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3ad4:	2202      	movs	r2, #2
    3ad6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    3ada:	e7e4      	b.n	3aa6 <z_nrf_clock_control_lf_on+0x6e>
    3adc:	200009ec 	.word	0x200009ec
    3ae0:	200009dc 	.word	0x200009dc
    3ae4:	20000a0c 	.word	0x20000a0c
    3ae8:	200013ec 	.word	0x200013ec

00003aec <start_cal_process>:
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3aec:	4b0d      	ldr	r3, [pc, #52]	; (3b24 <start_cal_process+0x38>)
    3aee:	f3bf 8f5b 	dmb	ish
    3af2:	2201      	movs	r2, #1
    3af4:	e853 1f00 	ldrex	r1, [r3]
    3af8:	2900      	cmp	r1, #0
    3afa:	d103      	bne.n	3b04 <start_cal_process+0x18>
    3afc:	e843 2000 	strex	r0, r2, [r3]
    3b00:	2800      	cmp	r0, #0
    3b02:	d1f7      	bne.n	3af4 <start_cal_process+0x8>
    3b04:	f3bf 8f5b 	dmb	ish
	cal_process_in_progress = 0;
}

static void start_cal_process(void)
{
	if (atomic_cas(&cal_process_in_progress, 0, 1) == false) {
    3b08:	d10a      	bne.n	3b20 <start_cal_process+0x34>
					      sys_notify_generic_callback handler)
{
	__ASSERT_NO_MSG(notify != NULL);
	__ASSERT_NO_MSG(handler != NULL);

	*notify = (struct sys_notify){
    3b0a:	4907      	ldr	r1, [pc, #28]	; (3b28 <start_cal_process+0x3c>)
    3b0c:	2300      	movs	r3, #0
    3b0e:	60cb      	str	r3, [r1, #12]
    3b10:	4b06      	ldr	r3, [pc, #24]	; (3b2c <start_cal_process+0x40>)
    3b12:	604b      	str	r3, [r1, #4]
    3b14:	2303      	movs	r3, #3
    3b16:	608b      	str	r3, [r1, #8]
	err = onoff_request(mgr, cli);
    3b18:	4b05      	ldr	r3, [pc, #20]	; (3b30 <start_cal_process+0x44>)
    3b1a:	6818      	ldr	r0, [r3, #0]
    3b1c:	f004 bc7b 	b.w	8416 <onoff_request>
		 * will be released at the end of calibration process and
		 * stopped in consequence.
		 */
		lf_request();
	}
}
    3b20:	4770      	bx	lr
    3b22:	bf00      	nop
    3b24:	20000a60 	.word	0x20000a60
    3b28:	20000a48 	.word	0x20000a48
    3b2c:	00003bf5 	.word	0x00003bf5
    3b30:	20000a44 	.word	0x20000a44

00003b34 <start_cycle>:
{
    3b34:	b507      	push	{r0, r1, r2, lr}
	z_impl_k_timer_start(timer, duration, period);
    3b36:	2200      	movs	r2, #0
    3b38:	2300      	movs	r3, #0
    3b3a:	e9cd 2300 	strd	r2, r3, [sp]
    3b3e:	4808      	ldr	r0, [pc, #32]	; (3b60 <start_cycle+0x2c>)
    3b40:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    3b44:	2300      	movs	r3, #0
    3b46:	f004 f8ff 	bl	7d48 <z_impl_k_timer_start>
	clk_release(&mgrs[CLOCK_CONTROL_NRF_TYPE_HFCLK]);
    3b4a:	4b06      	ldr	r3, [pc, #24]	; (3b64 <start_cycle+0x30>)
	err = onoff_release(mgr);
    3b4c:	6818      	ldr	r0, [r3, #0]
    3b4e:	f004 fcba 	bl	84c6 <onoff_release>
	cal_process_in_progress = 0;
    3b52:	4b05      	ldr	r3, [pc, #20]	; (3b68 <start_cycle+0x34>)
    3b54:	2200      	movs	r2, #0
    3b56:	601a      	str	r2, [r3, #0]
}
    3b58:	b003      	add	sp, #12
    3b5a:	f85d fb04 	ldr.w	pc, [sp], #4
    3b5e:	bf00      	nop
    3b60:	200001c0 	.word	0x200001c0
    3b64:	20000a44 	.word	0x20000a44
    3b68:	20000a60 	.word	0x20000a60

00003b6c <measure_temperature>:
/* Function determines if calibration should be performed based on temperature
 * measurement. Function is called from system work queue context. It is
 * reading temperature from TEMP sensor and compares with last measurement.
 */
static void measure_temperature(struct k_work *work)
{
    3b6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
static inline int z_impl_sensor_sample_fetch(const struct device *dev)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->sample_fetch(dev, SENSOR_CHAN_ALL);
    3b6e:	4e1c      	ldr	r6, [pc, #112]	; (3be0 <measure_temperature+0x74>)
    3b70:	4c1c      	ldr	r4, [pc, #112]	; (3be4 <measure_temperature+0x78>)
    3b72:	68b7      	ldr	r7, [r6, #8]
    3b74:	4d1c      	ldr	r5, [pc, #112]	; (3be8 <measure_temperature+0x7c>)
    3b76:	68fb      	ldr	r3, [r7, #12]
    3b78:	2139      	movs	r1, #57	; 0x39
    3b7a:	4630      	mov	r0, r6
    3b7c:	4798      	blx	r3
	if (rc == 0) {
    3b7e:	b140      	cbz	r0, 3b92 <measure_temperature+0x26>

	rc = get_temperature(&temperature);

	if (rc != 0) {
		/* Temperature read failed, force calibration. */
		calib_skip_cnt = 0;
    3b80:	2300      	movs	r3, #0
    3b82:	7023      	strb	r3, [r4, #0]
		diff = abs(temperature - prev_temperature);
	}

	if ((calib_skip_cnt == 0) ||
		(diff >= CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_TEMP_DIFF)) {
		prev_temperature = temperature;
    3b84:	802b      	strh	r3, [r5, #0]
	nrfx_clock_calibration_start();
    3b86:	f001 ffff 	bl	5b88 <nrfx_clock_calibration_start>
	calib_skip_cnt = CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_MAX_SKIP;
    3b8a:	2301      	movs	r3, #1
    3b8c:	7023      	strb	r3, [r4, #0]
		start_cycle();
	}

	LOG_DBG("Calibration %s. Temperature diff: %d (in 0.25'C units).",
			started ? "started" : "skipped", diff);
}
    3b8e:	b003      	add	sp, #12
    3b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
					    struct sensor_value *val)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->channel_get(dev, chan, val);
    3b92:	210c      	movs	r1, #12
    3b94:	693b      	ldr	r3, [r7, #16]
    3b96:	466a      	mov	r2, sp
    3b98:	4630      	mov	r0, r6
    3b9a:	4798      	blx	r3
	if (rc == 0) {
    3b9c:	2800      	cmp	r0, #0
    3b9e:	d1ef      	bne.n	3b80 <measure_temperature+0x14>
	return (int16_t)(4 * val->val1 + val->val2 / 250000);
    3ba0:	4a12      	ldr	r2, [pc, #72]	; (3bec <measure_temperature+0x80>)
    3ba2:	9b01      	ldr	r3, [sp, #4]
    3ba4:	fb93 f3f2 	sdiv	r3, r3, r2
    3ba8:	9a00      	ldr	r2, [sp, #0]
	if ((calib_skip_cnt == 0) ||
    3baa:	7821      	ldrb	r1, [r4, #0]
	return (int16_t)(4 * val->val1 + val->val2 / 250000);
    3bac:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    3bb0:	b21b      	sxth	r3, r3
		diff = abs(temperature - prev_temperature);
    3bb2:	f9b5 2000 	ldrsh.w	r2, [r5]
	if ((calib_skip_cnt == 0) ||
    3bb6:	2900      	cmp	r1, #0
    3bb8:	d0e4      	beq.n	3b84 <measure_temperature+0x18>
		diff = abs(temperature - prev_temperature);
    3bba:	1a9a      	subs	r2, r3, r2
void srand(unsigned int seed);
#endif /* CONFIG_MINIMAL_LIBC_RAND */

static inline int abs(int __n)
{
	return (__n < 0) ? -__n : __n;
    3bbc:	2a00      	cmp	r2, #0
    3bbe:	bfb8      	it	lt
    3bc0:	4252      	neglt	r2, r2
	if ((calib_skip_cnt == 0) ||
    3bc2:	b212      	sxth	r2, r2
    3bc4:	2a01      	cmp	r2, #1
    3bc6:	dcdd      	bgt.n	3b84 <measure_temperature+0x18>
		total_skips_cnt++;
    3bc8:	4a09      	ldr	r2, [pc, #36]	; (3bf0 <measure_temperature+0x84>)
    3bca:	6813      	ldr	r3, [r2, #0]
		calib_skip_cnt--;
    3bcc:	3901      	subs	r1, #1
		total_skips_cnt++;
    3bce:	3301      	adds	r3, #1
		calib_skip_cnt--;
    3bd0:	7021      	strb	r1, [r4, #0]
		total_skips_cnt++;
    3bd2:	6013      	str	r3, [r2, #0]
}
    3bd4:	b003      	add	sp, #12
    3bd6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		start_cycle();
    3bda:	f7ff bfab 	b.w	3b34 <start_cycle>
    3bde:	bf00      	nop
    3be0:	00009b8c 	.word	0x00009b8c
    3be4:	20000d2d 	.word	0x20000d2d
    3be8:	20000cd0 	.word	0x20000cd0
    3bec:	0003d090 	.word	0x0003d090
    3bf0:	20000a58 	.word	0x20000a58

00003bf4 <cal_hf_callback>:
{
    3bf4:	b508      	push	{r3, lr}
    3bf6:	4807      	ldr	r0, [pc, #28]	; (3c14 <cal_hf_callback+0x20>)
    3bf8:	f005 fbc4 	bl	9384 <z_device_is_ready>
	if (!device_is_ready(temp_sensor)) {
    3bfc:	b928      	cbnz	r0, 3c0a <cal_hf_callback+0x16>
	nrfx_clock_calibration_start();
    3bfe:	f001 ffc3 	bl	5b88 <nrfx_clock_calibration_start>
	calib_skip_cnt = CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_MAX_SKIP;
    3c02:	4b05      	ldr	r3, [pc, #20]	; (3c18 <cal_hf_callback+0x24>)
    3c04:	2201      	movs	r2, #1
    3c06:	701a      	strb	r2, [r3, #0]
}
    3c08:	bd08      	pop	{r3, pc}
    3c0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		k_work_submit(&temp_measure_work);
    3c0e:	4803      	ldr	r0, [pc, #12]	; (3c1c <cal_hf_callback+0x28>)
    3c10:	f003 bb3c 	b.w	728c <k_work_submit>
    3c14:	00009b8c 	.word	0x00009b8c
    3c18:	20000d2d 	.word	0x20000d2d
    3c1c:	20000040 	.word	0x20000040

00003c20 <z_nrf_clock_calibration_init>:
#endif /* USE_TEMP_SENSOR */

void z_nrf_clock_calibration_init(struct onoff_manager *onoff_mgrs)
{
	mgrs = onoff_mgrs;
    3c20:	4b03      	ldr	r3, [pc, #12]	; (3c30 <z_nrf_clock_calibration_init+0x10>)
	total_cnt = 0;
    3c22:	4a04      	ldr	r2, [pc, #16]	; (3c34 <z_nrf_clock_calibration_init+0x14>)
	mgrs = onoff_mgrs;
    3c24:	6018      	str	r0, [r3, #0]
	total_cnt = 0;
    3c26:	2300      	movs	r3, #0
    3c28:	6013      	str	r3, [r2, #0]
	total_skips_cnt = 0;
    3c2a:	4a03      	ldr	r2, [pc, #12]	; (3c38 <z_nrf_clock_calibration_init+0x18>)
    3c2c:	6013      	str	r3, [r2, #0]
}
    3c2e:	4770      	bx	lr
    3c30:	20000a44 	.word	0x20000a44
    3c34:	20000a5c 	.word	0x20000a5c
    3c38:	20000a58 	.word	0x20000a58

00003c3c <z_nrf_clock_calibration_lfclk_started>:

static void start_unconditional_cal_process(void)
{
	calib_skip_cnt = 0;
    3c3c:	4b02      	ldr	r3, [pc, #8]	; (3c48 <z_nrf_clock_calibration_lfclk_started+0xc>)
    3c3e:	2200      	movs	r2, #0
    3c40:	701a      	strb	r2, [r3, #0]
	start_cal_process();
    3c42:	f7ff bf53 	b.w	3aec <start_cal_process>
    3c46:	bf00      	nop
    3c48:	20000d2d 	.word	0x20000d2d

00003c4c <z_nrf_clock_calibration_lfclk_stopped>:
	z_impl_k_timer_stop(timer);
    3c4c:	4801      	ldr	r0, [pc, #4]	; (3c54 <z_nrf_clock_calibration_lfclk_stopped+0x8>)
    3c4e:	f005 be42 	b.w	98d6 <z_impl_k_timer_stop>
    3c52:	bf00      	nop
    3c54:	200001c0 	.word	0x200001c0

00003c58 <z_nrf_clock_calibration_done_handler>:
	LOG_DBG("Calibration stopped");
}

void z_nrf_clock_calibration_done_handler(void)
{
	total_cnt++;
    3c58:	4a02      	ldr	r2, [pc, #8]	; (3c64 <z_nrf_clock_calibration_done_handler+0xc>)
    3c5a:	6813      	ldr	r3, [r2, #0]
    3c5c:	3301      	adds	r3, #1
    3c5e:	6013      	str	r3, [r2, #0]
	LOG_DBG("Calibration done.");

	start_cycle();
    3c60:	f7ff bf68 	b.w	3b34 <start_cycle>
    3c64:	20000a5c 	.word	0x20000a5c

00003c68 <rtt_console_init>:

	return character;
}

static int rtt_console_init(void)
{
    3c68:	b510      	push	{r4, lr}

#ifdef CONFIG_PRINTK
	__printk_hook_install(rtt_console_out);
    3c6a:	4c04      	ldr	r4, [pc, #16]	; (3c7c <rtt_console_init+0x14>)
    3c6c:	4620      	mov	r0, r4
    3c6e:	f7fd fbb3 	bl	13d8 <__printk_hook_install>
#endif
	__stdout_hook_install(rtt_console_out);
    3c72:	4620      	mov	r0, r4
    3c74:	f7ff fdaa 	bl	37cc <__stdout_hook_install>

	return 0;
}
    3c78:	2000      	movs	r0, #0
    3c7a:	bd10      	pop	{r4, pc}
    3c7c:	00003c81 	.word	0x00003c81

00003c80 <rtt_console_out>:
{
    3c80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3c82:	4e13      	ldr	r6, [pc, #76]	; (3cd0 <rtt_console_out+0x50>)
	char c = (char)character;
    3c84:	f88d 0007 	strb.w	r0, [sp, #7]
{
    3c88:	4604      	mov	r4, r0
	char c = (char)character;
    3c8a:	2503      	movs	r5, #3
		SEGGER_RTT_LOCK();
    3c8c:	f002 fe1a 	bl	68c4 <zephyr_rtt_mutex_lock>
		cnt = SEGGER_RTT_WriteNoLock(0, &c, 1);
    3c90:	2201      	movs	r2, #1
    3c92:	f10d 0107 	add.w	r1, sp, #7
    3c96:	2000      	movs	r0, #0
    3c98:	f002 fdde 	bl	6858 <SEGGER_RTT_WriteNoLock>
    3c9c:	4607      	mov	r7, r0
		SEGGER_RTT_UNLOCK();
    3c9e:	f002 fe1b 	bl	68d8 <zephyr_rtt_mutex_unlock>
		if (cnt) {
    3ca2:	b127      	cbz	r7, 3cae <rtt_console_out+0x2e>
			host_present = true;
    3ca4:	2301      	movs	r3, #1
    3ca6:	7033      	strb	r3, [r6, #0]
}
    3ca8:	4620      	mov	r0, r4
    3caa:	b003      	add	sp, #12
    3cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (host_present) {
    3cae:	7833      	ldrb	r3, [r6, #0]
    3cb0:	2b00      	cmp	r3, #0
    3cb2:	d0f9      	beq.n	3ca8 <rtt_console_out+0x28>
			if (max_cnt) {
    3cb4:	3d01      	subs	r5, #1
    3cb6:	d008      	beq.n	3cca <rtt_console_out+0x4a>
	if (!IS_ENABLED(CONFIG_MULTITHREADING) || k_is_in_isr()) {
    3cb8:	f005 fbb2 	bl	9420 <k_is_in_isr>
    3cbc:	2800      	cmp	r0, #0
    3cbe:	d1e5      	bne.n	3c8c <rtt_console_out+0xc>
	return z_impl_k_sleep(timeout);
    3cc0:	2100      	movs	r1, #0
    3cc2:	2042      	movs	r0, #66	; 0x42
    3cc4:	f003 fde2 	bl	788c <z_impl_k_sleep>
		SEGGER_RTT_LOCK();
    3cc8:	e7e0      	b.n	3c8c <rtt_console_out+0xc>
				host_present = false;
    3cca:	7035      	strb	r5, [r6, #0]
    3ccc:	e7ec      	b.n	3ca8 <rtt_console_out+0x28>
    3cce:	bf00      	nop
    3cd0:	20000d2e 	.word	0x20000d2e

00003cd4 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    3cd4:	b530      	push	{r4, r5, lr}
	return port->config;
    3cd6:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3cd8:	7b05      	ldrb	r5, [r0, #12]
    3cda:	f001 041f 	and.w	r4, r1, #31
	nrfx_err_t err;
	uint8_t ch;

	if (mode == GPIO_INT_MODE_DISABLED) {
    3cde:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
    3ce2:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3ce4:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    3ce8:	d105      	bne.n	3cf6 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    3cea:	4620      	mov	r0, r4
    3cec:	f002 f9ee 	bl	60cc <nrfx_gpiote_trigger_disable>

		return 0;
    3cf0:	2000      	movs	r0, #0
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
}
    3cf2:	b005      	add	sp, #20
    3cf4:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
    3cf6:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    3cf8:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    3cfc:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    3d00:	d114      	bne.n	3d2c <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    3d02:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    3d06:	bf0c      	ite	eq
    3d08:	2304      	moveq	r3, #4
    3d0a:	2305      	movne	r3, #5
    3d0c:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3d10:	2300      	movs	r3, #0
    3d12:	4619      	mov	r1, r3
    3d14:	aa02      	add	r2, sp, #8
    3d16:	4620      	mov	r0, r4
    3d18:	f002 f80e 	bl	5d38 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3d1c:	4b1d      	ldr	r3, [pc, #116]	; (3d94 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    3d1e:	4298      	cmp	r0, r3
    3d20:	d135      	bne.n	3d8e <gpio_nrfx_pin_interrupt_configure+0xba>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    3d22:	2101      	movs	r1, #1
    3d24:	4620      	mov	r0, r4
    3d26:	f002 f98d 	bl	6044 <nrfx_gpiote_trigger_enable>
	return 0;
    3d2a:	e7e1      	b.n	3cf0 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    3d2c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    3d30:	d022      	beq.n	3d78 <gpio_nrfx_pin_interrupt_configure+0xa4>
    3d32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    3d36:	bf14      	ite	ne
    3d38:	2301      	movne	r3, #1
    3d3a:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    3d3c:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    3d40:	6883      	ldr	r3, [r0, #8]
    3d42:	40cb      	lsrs	r3, r1
    3d44:	07d9      	lsls	r1, r3, #31
    3d46:	d4e3      	bmi.n	3d10 <gpio_nrfx_pin_interrupt_configure+0x3c>
    3d48:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    3d4c:	d1e0      	bne.n	3d10 <gpio_nrfx_pin_interrupt_configure+0x3c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    3d4e:	f004 031f 	and.w	r3, r4, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    3d52:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3d56:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    3d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    3d5e:	07db      	lsls	r3, r3, #31
    3d60:	d4d6      	bmi.n	3d10 <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3d62:	f10d 0507 	add.w	r5, sp, #7
    3d66:	4629      	mov	r1, r5
    3d68:	4620      	mov	r0, r4
    3d6a:	f002 f917 	bl	5f9c <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    3d6e:	4b0a      	ldr	r3, [pc, #40]	; (3d98 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    3d70:	4298      	cmp	r0, r3
    3d72:	d003      	beq.n	3d7c <gpio_nrfx_pin_interrupt_configure+0xa8>
		trigger_config.p_in_channel = &ch;
    3d74:	9503      	str	r5, [sp, #12]
    3d76:	e7cb      	b.n	3d10 <gpio_nrfx_pin_interrupt_configure+0x3c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    3d78:	2303      	movs	r3, #3
    3d7a:	e7df      	b.n	3d3c <gpio_nrfx_pin_interrupt_configure+0x68>
			err = nrfx_gpiote_channel_alloc(&ch);
    3d7c:	4628      	mov	r0, r5
    3d7e:	f002 f95b 	bl	6038 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    3d82:	4b04      	ldr	r3, [pc, #16]	; (3d94 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    3d84:	4298      	cmp	r0, r3
    3d86:	d0f5      	beq.n	3d74 <gpio_nrfx_pin_interrupt_configure+0xa0>
				return -ENOMEM;
    3d88:	f06f 000b 	mvn.w	r0, #11
    3d8c:	e7b1      	b.n	3cf2 <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
    3d8e:	f06f 0015 	mvn.w	r0, #21
    3d92:	e7ae      	b.n	3cf2 <gpio_nrfx_pin_interrupt_configure+0x1e>
    3d94:	0bad0000 	.word	0x0bad0000
    3d98:	0bad0004 	.word	0x0bad0004

00003d9c <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    3d9c:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    3d9e:	f002 f93b 	bl	6018 <nrfx_gpiote_is_init>
    3da2:	4604      	mov	r4, r0
    3da4:	b968      	cbnz	r0, 3dc2 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    3da6:	f002 f90f 	bl	5fc8 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    3daa:	4b08      	ldr	r3, [pc, #32]	; (3dcc <gpio_nrfx_init+0x30>)
    3dac:	4298      	cmp	r0, r3
    3dae:	d10a      	bne.n	3dc6 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    3db0:	4807      	ldr	r0, [pc, #28]	; (3dd0 <gpio_nrfx_init+0x34>)
    3db2:	4621      	mov	r1, r4
    3db4:	f002 f8ec 	bl	5f90 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    3db8:	4622      	mov	r2, r4
    3dba:	2105      	movs	r1, #5
    3dbc:	2006      	movs	r0, #6
    3dbe:	f7fe ffa5 	bl	2d0c <z_arm_irq_priority_set>
		return 0;
    3dc2:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    3dc4:	bd10      	pop	{r4, pc}
		return -EIO;
    3dc6:	f06f 0004 	mvn.w	r0, #4
    3dca:	e7fb      	b.n	3dc4 <gpio_nrfx_init+0x28>
    3dcc:	0bad0000 	.word	0x0bad0000
    3dd0:	00003dd5 	.word	0x00003dd5

00003dd4 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3dd4:	0943      	lsrs	r3, r0, #5
{
    3dd6:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3dd8:	d107      	bne.n	3dea <nrfx_gpio_handler+0x16>
	return list->head;
    3dda:	4b0b      	ldr	r3, [pc, #44]	; (3e08 <nrfx_gpio_handler+0x34>)
    3ddc:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3dde:	b121      	cbz	r1, 3dea <nrfx_gpio_handler+0x16>
	gpio_fire_callbacks(list, port, BIT(pin));
    3de0:	2501      	movs	r5, #1
	return node->next;
    3de2:	680c      	ldr	r4, [r1, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    3de4:	4e09      	ldr	r6, [pc, #36]	; (3e0c <nrfx_gpio_handler+0x38>)
    3de6:	4085      	lsls	r5, r0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3de8:	b901      	cbnz	r1, 3dec <nrfx_gpio_handler+0x18>
}
    3dea:	bd70      	pop	{r4, r5, r6, pc}
		if (cb->pin_mask & pins) {
    3dec:	688a      	ldr	r2, [r1, #8]
    3dee:	402a      	ands	r2, r5
    3df0:	d002      	beq.n	3df8 <nrfx_gpio_handler+0x24>
			cb->handler(port, cb, cb->pin_mask & pins);
    3df2:	684b      	ldr	r3, [r1, #4]
    3df4:	4630      	mov	r0, r6
    3df6:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3df8:	b11c      	cbz	r4, 3e02 <nrfx_gpio_handler+0x2e>
    3dfa:	6823      	ldr	r3, [r4, #0]
    3dfc:	4621      	mov	r1, r4
    3dfe:	461c      	mov	r4, r3
    3e00:	e7f2      	b.n	3de8 <nrfx_gpio_handler+0x14>
    3e02:	4623      	mov	r3, r4
    3e04:	e7fa      	b.n	3dfc <nrfx_gpio_handler+0x28>
    3e06:	bf00      	nop
    3e08:	20000a64 	.word	0x20000a64
    3e0c:	00009b5c 	.word	0x00009b5c

00003e10 <gpio_nrfx_pin_configure>:
{
    3e10:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
    3e14:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3e16:	7b3b      	ldrb	r3, [r7, #12]
    3e18:	f001 051f 	and.w	r5, r1, #31
    3e1c:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
    3e20:	460e      	mov	r6, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3e22:	4628      	mov	r0, r5
    3e24:	f10d 0103 	add.w	r1, sp, #3
{
    3e28:	4614      	mov	r4, r2
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3e2a:	f002 f8b7 	bl	5f9c <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    3e2e:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3e32:	4680      	mov	r8, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
    3e34:	d10b      	bne.n	3e4e <gpio_nrfx_pin_configure+0x3e>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
    3e36:	4628      	mov	r0, r5
    3e38:	f002 f970 	bl	611c <nrfx_gpiote_pin_uninit>
		if (free_ch) {
    3e3c:	4b3d      	ldr	r3, [pc, #244]	; (3f34 <gpio_nrfx_pin_configure+0x124>)
    3e3e:	4598      	cmp	r8, r3
    3e40:	d103      	bne.n	3e4a <gpio_nrfx_pin_configure+0x3a>
			err = nrfx_gpiote_channel_free(ch);
    3e42:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3e46:	f002 f8f1 	bl	602c <nrfx_gpiote_channel_free>
		return 0;
    3e4a:	2000      	movs	r0, #0
    3e4c:	e00c      	b.n	3e68 <gpio_nrfx_pin_configure+0x58>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3e4e:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3e50:	4619      	mov	r1, r3
    3e52:	aa02      	add	r2, sp, #8
    3e54:	4628      	mov	r0, r5
	nrfx_gpiote_trigger_config_t trigger_config = {
    3e56:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3e5a:	f001 ff6d 	bl	5d38 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3e5e:	4b35      	ldr	r3, [pc, #212]	; (3f34 <gpio_nrfx_pin_configure+0x124>)
    3e60:	4298      	cmp	r0, r3
    3e62:	d004      	beq.n	3e6e <gpio_nrfx_pin_configure+0x5e>
		return NRF_GPIO_PIN_PULLUP;
    3e64:	f06f 0015 	mvn.w	r0, #21
}
    3e68:	b004      	add	sp, #16
    3e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
    3e6e:	4580      	cmp	r8, r0
    3e70:	d103      	bne.n	3e7a <gpio_nrfx_pin_configure+0x6a>
		err = nrfx_gpiote_channel_free(ch);
    3e72:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3e76:	f002 f8d9 	bl	602c <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    3e7a:	03a3      	lsls	r3, r4, #14
    3e7c:	d54b      	bpl.n	3f16 <gpio_nrfx_pin_configure+0x106>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    3e7e:	f240 3306 	movw	r3, #774	; 0x306
    3e82:	4023      	ands	r3, r4
    3e84:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
    3e88:	d019      	beq.n	3ebe <gpio_nrfx_pin_configure+0xae>
    3e8a:	d80c      	bhi.n	3ea6 <gpio_nrfx_pin_configure+0x96>
    3e8c:	2b06      	cmp	r3, #6
    3e8e:	d017      	beq.n	3ec0 <gpio_nrfx_pin_configure+0xb0>
    3e90:	d804      	bhi.n	3e9c <gpio_nrfx_pin_configure+0x8c>
    3e92:	b1ab      	cbz	r3, 3ec0 <gpio_nrfx_pin_configure+0xb0>
    3e94:	2b02      	cmp	r3, #2
    3e96:	d1e5      	bne.n	3e64 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0S1;
    3e98:	2304      	movs	r3, #4
    3e9a:	e011      	b.n	3ec0 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    3e9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    3ea0:	d1e0      	bne.n	3e64 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_H0S1;
    3ea2:	2301      	movs	r3, #1
    3ea4:	e00c      	b.n	3ec0 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    3ea6:	f240 2202 	movw	r2, #514	; 0x202
    3eaa:	4293      	cmp	r3, r2
    3eac:	d027      	beq.n	3efe <gpio_nrfx_pin_configure+0xee>
    3eae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    3eb2:	d026      	beq.n	3f02 <gpio_nrfx_pin_configure+0xf2>
    3eb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    3eb8:	d1d4      	bne.n	3e64 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_S0H1;
    3eba:	2302      	movs	r3, #2
    3ebc:	e000      	b.n	3ec0 <gpio_nrfx_pin_configure+0xb0>
		*drive = NRF_GPIO_PIN_H0D1;
    3ebe:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    3ec0:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    3ec4:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    3ec8:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    3ecc:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    3ece:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    3ed2:	bf54      	ite	pl
    3ed4:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    3ed8:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3eda:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    3edc:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3ee0:	d511      	bpl.n	3f06 <gpio_nrfx_pin_configure+0xf6>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    3ee2:	687a      	ldr	r2, [r7, #4]
    3ee4:	2301      	movs	r3, #1
    3ee6:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    3ee8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    3eec:	2200      	movs	r2, #0
    3eee:	a901      	add	r1, sp, #4
    3ef0:	4628      	mov	r0, r5
    3ef2:	f001 ffcf 	bl	5e94 <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3ef6:	4b0f      	ldr	r3, [pc, #60]	; (3f34 <gpio_nrfx_pin_configure+0x124>)
    3ef8:	4298      	cmp	r0, r3
    3efa:	d0a6      	beq.n	3e4a <gpio_nrfx_pin_configure+0x3a>
    3efc:	e7b2      	b.n	3e64 <gpio_nrfx_pin_configure+0x54>
		*drive = NRF_GPIO_PIN_D0H1;
    3efe:	2305      	movs	r3, #5
    3f00:	e7de      	b.n	3ec0 <gpio_nrfx_pin_configure+0xb0>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
    3f02:	2303      	movs	r3, #3
    3f04:	e7dc      	b.n	3ec0 <gpio_nrfx_pin_configure+0xb0>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    3f06:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    3f08:	bf41      	itttt	mi
    3f0a:	2301      	movmi	r3, #1
    3f0c:	687a      	ldrmi	r2, [r7, #4]
    3f0e:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    3f10:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    3f14:	e7ea      	b.n	3eec <gpio_nrfx_pin_configure+0xdc>
	if (flags & GPIO_PULL_UP) {
    3f16:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3f18:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    3f1c:	bf54      	ite	pl
    3f1e:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    3f22:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3f24:	461a      	mov	r2, r3
    3f26:	a901      	add	r1, sp, #4
    3f28:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    3f2a:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3f2e:	f001 ff03 	bl	5d38 <nrfx_gpiote_input_configure>
    3f32:	e7e0      	b.n	3ef6 <gpio_nrfx_pin_configure+0xe6>
    3f34:	0bad0000 	.word	0x0bad0000

00003f38 <hfclk_on_callback>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)task);
}

NRF_STATIC_INLINE void nrf_temp_task_trigger(NRF_TEMP_Type * p_reg, nrf_temp_task_t task)
{
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    3f38:	4b01      	ldr	r3, [pc, #4]	; (3f40 <hfclk_on_callback+0x8>)
    3f3a:	2201      	movs	r2, #1
    3f3c:	601a      	str	r2, [r3, #0]
			      struct onoff_client *cli,
			      uint32_t state,
			      int res)
{
	nrf_temp_task_trigger(NRF_TEMP, NRF_TEMP_TASK_START);
}
    3f3e:	4770      	bx	lr
    3f40:	4000c000 	.word	0x4000c000

00003f44 <temp_nrf5_channel_get>:
{
	struct temp_nrf5_data *data = dev->data;
	int32_t uval;


	if (chan != SENSOR_CHAN_DIE_TEMP) {
    3f44:	290c      	cmp	r1, #12
	struct temp_nrf5_data *data = dev->data;
    3f46:	6903      	ldr	r3, [r0, #16]
	if (chan != SENSOR_CHAN_DIE_TEMP) {
    3f48:	d10b      	bne.n	3f62 <temp_nrf5_channel_get+0x1e>
		return -ENOTSUP;
	}

	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    3f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3f4c:	4906      	ldr	r1, [pc, #24]	; (3f68 <temp_nrf5_channel_get+0x24>)
	val->val1 = uval / 1000000;
    3f4e:	4807      	ldr	r0, [pc, #28]	; (3f6c <temp_nrf5_channel_get+0x28>)
	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    3f50:	434b      	muls	r3, r1
	val->val1 = uval / 1000000;
    3f52:	fb93 f1f0 	sdiv	r1, r3, r0
	val->val2 = uval % 1000000;
    3f56:	fb00 3311 	mls	r3, r0, r1, r3
	val->val1 = uval / 1000000;
    3f5a:	6011      	str	r1, [r2, #0]
	val->val2 = uval % 1000000;
    3f5c:	6053      	str	r3, [r2, #4]

	LOG_DBG("Temperature:%d,%d", val->val1, val->val2);

	return 0;
    3f5e:	2000      	movs	r0, #0
    3f60:	4770      	bx	lr
		return -ENOTSUP;
    3f62:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    3f66:	4770      	bx	lr
    3f68:	0003d090 	.word	0x0003d090
    3f6c:	000f4240 	.word	0x000f4240

00003f70 <temp_nrf5_isr>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_temp_event_clear(NRF_TEMP_Type * p_reg, nrf_temp_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3f70:	4b04      	ldr	r3, [pc, #16]	; (3f84 <temp_nrf5_isr+0x14>)

static void temp_nrf5_isr(const void *arg)
{
	const struct device *dev = (const struct device *)arg;
	struct temp_nrf5_data *data = dev->data;
    3f72:	6900      	ldr	r0, [r0, #16]
    3f74:	2200      	movs	r2, #0
    3f76:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    3f7a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
	z_impl_k_sem_give(sem);
    3f7e:	f003 b81f 	b.w	6fc0 <z_impl_k_sem_give>
    3f82:	bf00      	nop
    3f84:	4000c000 	.word	0x4000c000

00003f88 <temp_nrf5_sample_fetch>:
{
    3f88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct temp_nrf5_data *data = dev->data;
    3f8a:	6905      	ldr	r5, [r0, #16]
	if (data->clk_mgr == NULL) {
    3f8c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    3f8e:	b363      	cbz	r3, 3fea <temp_nrf5_sample_fetch+0x62>
	if (chan != SENSOR_CHAN_ALL && chan != SENSOR_CHAN_DIE_TEMP) {
    3f90:	2939      	cmp	r1, #57	; 0x39
    3f92:	d001      	beq.n	3f98 <temp_nrf5_sample_fetch+0x10>
    3f94:	290c      	cmp	r1, #12
    3f96:	d12b      	bne.n	3ff0 <temp_nrf5_sample_fetch+0x68>
	k_mutex_lock(&data->mutex, K_FOREVER);
    3f98:	f105 0618 	add.w	r6, r5, #24
	return z_impl_k_mutex_lock(mutex, timeout);
    3f9c:	f04f 32ff 	mov.w	r2, #4294967295
    3fa0:	f04f 33ff 	mov.w	r3, #4294967295
    3fa4:	4630      	mov	r0, r6
    3fa6:	f002 ff21 	bl	6dec <z_impl_k_mutex_lock>
    3faa:	4b13      	ldr	r3, [pc, #76]	; (3ff8 <temp_nrf5_sample_fetch+0x70>)
    3fac:	9301      	str	r3, [sp, #4]
	r = onoff_request(data->clk_mgr, &cli);
    3fae:	6b28      	ldr	r0, [r5, #48]	; 0x30
    3fb0:	2303      	movs	r3, #3
    3fb2:	2400      	movs	r4, #0
    3fb4:	4669      	mov	r1, sp
    3fb6:	9403      	str	r4, [sp, #12]
    3fb8:	9302      	str	r3, [sp, #8]
    3fba:	f004 fa2c 	bl	8416 <onoff_request>
	return z_impl_k_sem_take(sem, timeout);
    3fbe:	f04f 32ff 	mov.w	r2, #4294967295
    3fc2:	f04f 33ff 	mov.w	r3, #4294967295
    3fc6:	4628      	mov	r0, r5
    3fc8:	f003 f820 	bl	700c <z_impl_k_sem_take>
	r = onoff_release(data->clk_mgr);
    3fcc:	6b28      	ldr	r0, [r5, #48]	; 0x30
    3fce:	f004 fa7a 	bl	84c6 <onoff_release>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
}

NRF_STATIC_INLINE int32_t nrf_temp_result_get(NRF_TEMP_Type const * p_reg)
{
    int32_t raw_measurement = p_reg->TEMP;
    3fd2:	4b0a      	ldr	r3, [pc, #40]	; (3ffc <temp_nrf5_sample_fetch+0x74>)
    3fd4:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
	data->sample = nrf_temp_result_get(NRF_TEMP);
    3fd8:	62ea      	str	r2, [r5, #44]	; 0x2c
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    3fda:	2201      	movs	r2, #1
    3fdc:	605a      	str	r2, [r3, #4]
	return z_impl_k_mutex_unlock(mutex);
    3fde:	4630      	mov	r0, r6
    3fe0:	f002 ff7e 	bl	6ee0 <z_impl_k_mutex_unlock>
	return 0;
    3fe4:	4620      	mov	r0, r4
}
    3fe6:	b004      	add	sp, #16
    3fe8:	bd70      	pop	{r4, r5, r6, pc}
		return -EAGAIN;
    3fea:	f06f 000a 	mvn.w	r0, #10
    3fee:	e7fa      	b.n	3fe6 <temp_nrf5_sample_fetch+0x5e>
		return -ENOTSUP;
    3ff0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3ff4:	e7f7      	b.n	3fe6 <temp_nrf5_sample_fetch+0x5e>
    3ff6:	bf00      	nop
    3ff8:	00003f39 	.word	0x00003f39
    3ffc:	4000c000 	.word	0x4000c000

00004000 <temp_nrf5_init>:
	.sample_fetch = temp_nrf5_sample_fetch,
	.channel_get = temp_nrf5_channel_get,
};

static int temp_nrf5_init(const struct device *dev)
{
    4000:	b510      	push	{r4, lr}
	struct temp_nrf5_data *data = dev->data;
    4002:	6904      	ldr	r4, [r0, #16]

	/* A null clk_mgr indicates sensor has not been initialized */
	data->clk_mgr =
		z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
    4004:	2000      	movs	r0, #0
    4006:	f7ff fd0f 	bl	3a28 <z_nrf_clock_control_get_onoff>
	data->clk_mgr =
    400a:	6320      	str	r0, [r4, #48]	; 0x30
	return z_impl_k_sem_init(sem, initial_count, limit);
    400c:	f04f 32ff 	mov.w	r2, #4294967295
    4010:	2100      	movs	r1, #0
    4012:	4620      	mov	r0, r4
    4014:	f005 faa4 	bl	9560 <z_impl_k_sem_init>
	return z_impl_k_mutex_init(mutex);
    4018:	f104 0018 	add.w	r0, r4, #24
    401c:	f005 fa1c 	bl	9458 <z_impl_k_mutex_init>
	__ASSERT_NO_MSG(data->clk_mgr);

	k_sem_init(&data->device_sync_sem, 0, K_SEM_MAX_LIMIT);
	k_mutex_init(&data->mutex);

	IRQ_CONNECT(
    4020:	2200      	movs	r2, #0
    4022:	2101      	movs	r1, #1
    4024:	200c      	movs	r0, #12
    4026:	f7fe fe71 	bl	2d0c <z_arm_irq_priority_set>
		DT_INST_IRQN(0),
		DT_INST_IRQ(0, priority),
		temp_nrf5_isr,
		DEVICE_DT_INST_GET(0),
		0);
	irq_enable(DT_INST_IRQN(0));
    402a:	200c      	movs	r0, #12
    402c:	f7fe fe3e 	bl	2cac <arch_irq_enable>
    p_reg->INTENSET = mask;
    4030:	4b02      	ldr	r3, [pc, #8]	; (403c <temp_nrf5_init+0x3c>)
    4032:	2201      	movs	r2, #1
    4034:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

	nrf_temp_int_enable(NRF_TEMP, NRF_TEMP_INT_DATARDY_MASK);

	return 0;
}
    4038:	2000      	movs	r0, #0
    403a:	bd10      	pop	{r4, pc}
    403c:	4000c000 	.word	0x4000c000

00004040 <spi_nrfx_init>:
}
#endif /* CONFIG_PM_DEVICE */


static int spi_nrfx_init(const struct device *dev)
{
    4040:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4044:	b083      	sub	sp, #12
	const struct spi_nrfx_config *dev_config = dev->config;
    4046:	6844      	ldr	r4, [r0, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    4048:	6905      	ldr	r5, [r0, #16]
	int err;

	err = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
    404a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
{
    404c:	af00      	add	r7, sp, #0
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    404e:	1d3a      	adds	r2, r7, #4
    4050:	2100      	movs	r1, #0
    4052:	4630      	mov	r0, r6
    4054:	f004 ff36 	bl	8ec4 <pinctrl_lookup_state>
	if (ret < 0) {
    4058:	2800      	cmp	r0, #0
    405a:	db32      	blt.n	40c2 <spi_nrfx_init+0x82>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    405c:	687b      	ldr	r3, [r7, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    405e:	6832      	ldr	r2, [r6, #0]
    4060:	7919      	ldrb	r1, [r3, #4]
    4062:	6818      	ldr	r0, [r3, #0]
    4064:	f004 ff41 	bl	8eea <pinctrl_configure_pins>
	if (err < 0) {
    4068:	2800      	cmp	r0, #0
    406a:	db2a      	blt.n	40c2 <spi_nrfx_init+0x82>
		return err;
	}

	dev_config->irq_connect();
    406c:	6a23      	ldr	r3, [r4, #32]
    406e:	4798      	blx	r3
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
    4070:	68ac      	ldr	r4, [r5, #8]

	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
    4072:	2601      	movs	r6, #1
    4074:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
    4078:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    407c:	429c      	cmp	r4, r3
    407e:	d304      	bcc.n	408a <spi_nrfx_init+0x4a>
	err = spi_context_cs_configure_all(&dev_data->ctx);
	if (err < 0) {
		return err;
	}

	spi_context_unlock_unconditionally(&dev_data->ctx);
    4080:	4628      	mov	r0, r5
    4082:	f004 ffd3 	bl	902c <spi_context_unlock_unconditionally>
		if (ret < 0) {
			return ret;
		}
	}

	return 0;
    4086:	2000      	movs	r0, #0

#ifdef CONFIG_SOC_NRF52832_ALLOW_SPIM_DESPITE_PAN_58
	return anomaly_58_workaround_init(dev);
#else
	return 0;
    4088:	e01b      	b.n	40c2 <spi_nrfx_init+0x82>
		if (!device_is_ready(cs_gpio->port)) {
    408a:	6820      	ldr	r0, [r4, #0]
    408c:	f005 f97a 	bl	9384 <z_device_is_ready>
    4090:	b9d8      	cbnz	r0, 40ca <spi_nrfx_init+0x8a>
			LOG_ERR("CS GPIO port %s pin %d is not ready",
    4092:	6823      	ldr	r3, [r4, #0]
    4094:	6819      	ldr	r1, [r3, #0]
    4096:	7923      	ldrb	r3, [r4, #4]
    4098:	466c      	mov	r4, sp
    409a:	b08a      	sub	sp, #40	; 0x28
    409c:	466a      	mov	r2, sp
    409e:	481c      	ldr	r0, [pc, #112]	; (4110 <spi_nrfx_init+0xd0>)
    40a0:	61d3      	str	r3, [r2, #28]
    40a2:	f44f 7300 	mov.w	r3, #512	; 0x200
    40a6:	8413      	strh	r3, [r2, #32]
    40a8:	4b1a      	ldr	r3, [pc, #104]	; (4114 <spi_nrfx_init+0xd4>)
    40aa:	e9c2 0105 	strd	r0, r1, [r2, #20]
    40ae:	481a      	ldr	r0, [pc, #104]	; (4118 <spi_nrfx_init+0xd8>)
    40b0:	f842 3f10 	str.w	r3, [r2, #16]!
    40b4:	f44f 5111 	mov.w	r1, #9280	; 0x2440
    40b8:	f004 ff7f 	bl	8fba <z_log_msg_static_create.constprop.0>
			return -ENODEV;
    40bc:	f06f 0012 	mvn.w	r0, #18
    40c0:	46a5      	mov	sp, r4
#endif
}
    40c2:	370c      	adds	r7, #12
    40c4:	46bd      	mov	sp, r7
    40c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 * @return a value from gpio_pin_configure()
 */
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
					gpio_flags_t extra_flags)
{
	return gpio_pin_configure(spec->port,
    40ca:	6820      	ldr	r0, [r4, #0]
				  spec->pin,
    40cc:	7921      	ldrb	r1, [r4, #4]
				  spec->dt_flags | extra_flags);
    40ce:	88e3      	ldrh	r3, [r4, #6]
	struct gpio_driver_data *data =
    40d0:	f8d0 e010 	ldr.w	lr, [r0, #16]
	const struct gpio_driver_api *api =
    40d4:	f8d0 9008 	ldr.w	r9, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    40d8:	f8de c000 	ldr.w	ip, [lr]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    40dc:	07da      	lsls	r2, r3, #31
	return gpio_pin_configure(spec->port,
    40de:	bf54      	ite	pl
    40e0:	f443 13b0 	orrpl.w	r3, r3, #1441792	; 0x160000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    40e4:	f483 13d0 	eormi.w	r3, r3, #1703936	; 0x1a0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    40e8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    40ec:	fa06 f801 	lsl.w	r8, r6, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    40f0:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    40f2:	bf4c      	ite	mi
    40f4:	ea4c 0308 	orrmi.w	r3, ip, r8
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    40f8:	ea2c 0308 	bicpl.w	r3, ip, r8
    40fc:	f8ce 3000 	str.w	r3, [lr]
	return api->pin_configure(port, pin, flags);
    4100:	f8d9 3000 	ldr.w	r3, [r9]
    4104:	4798      	blx	r3
		if (ret < 0) {
    4106:	2800      	cmp	r0, #0
    4108:	dbdb      	blt.n	40c2 <spi_nrfx_init+0x82>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
    410a:	3408      	adds	r4, #8
    410c:	e7b2      	b.n	4074 <spi_nrfx_init+0x34>
    410e:	bf00      	nop
    4110:	0000a824 	.word	0x0000a824
    4114:	01000004 	.word	0x01000004
    4118:	00009d90 	.word	0x00009d90

0000411c <transfer_next_chunk>:
{
    411c:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct spi_nrfx_data *dev_data = dev->data;
    411e:	6904      	ldr	r4, [r0, #16]
	const struct spi_nrfx_config *dev_config = dev->config;
    4120:	6847      	ldr	r7, [r0, #4]
 * directions have a continuous buffer, i.e. the maximum SPI transfer that
 * can be done with DMA that handles only non-scattered buffers.
 */
static inline size_t spi_context_max_continuous_chunk(struct spi_context *ctx)
{
	if (!ctx->tx_len) {
    4122:	6e66      	ldr	r6, [r4, #100]	; 0x64
		return ctx->rx_len;
    4124:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
{
    4126:	b085      	sub	sp, #20
    4128:	4605      	mov	r5, r0
	if (!ctx->tx_len) {
    412a:	b93e      	cbnz	r6, 413c <transfer_next_chunk+0x20>
	if (chunk_len > 0) {
    412c:	bb6b      	cbnz	r3, 418a <transfer_next_chunk+0x6e>
	int error = 0;
    412e:	4619      	mov	r1, r3
	finish_transaction(dev, error);
    4130:	4628      	mov	r0, r5
}
    4132:	b005      	add	sp, #20
    4134:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	finish_transaction(dev, error);
    4138:	f004 bf9a 	b.w	9070 <finish_transaction>
		const uint8_t *tx_buf = ctx->tx_buf;
    413c:	6e21      	ldr	r1, [r4, #96]	; 0x60
	} else if (!ctx->rx_len) {
    413e:	bb03      	cbnz	r3, 4182 <transfer_next_chunk+0x66>
	return !!(ctx->tx_buf && ctx->tx_len);
    4140:	bb31      	cbnz	r1, 4190 <transfer_next_chunk+0x74>
		if (chunk_len > dev_config->max_chunk_len) {
    4142:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    4144:	6e23      	ldr	r3, [r4, #96]	; 0x60
		xfer.p_tx_buffer = tx_buf;
    4146:	9100      	str	r1, [sp, #0]
    4148:	42b2      	cmp	r2, r6
    414a:	bf28      	it	cs
    414c:	4632      	movcs	r2, r6
		dev_data->chunk_len = chunk_len;
    414e:	6762      	str	r2, [r4, #116]	; 0x74
    4150:	b11b      	cbz	r3, 415a <transfer_next_chunk+0x3e>
    4152:	6e63      	ldr	r3, [r4, #100]	; 0x64
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
    4154:	2b00      	cmp	r3, #0
    4156:	bf18      	it	ne
    4158:	4613      	movne	r3, r2
    415a:	9301      	str	r3, [sp, #4]
		xfer.p_rx_buffer = ctx->rx_buf;
    415c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    415e:	9302      	str	r3, [sp, #8]
	return !!(ctx->rx_buf && ctx->rx_len);
    4160:	b11b      	cbz	r3, 416a <transfer_next_chunk+0x4e>
    4162:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    4164:	2b00      	cmp	r3, #0
    4166:	bf18      	it	ne
    4168:	4613      	movne	r3, r2
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
    416a:	2200      	movs	r2, #0
    416c:	4669      	mov	r1, sp
    416e:	4638      	mov	r0, r7
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    4170:	9303      	str	r3, [sp, #12]
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
    4172:	f002 f9c3 	bl	64fc <nrfx_spim_xfer>
			if (result == NRFX_SUCCESS) {
    4176:	4b0e      	ldr	r3, [pc, #56]	; (41b0 <transfer_next_chunk+0x94>)
    4178:	4298      	cmp	r0, r3
    417a:	d017      	beq.n	41ac <transfer_next_chunk+0x90>
			error = -EIO;
    417c:	f06f 0104 	mvn.w	r1, #4
    4180:	e7d6      	b.n	4130 <transfer_next_chunk+0x14>
		return ctx->tx_len;
	}

	return MIN(ctx->tx_len, ctx->rx_len);
    4182:	429e      	cmp	r6, r3
    4184:	bf28      	it	cs
    4186:	461e      	movcs	r6, r3
    4188:	e7da      	b.n	4140 <transfer_next_chunk+0x24>
		const uint8_t *tx_buf = ctx->tx_buf;
    418a:	6e21      	ldr	r1, [r4, #96]	; 0x60
    418c:	461e      	mov	r6, r3
    418e:	e7d8      	b.n	4142 <transfer_next_chunk+0x26>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    4190:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		if (spi_context_tx_buf_on(ctx) && !nrfx_is_in_ram(tx_buf)) {
    4194:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    4198:	d0d3      	beq.n	4142 <transfer_next_chunk+0x26>
			if (chunk_len > CONFIG_SPI_NRFX_RAM_BUFFER_SIZE) {
    419a:	2e08      	cmp	r6, #8
    419c:	bf28      	it	cs
    419e:	2608      	movcs	r6, #8
			memcpy(dev_data->buffer, tx_buf, chunk_len);
    41a0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
    41a2:	4632      	mov	r2, r6
    41a4:	f004 fd6c 	bl	8c80 <memcpy>
			tx_buf = dev_data->buffer;
    41a8:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
    41aa:	e7ca      	b.n	4142 <transfer_next_chunk+0x26>
}
    41ac:	b005      	add	sp, #20
    41ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    41b0:	0bad0000 	.word	0x0bad0000

000041b4 <event_handler>:
{
    41b4:	b510      	push	{r4, lr}
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
    41b6:	7803      	ldrb	r3, [r0, #0]
{
    41b8:	b086      	sub	sp, #24
    41ba:	460c      	mov	r4, r1
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
    41bc:	2b00      	cmp	r3, #0
    41be:	d15d      	bne.n	427c <event_handler+0xc8>
		if (dev_data->chunk_len == 0) {
    41c0:	6f4a      	ldr	r2, [r1, #116]	; 0x74
    41c2:	b93a      	cbnz	r2, 41d4 <event_handler+0x20>
			finish_transaction(dev_data->dev, -ETIMEDOUT);
    41c4:	6f20      	ldr	r0, [r4, #112]	; 0x70
    41c6:	f06f 0173 	mvn.w	r1, #115	; 0x73
}
    41ca:	b006      	add	sp, #24
    41cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			finish_transaction(dev_data->dev, -ETIMEDOUT);
    41d0:	f004 bf4e 	b.w	9070 <finish_transaction>
	if (!ctx->tx_len) {
    41d4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    41d6:	b15b      	cbz	r3, 41f0 <event_handler+0x3c>
	if (len > ctx->tx_len) {
    41d8:	429a      	cmp	r2, r3
    41da:	d91e      	bls.n	421a <event_handler+0x66>
		LOG_ERR("Update exceeds current buffer");
    41dc:	4b28      	ldr	r3, [pc, #160]	; (4280 <event_handler+0xcc>)
    41de:	9305      	str	r3, [sp, #20]
    41e0:	4828      	ldr	r0, [pc, #160]	; (4284 <event_handler+0xd0>)
    41e2:	2302      	movs	r3, #2
    41e4:	aa04      	add	r2, sp, #16
    41e6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    41ea:	9304      	str	r3, [sp, #16]
    41ec:	f004 fee5 	bl	8fba <z_log_msg_static_create.constprop.0>
	if (!ctx->rx_len) {
    41f0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
		spi_context_update_rx(&dev_data->ctx, 1, dev_data->chunk_len);
    41f2:	6f62      	ldr	r2, [r4, #116]	; 0x74
    41f4:	b15b      	cbz	r3, 420e <event_handler+0x5a>
	if (len > ctx->rx_len) {
    41f6:	429a      	cmp	r2, r3
    41f8:	d927      	bls.n	424a <event_handler+0x96>
		LOG_ERR("Update exceeds current buffer");
    41fa:	4b21      	ldr	r3, [pc, #132]	; (4280 <event_handler+0xcc>)
    41fc:	9305      	str	r3, [sp, #20]
    41fe:	4821      	ldr	r0, [pc, #132]	; (4284 <event_handler+0xd0>)
    4200:	2302      	movs	r3, #2
    4202:	aa04      	add	r2, sp, #16
    4204:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4208:	9304      	str	r3, [sp, #16]
    420a:	f004 fed6 	bl	8fba <z_log_msg_static_create.constprop.0>
		transfer_next_chunk(dev_data->dev);
    420e:	6f20      	ldr	r0, [r4, #112]	; 0x70
}
    4210:	b006      	add	sp, #24
    4212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		transfer_next_chunk(dev_data->dev);
    4216:	f7ff bf81 	b.w	411c <transfer_next_chunk>
	ctx->tx_len -= len;
    421a:	1a9b      	subs	r3, r3, r2
    421c:	664b      	str	r3, [r1, #100]	; 0x64
	if (!ctx->tx_len) {
    421e:	b973      	cbnz	r3, 423e <event_handler+0x8a>
		++ctx->current_tx;
    4220:	6d0b      	ldr	r3, [r1, #80]	; 0x50
    4222:	3308      	adds	r3, #8
    4224:	650b      	str	r3, [r1, #80]	; 0x50
		--ctx->tx_count;
    4226:	6d4b      	ldr	r3, [r1, #84]	; 0x54
    4228:	3b01      	subs	r3, #1
    422a:	654b      	str	r3, [r1, #84]	; 0x54
			spi_context_get_next_buf(&ctx->current_tx,
    422c:	f101 0264 	add.w	r2, r1, #100	; 0x64
    4230:	f104 0050 	add.w	r0, r4, #80	; 0x50
    4234:	3154      	adds	r1, #84	; 0x54
    4236:	f004 fead 	bl	8f94 <spi_context_get_next_buf.constprop.0>
		ctx->tx_buf = (const uint8_t *)
    423a:	6620      	str	r0, [r4, #96]	; 0x60
    423c:	e7d8      	b.n	41f0 <event_handler+0x3c>
	} else if (ctx->tx_buf) {
    423e:	6e0b      	ldr	r3, [r1, #96]	; 0x60
    4240:	2b00      	cmp	r3, #0
    4242:	d0d5      	beq.n	41f0 <event_handler+0x3c>
		ctx->tx_buf += dfs * len;
    4244:	4413      	add	r3, r2
    4246:	660b      	str	r3, [r1, #96]	; 0x60
    4248:	e7d2      	b.n	41f0 <event_handler+0x3c>
	ctx->rx_len -= len;
    424a:	1a9b      	subs	r3, r3, r2
    424c:	66e3      	str	r3, [r4, #108]	; 0x6c
	if (!ctx->rx_len) {
    424e:	b97b      	cbnz	r3, 4270 <event_handler+0xbc>
		++ctx->current_rx;
    4250:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4252:	3308      	adds	r3, #8
    4254:	65a3      	str	r3, [r4, #88]	; 0x58
		--ctx->rx_count;
    4256:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    4258:	3b01      	subs	r3, #1
    425a:	65e3      	str	r3, [r4, #92]	; 0x5c
			spi_context_get_next_buf(&ctx->current_rx,
    425c:	f104 026c 	add.w	r2, r4, #108	; 0x6c
    4260:	f104 015c 	add.w	r1, r4, #92	; 0x5c
    4264:	f104 0058 	add.w	r0, r4, #88	; 0x58
    4268:	f004 fe94 	bl	8f94 <spi_context_get_next_buf.constprop.0>
		ctx->rx_buf = (uint8_t *)
    426c:	66a0      	str	r0, [r4, #104]	; 0x68
    426e:	e7ce      	b.n	420e <event_handler+0x5a>
	} else if (ctx->rx_buf) {
    4270:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    4272:	2b00      	cmp	r3, #0
    4274:	d0cb      	beq.n	420e <event_handler+0x5a>
		ctx->rx_buf += dfs * len;
    4276:	4413      	add	r3, r2
    4278:	66a3      	str	r3, [r4, #104]	; 0x68
    427a:	e7c8      	b.n	420e <event_handler+0x5a>
}
    427c:	b006      	add	sp, #24
    427e:	bd10      	pop	{r4, pc}
    4280:	0000a848 	.word	0x0000a848
    4284:	00009d90 	.word	0x00009d90

00004288 <transceive>:
{
    4288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    428c:	b08d      	sub	sp, #52	; 0x34
    428e:	af00      	add	r7, sp, #0
    4290:	469a      	mov	sl, r3
	const struct spi_nrfx_config *dev_config = dev->config;
    4292:	6843      	ldr	r3, [r0, #4]
    4294:	60bb      	str	r3, [r7, #8]
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
    4296:	888b      	ldrh	r3, [r1, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    4298:	6904      	ldr	r4, [r0, #16]
{
    429a:	613a      	str	r2, [r7, #16]
    429c:	049b      	lsls	r3, r3, #18
    429e:	4606      	mov	r6, r0
    42a0:	4688      	mov	r8, r1
    42a2:	d439      	bmi.n	4318 <transceive+0x90>
	return z_impl_k_sem_take(sem, timeout);
    42a4:	f04f 33ff 	mov.w	r3, #4294967295
    42a8:	f04f 32ff 	mov.w	r2, #4294967295
    42ac:	f104 0010 	add.w	r0, r4, #16
    42b0:	f002 feac 	bl	700c <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    42b4:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
    42b8:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	ctx->callback = callback;
    42bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    42be:	6463      	str	r3, [r4, #68]	; 0x44
	ctx->callback_data = callback_data;
    42c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
	ctx->owner = spi_cfg;
    42c2:	f8c4 8004 	str.w	r8, [r4, #4]
	ctx->callback_data = callback_data;
    42c6:	64a3      	str	r3, [r4, #72]	; 0x48
	const struct spi_nrfx_config *dev_config = dev->config;
    42c8:	6873      	ldr	r3, [r6, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    42ca:	f8d6 9010 	ldr.w	r9, [r6, #16]
	const struct spi_nrfx_config *dev_config = dev->config;
    42ce:	617b      	str	r3, [r7, #20]
	uint32_t max_freq = dev_config->max_freq;
    42d0:	689b      	ldr	r3, [r3, #8]
    42d2:	607b      	str	r3, [r7, #4]
	if (dev_data->initialized && spi_context_configured(ctx, spi_cfg)) {
    42d4:	f899 3079 	ldrb.w	r3, [r9, #121]	; 0x79
    42d8:	60fb      	str	r3, [r7, #12]
    42da:	b123      	cbz	r3, 42e6 <transceive+0x5e>
    42dc:	f8d9 3000 	ldr.w	r3, [r9]
    42e0:	4598      	cmp	r8, r3
    42e2:	f000 80c9 	beq.w	4478 <transceive+0x1f0>
	if (spi_cfg->operation & SPI_HALF_DUPLEX) {
    42e6:	f8b8 c004 	ldrh.w	ip, [r8, #4]
    42ea:	f41c 6f00 	tst.w	ip, #2048	; 0x800
    42ee:	d01a      	beq.n	4326 <transceive+0x9e>
		LOG_ERR("Half-duplex not supported");
    42f0:	4bb4      	ldr	r3, [pc, #720]	; (45c4 <transceive+0x33c>)
    42f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    42f4:	2302      	movs	r3, #2
    42f6:	48b4      	ldr	r0, [pc, #720]	; (45c8 <transceive+0x340>)
    42f8:	62bb      	str	r3, [r7, #40]	; 0x28
    42fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
    42fe:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -ENOTSUP;
    4302:	f06f 0585 	mvn.w	r5, #133	; 0x85
		LOG_ERR("Half-duplex not supported");
    4306:	f004 fe58 	bl	8fba <z_log_msg_static_create.constprop.0>
		ctx->owner = NULL;
    430a:	2300      	movs	r3, #0
    430c:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
    430e:	f104 0010 	add.w	r0, r4, #16
    4312:	f002 fe55 	bl	6fc0 <z_impl_k_sem_give>
}
    4316:	e150      	b.n	45ba <transceive+0x332>
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
    4318:	69a3      	ldr	r3, [r4, #24]
    431a:	2b00      	cmp	r3, #0
    431c:	d1c2      	bne.n	42a4 <transceive+0x1c>
		(k_sem_count_get(&ctx->lock) == 0) &&
    431e:	6863      	ldr	r3, [r4, #4]
    4320:	4299      	cmp	r1, r3
    4322:	d1bf      	bne.n	42a4 <transceive+0x1c>
    4324:	e7d0      	b.n	42c8 <transceive+0x40>
	if (SPI_OP_MODE_GET(spi_cfg->operation) != SPI_OP_MODE_MASTER) {
    4326:	f01c 0f01 	tst.w	ip, #1
    432a:	d015      	beq.n	4358 <transceive+0xd0>
		LOG_ERR("Slave mode is not supported on %s", dev->name);
    432c:	466d      	mov	r5, sp
    432e:	b088      	sub	sp, #32
    4330:	6833      	ldr	r3, [r6, #0]
    4332:	466a      	mov	r2, sp
    4334:	49a5      	ldr	r1, [pc, #660]	; (45cc <transceive+0x344>)
    4336:	48a4      	ldr	r0, [pc, #656]	; (45c8 <transceive+0x340>)
    4338:	e9c2 1305 	strd	r1, r3, [r2, #20]
    433c:	f44f 7300 	mov.w	r3, #512	; 0x200
    4340:	8393      	strh	r3, [r2, #28]
    4342:	4ba3      	ldr	r3, [pc, #652]	; (45d0 <transceive+0x348>)
    4344:	f842 3f10 	str.w	r3, [r2, #16]!
    4348:	f44f 51e2 	mov.w	r1, #7232	; 0x1c40
    434c:	f004 fe35 	bl	8fba <z_log_msg_static_create.constprop.0>
    4350:	46ad      	mov	sp, r5
		return -EINVAL;
    4352:	f06f 0515 	mvn.w	r5, #21
    4356:	e7d8      	b.n	430a <transceive+0x82>
	if (spi_cfg->operation & SPI_MODE_LOOP) {
    4358:	f01c 0f08 	tst.w	ip, #8
    435c:	d00b      	beq.n	4376 <transceive+0xee>
		LOG_ERR("Loopback mode is not supported");
    435e:	4b9d      	ldr	r3, [pc, #628]	; (45d4 <transceive+0x34c>)
		LOG_ERR("Word sizes other than 8 bits are not supported");
    4360:	62fb      	str	r3, [r7, #44]	; 0x2c
    4362:	2302      	movs	r3, #2
    4364:	4898      	ldr	r0, [pc, #608]	; (45c8 <transceive+0x340>)
    4366:	62bb      	str	r3, [r7, #40]	; 0x28
    4368:	f107 0228 	add.w	r2, r7, #40	; 0x28
    436c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4370:	f004 fe23 	bl	8fba <z_log_msg_static_create.constprop.0>
	if (error == 0) {
    4374:	e7ed      	b.n	4352 <transceive+0xca>
	if (SPI_WORD_SIZE_GET(spi_cfg->operation) != 8) {
    4376:	f3cc 1345 	ubfx	r3, ip, #5, #6
    437a:	2b08      	cmp	r3, #8
    437c:	d001      	beq.n	4382 <transceive+0xfa>
		LOG_ERR("Word sizes other than 8 bits are not supported");
    437e:	4b96      	ldr	r3, [pc, #600]	; (45d8 <transceive+0x350>)
    4380:	e7ee      	b.n	4360 <transceive+0xd8>
	if (spi_cfg->frequency < 125000) {
    4382:	f8d8 5000 	ldr.w	r5, [r8]
    4386:	4b95      	ldr	r3, [pc, #596]	; (45dc <transceive+0x354>)
    4388:	429d      	cmp	r5, r3
    438a:	d801      	bhi.n	4390 <transceive+0x108>
		LOG_ERR("Frequencies lower than 125 kHz are not supported");
    438c:	4b94      	ldr	r3, [pc, #592]	; (45e0 <transceive+0x358>)
    438e:	e7e7      	b.n	4360 <transceive+0xd8>
	config = dev_config->def_config;
    4390:	697b      	ldr	r3, [r7, #20]
    4392:	f103 0b0c 	add.w	fp, r3, #12
    4396:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
    439a:	f107 0e18 	add.w	lr, r7, #24
    439e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
    43a2:	f8db 3000 	ldr.w	r3, [fp]
    43a6:	f8ce 3000 	str.w	r3, [lr]
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
    43aa:	687b      	ldr	r3, [r7, #4]
    43ac:	42ab      	cmp	r3, r5
    43ae:	bf28      	it	cs
    43b0:	462b      	movcs	r3, r5
    43b2:	461d      	mov	r5, r3
	if (frequency < 250000) {
    43b4:	4b8b      	ldr	r3, [pc, #556]	; (45e4 <transceive+0x35c>)
    43b6:	429d      	cmp	r5, r3
    43b8:	d946      	bls.n	4448 <transceive+0x1c0>
	} else if (frequency < 500000) {
    43ba:	4b8b      	ldr	r3, [pc, #556]	; (45e8 <transceive+0x360>)
    43bc:	429d      	cmp	r5, r3
    43be:	d946      	bls.n	444e <transceive+0x1c6>
	} else if (frequency < 1000000) {
    43c0:	4b8a      	ldr	r3, [pc, #552]	; (45ec <transceive+0x364>)
    43c2:	429d      	cmp	r5, r3
    43c4:	d946      	bls.n	4454 <transceive+0x1cc>
	} else if (frequency < 2000000) {
    43c6:	4b8a      	ldr	r3, [pc, #552]	; (45f0 <transceive+0x368>)
    43c8:	429d      	cmp	r5, r3
    43ca:	d946      	bls.n	445a <transceive+0x1d2>
	} else if (frequency < 4000000) {
    43cc:	4b89      	ldr	r3, [pc, #548]	; (45f4 <transceive+0x36c>)
    43ce:	429d      	cmp	r5, r3
    43d0:	d946      	bls.n	4460 <transceive+0x1d8>
		return NRF_SPIM_FREQ_4M;
    43d2:	4b89      	ldr	r3, [pc, #548]	; (45f8 <transceive+0x370>)
    43d4:	429d      	cmp	r5, r3
    43d6:	bf2c      	ite	cs
    43d8:	f04f 4500 	movcs.w	r5, #2147483648	; 0x80000000
    43dc:	f04f 4580 	movcc.w	r5, #1073741824	; 0x40000000
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
    43e0:	f01c 0f02 	tst.w	ip, #2
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
    43e4:	623d      	str	r5, [r7, #32]
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
    43e6:	f00c 0304 	and.w	r3, ip, #4
    43ea:	d03c      	beq.n	4466 <transceive+0x1de>
			return NRF_SPIM_MODE_2;
    43ec:	2b00      	cmp	r3, #0
    43ee:	bf14      	ite	ne
    43f0:	2303      	movne	r3, #3
    43f2:	2302      	moveq	r3, #2
	config.mode      = get_nrf_spim_mode(spi_cfg->operation);
    43f4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	if (dev_data->initialized) {
    43f8:	68fb      	ldr	r3, [r7, #12]
	if (operation & SPI_TRANSFER_LSB) {
    43fa:	f3cc 1c00 	ubfx	ip, ip, #4, #1
	config.bit_order = get_nrf_spim_bit_order(spi_cfg->operation);
    43fe:	f887 c025 	strb.w	ip, [r7, #37]	; 0x25
	if (dev_data->initialized) {
    4402:	b12b      	cbz	r3, 4410 <transceive+0x188>
		nrfx_spim_uninit(&dev_config->spim);
    4404:	6978      	ldr	r0, [r7, #20]
    4406:	f002 f831 	bl	646c <nrfx_spim_uninit>
		dev_data->initialized = false;
    440a:	2300      	movs	r3, #0
    440c:	f889 3079 	strb.w	r3, [r9, #121]	; 0x79
	result = nrfx_spim_init(&dev_config->spim, &config,
    4410:	464b      	mov	r3, r9
    4412:	4a7a      	ldr	r2, [pc, #488]	; (45fc <transceive+0x374>)
    4414:	6978      	ldr	r0, [r7, #20]
    4416:	f107 0118 	add.w	r1, r7, #24
    441a:	f001 ff79 	bl	6310 <nrfx_spim_init>
	if (result != NRFX_SUCCESS) {
    441e:	4b78      	ldr	r3, [pc, #480]	; (4600 <transceive+0x378>)
    4420:	4298      	cmp	r0, r3
    4422:	d024      	beq.n	446e <transceive+0x1e6>
		LOG_ERR("Failed to initialize nrfx driver: %08x", result);
    4424:	466d      	mov	r5, sp
    4426:	b088      	sub	sp, #32
    4428:	466a      	mov	r2, sp
    442a:	4b76      	ldr	r3, [pc, #472]	; (4604 <transceive+0x37c>)
    442c:	e9c2 3005 	strd	r3, r0, [r2, #20]
    4430:	2303      	movs	r3, #3
    4432:	f842 3f10 	str.w	r3, [r2, #16]!
    4436:	4864      	ldr	r0, [pc, #400]	; (45c8 <transceive+0x340>)
    4438:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    443c:	f004 fdbd 	bl	8fba <z_log_msg_static_create.constprop.0>
    4440:	46ad      	mov	sp, r5
		return -EIO;
    4442:	f06f 0504 	mvn.w	r5, #4
    4446:	e760      	b.n	430a <transceive+0x82>
		return NRF_SPIM_FREQ_125K;
    4448:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
    444c:	e7c8      	b.n	43e0 <transceive+0x158>
		return NRF_SPIM_FREQ_250K;
    444e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
    4452:	e7c5      	b.n	43e0 <transceive+0x158>
		return NRF_SPIM_FREQ_500K;
    4454:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
    4458:	e7c2      	b.n	43e0 <transceive+0x158>
		return NRF_SPIM_FREQ_1M;
    445a:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    445e:	e7bf      	b.n	43e0 <transceive+0x158>
		return NRF_SPIM_FREQ_2M;
    4460:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
    4464:	e7bc      	b.n	43e0 <transceive+0x158>
		if (SPI_MODE_GET(operation) & SPI_MODE_CPHA) {
    4466:	3b00      	subs	r3, #0
    4468:	bf18      	it	ne
    446a:	2301      	movne	r3, #1
    446c:	e7c2      	b.n	43f4 <transceive+0x16c>
	dev_data->initialized = true;
    446e:	2301      	movs	r3, #1
    4470:	f889 3079 	strb.w	r3, [r9, #121]	; 0x79
	ctx->config = spi_cfg;
    4474:	f8c9 8000 	str.w	r8, [r9]
		dev_data->busy = true;
    4478:	2301      	movs	r3, #1
    447a:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
    447e:	693b      	ldr	r3, [r7, #16]
    4480:	2b00      	cmp	r3, #0
    4482:	d170      	bne.n	4566 <transceive+0x2de>
    4484:	6523      	str	r3, [r4, #80]	; 0x50
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
    4486:	2300      	movs	r3, #0
    4488:	6563      	str	r3, [r4, #84]	; 0x54
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
    448a:	f104 0264 	add.w	r2, r4, #100	; 0x64
    448e:	f104 0154 	add.w	r1, r4, #84	; 0x54
    4492:	f104 0050 	add.w	r0, r4, #80	; 0x50
    4496:	f004 fd7d 	bl	8f94 <spi_context_get_next_buf.constprop.0>
	ctx->tx_buf = (const uint8_t *)
    449a:	6620      	str	r0, [r4, #96]	; 0x60
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
    449c:	f1ba 0f00 	cmp.w	sl, #0
    44a0:	d169      	bne.n	4576 <transceive+0x2ee>
    44a2:	f8c4 a058 	str.w	sl, [r4, #88]	; 0x58
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
    44a6:	2300      	movs	r3, #0
    44a8:	65e3      	str	r3, [r4, #92]	; 0x5c
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
    44aa:	f104 026c 	add.w	r2, r4, #108	; 0x6c
    44ae:	f104 015c 	add.w	r1, r4, #92	; 0x5c
    44b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
    44b6:	f004 fd6d 	bl	8f94 <spi_context_get_next_buf.constprop.0>
	ctx->sync_status = 0;
    44ba:	2500      	movs	r5, #0
	_spi_context_cs_control(ctx, on, false);
    44bc:	462a      	mov	r2, r5
	ctx->rx_buf = (uint8_t *)
    44be:	66a0      	str	r0, [r4, #104]	; 0x68
	_spi_context_cs_control(ctx, on, false);
    44c0:	2101      	movs	r1, #1
    44c2:	4620      	mov	r0, r4
	ctx->sync_status = 0;
    44c4:	6425      	str	r5, [r4, #64]	; 0x40
	_spi_context_cs_control(ctx, on, false);
    44c6:	f004 fd8f 	bl	8fe8 <_spi_context_cs_control>
		transfer_next_chunk(dev);
    44ca:	4630      	mov	r0, r6
    44cc:	f7ff fe26 	bl	411c <transfer_next_chunk>
	if (wait) {
    44d0:	f894 204c 	ldrb.w	r2, [r4, #76]	; 0x4c
    44d4:	2a00      	cmp	r2, #0
    44d6:	d170      	bne.n	45ba <transceive+0x332>
static inline size_t spi_context_total_tx_len(struct spi_context *ctx)
{
	size_t n;
	size_t total_len = 0;

	for (n = 0; n < ctx->tx_count; ++n) {
    44d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    44da:	4613      	mov	r3, r2
    44dc:	4283      	cmp	r3, r0
    44de:	d152      	bne.n	4586 <transceive+0x2fe>
}

static inline size_t spi_context_total_rx_len(struct spi_context *ctx)
{
	size_t n;
	size_t total_len = 0;
    44e0:	2300      	movs	r3, #0

	for (n = 0; n < ctx->rx_count; ++n) {
    44e2:	6de5      	ldr	r5, [r4, #92]	; 0x5c
    44e4:	4619      	mov	r1, r3
    44e6:	42a9      	cmp	r1, r5
    44e8:	d154      	bne.n	4594 <transceive+0x30c>
			timeout_ms = MAX(tx_len, rx_len) * 8 * 1000 /
    44ea:	4293      	cmp	r3, r2
				     ctx->config->frequency;
    44ec:	46a0      	mov	r8, r4
			timeout_ms = MAX(tx_len, rx_len) * 8 * 1000 /
    44ee:	bf38      	it	cc
    44f0:	4613      	movcc	r3, r2
    44f2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
    44f6:	fb02 f503 	mul.w	r5, r2, r3
				     ctx->config->frequency;
    44fa:	f858 3b28 	ldr.w	r3, [r8], #40
			return ((t * to_hz + off) / from_hz);
    44fe:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
			timeout_ms = MAX(tx_len, rx_len) * 8 * 1000 /
    4502:	681b      	ldr	r3, [r3, #0]
    4504:	fbb5 f5f3 	udiv	r5, r5, r3
    4508:	f240 30e7 	movw	r0, #999	; 0x3e7
			timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
    450c:	35c8      	adds	r5, #200	; 0xc8
    450e:	2100      	movs	r1, #0
    4510:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4514:	2300      	movs	r3, #0
    4516:	fbe5 010c 	umlal	r0, r1, r5, ip
    451a:	f7fb fde1 	bl	e0 <__aeabi_uldivmod>
    451e:	4602      	mov	r2, r0
    4520:	460b      	mov	r3, r1
	return z_impl_k_sem_take(sem, timeout);
    4522:	4640      	mov	r0, r8
    4524:	f002 fd72 	bl	700c <z_impl_k_sem_take>
		if (k_sem_take(&ctx->sync, timeout)) {
    4528:	2800      	cmp	r0, #0
    452a:	d03a      	beq.n	45a2 <transceive+0x31a>
			LOG_ERR("Timeout waiting for transfer complete");
    452c:	4b36      	ldr	r3, [pc, #216]	; (4608 <transceive+0x380>)
    452e:	62fb      	str	r3, [r7, #44]	; 0x2c
    4530:	2302      	movs	r3, #2
    4532:	4825      	ldr	r0, [pc, #148]	; (45c8 <transceive+0x340>)
    4534:	62bb      	str	r3, [r7, #40]	; 0x28
    4536:	f107 0228 	add.w	r2, r7, #40	; 0x28
    453a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    453e:	f004 fd3c 	bl	8fba <z_log_msg_static_create.constprop.0>
			dev_data->chunk_len = 0;
    4542:	2500      	movs	r5, #0
			nrfx_spim_uninit(&dev_config->spim);
    4544:	68b8      	ldr	r0, [r7, #8]
			dev_data->chunk_len = 0;
    4546:	6765      	str	r5, [r4, #116]	; 0x74
			nrfx_spim_uninit(&dev_config->spim);
    4548:	f001 ff90 	bl	646c <nrfx_spim_uninit>
			dev_data->initialized = false;
    454c:	f884 5079 	strb.w	r5, [r4, #121]	; 0x79
			finish_transaction(dev, -ETIMEDOUT);
    4550:	f06f 0173 	mvn.w	r1, #115	; 0x73
    4554:	4630      	mov	r0, r6
    4556:	f004 fd8b 	bl	9070 <finish_transaction>
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_RESET);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_reset(sem);
    455a:	4640      	mov	r0, r8
    455c:	f002 fd7e 	bl	705c <z_impl_k_sem_reset>
		error = spi_context_wait_for_completion(&dev_data->ctx);
    4560:	f06f 0573 	mvn.w	r5, #115	; 0x73
    4564:	e6d1      	b.n	430a <transceive+0x82>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
    4566:	693b      	ldr	r3, [r7, #16]
    4568:	681b      	ldr	r3, [r3, #0]
    456a:	6523      	str	r3, [r4, #80]	; 0x50
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
    456c:	2b00      	cmp	r3, #0
    456e:	d08a      	beq.n	4486 <transceive+0x1fe>
    4570:	693b      	ldr	r3, [r7, #16]
    4572:	685b      	ldr	r3, [r3, #4]
    4574:	e788      	b.n	4488 <transceive+0x200>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
    4576:	f8da 3000 	ldr.w	r3, [sl]
    457a:	65a3      	str	r3, [r4, #88]	; 0x58
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
    457c:	2b00      	cmp	r3, #0
    457e:	d092      	beq.n	44a6 <transceive+0x21e>
    4580:	f8da 3004 	ldr.w	r3, [sl, #4]
    4584:	e790      	b.n	44a8 <transceive+0x220>
		total_len += ctx->current_tx[n].len;
    4586:	6d21      	ldr	r1, [r4, #80]	; 0x50
    4588:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
	for (n = 0; n < ctx->tx_count; ++n) {
    458c:	3301      	adds	r3, #1
		total_len += ctx->current_tx[n].len;
    458e:	6849      	ldr	r1, [r1, #4]
    4590:	440a      	add	r2, r1
	for (n = 0; n < ctx->tx_count; ++n) {
    4592:	e7a3      	b.n	44dc <transceive+0x254>
		total_len += ctx->current_rx[n].len;
    4594:	6da0      	ldr	r0, [r4, #88]	; 0x58
    4596:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
	for (n = 0; n < ctx->rx_count; ++n) {
    459a:	3101      	adds	r1, #1
		total_len += ctx->current_rx[n].len;
    459c:	6840      	ldr	r0, [r0, #4]
    459e:	4403      	add	r3, r0
	for (n = 0; n < ctx->rx_count; ++n) {
    45a0:	e7a1      	b.n	44e6 <transceive+0x25e>
		status = ctx->sync_status;
    45a2:	6c25      	ldr	r5, [r4, #64]	; 0x40
		if (error == -ETIMEDOUT) {
    45a4:	f115 0f74 	cmn.w	r5, #116	; 0x74
    45a8:	d0cb      	beq.n	4542 <transceive+0x2ba>
	if (!ctx->asynchronous || (status < 0)) {
    45aa:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
    45ae:	2b00      	cmp	r3, #0
    45b0:	f43f aeab 	beq.w	430a <transceive+0x82>
    45b4:	2d00      	cmp	r5, #0
    45b6:	f6ff aea8 	blt.w	430a <transceive+0x82>
}
    45ba:	4628      	mov	r0, r5
    45bc:	3734      	adds	r7, #52	; 0x34
    45be:	46bd      	mov	sp, r7
    45c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    45c4:	0000a866 	.word	0x0000a866
    45c8:	00009d90 	.word	0x00009d90
    45cc:	0000a880 	.word	0x0000a880
    45d0:	01000003 	.word	0x01000003
    45d4:	0000a8a2 	.word	0x0000a8a2
    45d8:	0000a8c1 	.word	0x0000a8c1
    45dc:	0001e847 	.word	0x0001e847
    45e0:	0000a8f0 	.word	0x0000a8f0
    45e4:	0003d08f 	.word	0x0003d08f
    45e8:	0007a11f 	.word	0x0007a11f
    45ec:	000f423f 	.word	0x000f423f
    45f0:	001e847f 	.word	0x001e847f
    45f4:	003d08ff 	.word	0x003d08ff
    45f8:	007a1200 	.word	0x007a1200
    45fc:	000041b5 	.word	0x000041b5
    4600:	0bad0000 	.word	0x0bad0000
    4604:	0000a921 	.word	0x0000a921
    4608:	0000a948 	.word	0x0000a948

0000460c <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    460c:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    460e:	2301      	movs	r3, #1
    4610:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4612:	4a0e      	ldr	r2, [pc, #56]	; (464c <compare_int_lock+0x40>)
    4614:	f3bf 8f5b 	dmb	ish
    4618:	43dc      	mvns	r4, r3
    461a:	e852 1f00 	ldrex	r1, [r2]
    461e:	ea01 0504 	and.w	r5, r1, r4
    4622:	e842 5600 	strex	r6, r5, [r2]
    4626:	2e00      	cmp	r6, #0
    4628:	d1f7      	bne.n	461a <compare_int_lock+0xe>
    462a:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    462e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    4632:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    4634:	4806      	ldr	r0, [pc, #24]	; (4650 <compare_int_lock+0x44>)
    4636:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    463a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    463e:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    4642:	420b      	tst	r3, r1
}
    4644:	bf14      	ite	ne
    4646:	2001      	movne	r0, #1
    4648:	2000      	moveq	r0, #0
    464a:	bd70      	pop	{r4, r5, r6, pc}
    464c:	20000aa8 	.word	0x20000aa8
    4650:	40011000 	.word	0x40011000

00004654 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
    4654:	b470      	push	{r4, r5, r6}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint32_t dticks = (uint32_t)(expire_time - last_count) / CYC_PER_TICK;
    4656:	490e      	ldr	r1, [pc, #56]	; (4690 <sys_clock_timeout_handler+0x3c>)
    4658:	e9d1 3400 	ldrd	r3, r4, [r1]
    465c:	1ad0      	subs	r0, r2, r3

	last_count += dticks * CYC_PER_TICK;
    465e:	18c3      	adds	r3, r0, r3
    4660:	f144 0400 	adc.w	r4, r4, #0
	return absolute_time & COUNTER_MAX;
    4664:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	last_count += dticks * CYC_PER_TICK;
    4668:	e9c1 3400 	strd	r3, r4, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    466c:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    4670:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    4674:	d209      	bcs.n	468a <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    4676:	4b07      	ldr	r3, [pc, #28]	; (4694 <sys_clock_timeout_handler+0x40>)
    4678:	681b      	ldr	r3, [r3, #0]
    467a:	0a1a      	lsrs	r2, r3, #8
    467c:	061b      	lsls	r3, r3, #24
    467e:	199c      	adds	r4, r3, r6
    4680:	4b05      	ldr	r3, [pc, #20]	; (4698 <sys_clock_timeout_handler+0x44>)
    4682:	f142 0500 	adc.w	r5, r2, #0
    4686:	e9c3 4500 	strd	r4, r5, [r3]
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(dticks);
}
    468a:	bc70      	pop	{r4, r5, r6}
	sys_clock_announce(dticks);
    468c:	f003 ba66 	b.w	7b5c <sys_clock_announce>
    4690:	200007a8 	.word	0x200007a8
    4694:	20000aac 	.word	0x20000aac
    4698:	200007b0 	.word	0x200007b0

0000469c <compare_int_unlock>:
	if (key) {
    469c:	b311      	cbz	r1, 46e4 <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    469e:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    46a2:	2301      	movs	r3, #1
    46a4:	4a10      	ldr	r2, [pc, #64]	; (46e8 <compare_int_unlock+0x4c>)
    46a6:	4083      	lsls	r3, r0
    46a8:	e852 cf00 	ldrex	ip, [r2]
    46ac:	ea4c 0c03 	orr.w	ip, ip, r3
    46b0:	e842 c100 	strex	r1, ip, [r2]
    46b4:	2900      	cmp	r1, #0
    46b6:	d1f7      	bne.n	46a8 <compare_int_unlock+0xc>
    46b8:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    46bc:	4a0b      	ldr	r2, [pc, #44]	; (46ec <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    46be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    46c2:	4083      	lsls	r3, r0
    46c4:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    46c8:	4b09      	ldr	r3, [pc, #36]	; (46f0 <compare_int_unlock+0x54>)
    46ca:	f3bf 8f5b 	dmb	ish
    46ce:	681b      	ldr	r3, [r3, #0]
    46d0:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    46d4:	40c3      	lsrs	r3, r0
    46d6:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    46d8:	bf42      	ittt	mi
    46da:	4b06      	ldrmi	r3, [pc, #24]	; (46f4 <compare_int_unlock+0x58>)
    46dc:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    46e0:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    46e4:	4770      	bx	lr
    46e6:	bf00      	nop
    46e8:	20000aa8 	.word	0x20000aa8
    46ec:	40011000 	.word	0x40011000
    46f0:	20000aa4 	.word	0x20000aa4
    46f4:	e000e100 	.word	0xe000e100

000046f8 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    46f8:	4b0d      	ldr	r3, [pc, #52]	; (4730 <z_nrf_rtc_timer_read+0x38>)
    46fa:	6818      	ldr	r0, [r3, #0]
    46fc:	0a01      	lsrs	r1, r0, #8
    46fe:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    4700:	f3bf 8f5f 	dmb	sy
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    4704:	4b0b      	ldr	r3, [pc, #44]	; (4734 <z_nrf_rtc_timer_read+0x3c>)
    4706:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    470a:	1818      	adds	r0, r3, r0
    470c:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    4710:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    4714:	d20a      	bcs.n	472c <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    4716:	4b08      	ldr	r3, [pc, #32]	; (4738 <z_nrf_rtc_timer_read+0x40>)
    4718:	e9d3 2300 	ldrd	r2, r3, [r3]
    471c:	4290      	cmp	r0, r2
    471e:	eb71 0303 	sbcs.w	r3, r1, r3
    4722:	d203      	bcs.n	472c <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    4724:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    4728:	f141 0100 	adc.w	r1, r1, #0
}
    472c:	4770      	bx	lr
    472e:	bf00      	nop
    4730:	20000aac 	.word	0x20000aac
    4734:	40011000 	.word	0x40011000
    4738:	200007b0 	.word	0x200007b0

0000473c <compare_set>:
{
    473c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4740:	4616      	mov	r6, r2
    4742:	461f      	mov	r7, r3
    4744:	4604      	mov	r4, r0
	key = compare_int_lock(chan);
    4746:	f7ff ff61 	bl	460c <compare_int_lock>
    474a:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    474c:	f7ff ffd4 	bl	46f8 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    4750:	42b0      	cmp	r0, r6
    4752:	eb71 0307 	sbcs.w	r3, r1, r7
    4756:	d251      	bcs.n	47fc <compare_set+0xc0>
		if (target_time - curr_time > COUNTER_HALF_SPAN) {
    4758:	4b3a      	ldr	r3, [pc, #232]	; (4844 <compare_set+0x108>)
    475a:	1a30      	subs	r0, r6, r0
    475c:	eb67 0101 	sbc.w	r1, r7, r1
    4760:	4298      	cmp	r0, r3
    4762:	f171 0100 	sbcs.w	r1, r1, #0
    4766:	d26a      	bcs.n	483e <compare_set+0x102>
		if (target_time != cc_data[chan].target_time) {
    4768:	4b37      	ldr	r3, [pc, #220]	; (4848 <compare_set+0x10c>)
    476a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    476e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    4772:	429f      	cmp	r7, r3
    4774:	bf08      	it	eq
    4776:	4296      	cmpeq	r6, r2
    4778:	d04e      	beq.n	4818 <compare_set+0xdc>
    p_reg->EVTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    477a:	4934      	ldr	r1, [pc, #208]	; (484c <compare_set+0x110>)
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    477c:	f44f 3980 	mov.w	r9, #65536	; 0x10000
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    4780:	f104 0550 	add.w	r5, r4, #80	; 0x50
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4784:	fa09 f904 	lsl.w	r9, r9, r4
	return nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    4788:	00ad      	lsls	r5, r5, #2
    478a:	f8c1 9348 	str.w	r9, [r1, #840]	; 0x348
	event_clear(chan);
    478e:	4620      	mov	r0, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4790:	b2ad      	uxth	r5, r5
    4792:	f004 fca6 	bl	90e2 <event_clear>
	return absolute_time & COUNTER_MAX;
    4796:	f026 4b7f 	bic.w	fp, r6, #4278190080	; 0xff000000
    479a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
    p_reg->CC[ch] = cc_val;
    479e:	f504 73a8 	add.w	r3, r4, #336	; 0x150
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    47a2:	4a2b      	ldr	r2, [pc, #172]	; (4850 <compare_set+0x114>)
    47a4:	9301      	str	r3, [sp, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    47a6:	f505 3588 	add.w	r5, r5, #69632	; 0x11000
	uint32_t cc_val = req_cc;
    47aa:	46dc      	mov	ip, fp
	uint32_t cc_inc = MIN_CYCLES_FROM_NOW;
    47ac:	f04f 0a03 	mov.w	sl, #3
    p_reg->CC[ch] = cc_val;
    47b0:	9b01      	ldr	r3, [sp, #4]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    47b2:	f02c 407f 	bic.w	r0, ip, #4278190080	; 0xff000000
    47b6:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    p_reg->EVTENSET = mask;
    47ba:	f8c1 9344 	str.w	r9, [r1, #836]	; 0x344
     return p_reg->COUNTER;
    47be:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    47c2:	f06f 0002 	mvn.w	r0, #2
    47c6:	eba0 0008 	sub.w	r0, r0, r8
    47ca:	4460      	add	r0, ip
    47cc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + MIN_CYCLES_FROM_NOW) >
    47d0:	4290      	cmp	r0, r2
    47d2:	d921      	bls.n	4818 <compare_set+0xdc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    47d4:	6828      	ldr	r0, [r5, #0]
			if (event_check(chan)) {
    47d6:	b160      	cbz	r0, 47f2 <compare_set+0xb6>
     return p_reg->COUNTER;
    47d8:	f8d1 8504 	ldr.w	r8, [r1, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    47dc:	eba8 000b 	sub.w	r0, r8, fp
    47e0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
				if (counter_sub(now, req_cc) > COUNTER_HALF_SPAN) {
    47e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    47e8:	d916      	bls.n	4818 <compare_set+0xdc>
					event_clear(chan);
    47ea:	4620      	mov	r0, r4
    47ec:	f004 fc79 	bl	90e2 <event_clear>
    47f0:	4a17      	ldr	r2, [pc, #92]	; (4850 <compare_set+0x114>)
			cc_val = now + cc_inc;
    47f2:	eb0a 0c08 	add.w	ip, sl, r8
			cc_inc++;
    47f6:	f10a 0a01 	add.w	sl, sl, #1
	for (;;) {
    47fa:	e7d9      	b.n	47b0 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    47fc:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    47fe:	4a15      	ldr	r2, [pc, #84]	; (4854 <compare_set+0x118>)
    4800:	f3bf 8f5b 	dmb	ish
    4804:	40a3      	lsls	r3, r4
    4806:	e852 0f00 	ldrex	r0, [r2]
    480a:	4318      	orrs	r0, r3
    480c:	e842 0100 	strex	r1, r0, [r2]
    4810:	2900      	cmp	r1, #0
    4812:	d1f8      	bne.n	4806 <compare_set+0xca>
    4814:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    4818:	490b      	ldr	r1, [pc, #44]	; (4848 <compare_set+0x10c>)
	cc_data[chan].callback = handler;
    481a:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    481c:	0123      	lsls	r3, r4, #4
    481e:	eb01 1204 	add.w	r2, r1, r4, lsl #4
    4822:	e9c2 6702 	strd	r6, r7, [r2, #8]
	cc_data[chan].callback = handler;
    4826:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    4828:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    482a:	6053      	str	r3, [r2, #4]
	return ret;
    482c:	2500      	movs	r5, #0
	compare_int_unlock(chan, key);
    482e:	4620      	mov	r0, r4
    4830:	9900      	ldr	r1, [sp, #0]
    4832:	f7ff ff33 	bl	469c <compare_int_unlock>
}
    4836:	4628      	mov	r0, r5
    4838:	b003      	add	sp, #12
    483a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return -EINVAL;
    483e:	f06f 0515 	mvn.w	r5, #21
    4842:	e7f4      	b.n	482e <compare_set+0xf2>
    4844:	00800001 	.word	0x00800001
    4848:	20000798 	.word	0x20000798
    484c:	40011000 	.word	0x40011000
    4850:	007ffffd 	.word	0x007ffffd
    4854:	20000aa4 	.word	0x20000aa4

00004858 <sys_clock_driver_init>:
	int_event_disable_rtc();
	NVIC_ClearPendingIRQ(RTC_IRQn);
}

static int sys_clock_driver_init(void)
{
    4858:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->INTENCLR = mask;
    485a:	4c1b      	ldr	r4, [pc, #108]	; (48c8 <sys_clock_driver_init+0x70>)
    485c:	4b1b      	ldr	r3, [pc, #108]	; (48cc <sys_clock_driver_init+0x74>)
    485e:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    p_reg->EVTENCLR = mask;
    4862:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	int_event_disable_rtc();

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    4866:	4b1a      	ldr	r3, [pc, #104]	; (48d0 <sys_clock_driver_init+0x78>)
    p_reg->PRESCALER = val;
    4868:	2500      	movs	r5, #0
    486a:	f04f 30ff 	mov.w	r0, #4294967295
    486e:	f04f 31ff 	mov.w	r1, #4294967295
    4872:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
    4876:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    487a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    487e:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4882:	4b14      	ldr	r3, [pc, #80]	; (48d4 <sys_clock_driver_init+0x7c>)
    4884:	2602      	movs	r6, #2
    4886:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    488a:	2101      	movs	r1, #1
    488c:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
    4890:	2011      	movs	r0, #17
    4892:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    4896:	462a      	mov	r2, r5
    4898:	f7fe fa38 	bl	2d0c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    489c:	2011      	movs	r0, #17
    489e:	f7fe fa05 	bl	2cac <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    48a2:	4a0d      	ldr	r2, [pc, #52]	; (48d8 <sys_clock_driver_init+0x80>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    48a4:	2301      	movs	r3, #1
    48a6:	60a3      	str	r3, [r4, #8]
    48a8:	6023      	str	r3, [r4, #0]
    48aa:	6013      	str	r3, [r2, #0]
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_CYCLES : CYC_PER_TICK;

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    48ac:	4b0b      	ldr	r3, [pc, #44]	; (48dc <sys_clock_driver_init+0x84>)
    48ae:	4a0c      	ldr	r2, [pc, #48]	; (48e0 <sys_clock_driver_init+0x88>)
    48b0:	9300      	str	r3, [sp, #0]
    48b2:	9501      	str	r5, [sp, #4]
    48b4:	2300      	movs	r3, #0
    48b6:	4628      	mov	r0, r5
    48b8:	f7ff ff40 	bl	473c <compare_set>

	z_nrf_clock_control_lf_on(mode);
    48bc:	4630      	mov	r0, r6
    48be:	f7ff f8bb 	bl	3a38 <z_nrf_clock_control_lf_on>

	return 0;
}
    48c2:	4628      	mov	r0, r5
    48c4:	b002      	add	sp, #8
    48c6:	bd70      	pop	{r4, r5, r6, pc}
    48c8:	40011000 	.word	0x40011000
    48cc:	000f0003 	.word	0x000f0003
    48d0:	20000798 	.word	0x20000798
    48d4:	e000e100 	.word	0xe000e100
    48d8:	20000aa8 	.word	0x20000aa8
    48dc:	00004655 	.word	0x00004655
    48e0:	007fffff 	.word	0x007fffff

000048e4 <rtc_nrf_isr>:
{
    48e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    48e8:	4c2b      	ldr	r4, [pc, #172]	; (4998 <rtc_nrf_isr+0xb4>)
    48ea:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    48ee:	0799      	lsls	r1, r3, #30
    48f0:	d50b      	bpl.n	490a <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    48f2:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    48f6:	b143      	cbz	r3, 490a <rtc_nrf_isr+0x26>
		overflow_cnt++;
    48f8:	4a28      	ldr	r2, [pc, #160]	; (499c <rtc_nrf_isr+0xb8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    48fa:	2300      	movs	r3, #0
    48fc:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    4900:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    4904:	6813      	ldr	r3, [r2, #0]
    4906:	3301      	adds	r3, #1
    4908:	6013      	str	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    490a:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    490e:	03da      	lsls	r2, r3, #15
    4910:	d523      	bpl.n	495a <rtc_nrf_isr+0x76>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4912:	f3bf 8f5b 	dmb	ish
    4916:	4b22      	ldr	r3, [pc, #136]	; (49a0 <rtc_nrf_isr+0xbc>)
    4918:	e853 2f00 	ldrex	r2, [r3]
    491c:	f022 0101 	bic.w	r1, r2, #1
    4920:	e843 1000 	strex	r0, r1, [r3]
    4924:	2800      	cmp	r0, #0
    4926:	d1f7      	bne.n	4918 <rtc_nrf_isr+0x34>
    4928:	f3bf 8f5b 	dmb	ish
		if ((atomic_and(&force_isr_mask, ~BIT(chan)) & BIT(chan)) ||
    492c:	07d3      	lsls	r3, r2, #31
    492e:	d402      	bmi.n	4936 <rtc_nrf_isr+0x52>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4930:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    4934:	b18b      	cbz	r3, 495a <rtc_nrf_isr+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4936:	2500      	movs	r5, #0
    4938:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    493c:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		curr_time = z_nrf_rtc_timer_read();
    4940:	f7ff feda 	bl	46f8 <z_nrf_rtc_timer_read>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4944:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
    4948:	b672      	cpsid	i
		expire_time = cc_data[chan].target_time;
    494a:	4b16      	ldr	r3, [pc, #88]	; (49a4 <rtc_nrf_isr+0xc0>)
    494c:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    4950:	42b0      	cmp	r0, r6
    4952:	41b9      	sbcs	r1, r7
    4954:	d204      	bcs.n	4960 <rtc_nrf_isr+0x7c>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    4956:	f382 8810 	msr	PRIMASK, r2
}
    495a:	b003      	add	sp, #12
    495c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    4960:	f04f 38ff 	mov.w	r8, #4294967295
    4964:	f04f 39ff 	mov.w	r9, #4294967295
    4968:	e9c3 8902 	strd	r8, r9, [r3, #8]
			user_context = cc_data[chan].user_context;
    496c:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].callback = NULL;
    4970:	601d      	str	r5, [r3, #0]
    p_reg->EVTENCLR = mask;
    4972:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4976:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    497a:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    497e:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    4982:	f382 8810 	msr	PRIMASK, r2
		if (handler) {
    4986:	2900      	cmp	r1, #0
    4988:	d0e7      	beq.n	495a <rtc_nrf_isr+0x76>
			handler(chan, expire_time, user_context);
    498a:	9000      	str	r0, [sp, #0]
    498c:	4632      	mov	r2, r6
    498e:	463b      	mov	r3, r7
    4990:	4628      	mov	r0, r5
    4992:	4788      	blx	r1
    4994:	e7e1      	b.n	495a <rtc_nrf_isr+0x76>
    4996:	bf00      	nop
    4998:	40011000 	.word	0x40011000
    499c:	20000aac 	.word	0x20000aac
    49a0:	20000aa4 	.word	0x20000aa4
    49a4:	20000798 	.word	0x20000798

000049a8 <sys_clock_set_timeout>:
	if (ticks == K_TICKS_FOREVER) {
    49a8:	1c43      	adds	r3, r0, #1
{
    49aa:	b513      	push	{r0, r1, r4, lr}
	if (ticks == K_TICKS_FOREVER) {
    49ac:	d022      	beq.n	49f4 <sys_clock_set_timeout+0x4c>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    49ae:	2801      	cmp	r0, #1
    49b0:	dd22      	ble.n	49f8 <sys_clock_set_timeout+0x50>
    49b2:	4a12      	ldr	r2, [pc, #72]	; (49fc <sys_clock_set_timeout+0x54>)
    49b4:	4b12      	ldr	r3, [pc, #72]	; (4a00 <sys_clock_set_timeout+0x58>)
    49b6:	4290      	cmp	r0, r2
    49b8:	bfd4      	ite	le
    49ba:	4604      	movle	r4, r0
    49bc:	461c      	movgt	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    49be:	f7ff fe9b 	bl	46f8 <z_nrf_rtc_timer_read>
    49c2:	4b10      	ldr	r3, [pc, #64]	; (4a04 <sys_clock_set_timeout+0x5c>)
	if (cyc > MAX_CYCLES) {
    49c4:	490e      	ldr	r1, [pc, #56]	; (4a00 <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    49c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    49ca:	1a80      	subs	r0, r0, r2
		cyc = 0;
    49cc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    49d0:	bf28      	it	cs
    49d2:	2400      	movcs	r4, #0
	cyc += unannounced;
    49d4:	4404      	add	r4, r0
	if (cyc > MAX_CYCLES) {
    49d6:	428c      	cmp	r4, r1
    49d8:	bf28      	it	cs
    49da:	460c      	movcs	r4, r1
	uint64_t target_time = cyc + last_count;
    49dc:	18a2      	adds	r2, r4, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    49de:	490a      	ldr	r1, [pc, #40]	; (4a08 <sys_clock_set_timeout+0x60>)
    49e0:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    49e2:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    49e6:	9001      	str	r0, [sp, #4]
    49e8:	f143 0300 	adc.w	r3, r3, #0
    49ec:	f7ff fea6 	bl	473c <compare_set>
}
    49f0:	b002      	add	sp, #8
    49f2:	bd10      	pop	{r4, pc}
		cyc = MAX_TICKS * CYC_PER_TICK;
    49f4:	4c02      	ldr	r4, [pc, #8]	; (4a00 <sys_clock_set_timeout+0x58>)
    49f6:	e7e2      	b.n	49be <sys_clock_set_timeout+0x16>
		cyc = CLAMP(ticks, 1, (int32_t)MAX_TICKS);
    49f8:	2401      	movs	r4, #1
    49fa:	e7e0      	b.n	49be <sys_clock_set_timeout+0x16>
    49fc:	007ffffe 	.word	0x007ffffe
    4a00:	007fffff 	.word	0x007fffff
    4a04:	200007a8 	.word	0x200007a8
    4a08:	00004655 	.word	0x00004655

00004a0c <sys_clock_elapsed>:
{
    4a0c:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    4a0e:	f7ff fe73 	bl	46f8 <z_nrf_rtc_timer_read>
    4a12:	4b02      	ldr	r3, [pc, #8]	; (4a1c <sys_clock_elapsed+0x10>)
    4a14:	681b      	ldr	r3, [r3, #0]
}
    4a16:	1ac0      	subs	r0, r0, r3
    4a18:	bd08      	pop	{r3, pc}
    4a1a:	bf00      	nop
    4a1c:	200007a8 	.word	0x200007a8

00004a20 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    4a20:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	z_impl_log_panic();
    4a22:	f7fd fb6d 	bl	2100 <z_impl_log_panic>
	ARG_UNUSED(reason);

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    4a26:	4b07      	ldr	r3, [pc, #28]	; (4a44 <k_sys_fatal_error_handler+0x24>)
    4a28:	9305      	str	r3, [sp, #20]
    4a2a:	2302      	movs	r3, #2
    4a2c:	9304      	str	r3, [sp, #16]
    4a2e:	4806      	ldr	r0, [pc, #24]	; (4a48 <k_sys_fatal_error_handler+0x28>)
    4a30:	2300      	movs	r3, #0
    4a32:	aa04      	add	r2, sp, #16
    4a34:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4a38:	f7fd fc42 	bl	22c0 <z_impl_z_log_msg_static_create>
		sys_arch_reboot(0);
    4a3c:	2000      	movs	r0, #0
    4a3e:	f7fe fecb 	bl	37d8 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    4a42:	bf00      	nop
    4a44:	0000a989 	.word	0x0000a989
    4a48:	00009d48 	.word	0x00009d48

00004a4c <update_radio_bitrate>:
	nrf_radio_txpower_set(NRF_RADIO, tx_power.radio_tx_power);
}

static bool update_radio_bitrate(void)
{
	nrf_radio_mode_set(NRF_RADIO, esb_cfg.bitrate);
    4a4c:	4b0b      	ldr	r3, [pc, #44]	; (4a7c <update_radio_bitrate+0x30>)
    return (nrf_radio_txpower_t)(p_reg->TXPOWER >> RADIO_TXPOWER_TXPOWER_Pos);
}

NRF_STATIC_INLINE void nrf_radio_mode_set(NRF_RADIO_Type * p_reg, nrf_radio_mode_t radio_mode)
{
    p_reg->MODE = ((uint32_t) radio_mode << RADIO_MODE_MODE_Pos);
    4a4e:	4a0c      	ldr	r2, [pc, #48]	; (4a80 <update_radio_bitrate+0x34>)
    4a50:	7a1b      	ldrb	r3, [r3, #8]
    4a52:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510

	switch (esb_cfg.bitrate) {
    4a56:	2b04      	cmp	r3, #4
    4a58:	d80d      	bhi.n	4a76 <update_radio_bitrate+0x2a>
    4a5a:	e8df f003 	tbb	[pc, r3]
    4a5e:	0308      	.short	0x0308
    4a60:	080c      	.short	0x080c
    4a62:	03          	.byte	0x03
    4a63:	00          	.byte	0x00

#if defined(RADIO_MODE_MODE_Ble_2Mbit)
	case ESB_BITRATE_2MBPS_BLE:
#endif /* defined(RADIO_MODE_MODE_Ble_2Mbit) */

		wait_for_ack_timeout_us = RX_ACK_TIMEOUT_US_2MBPS;
    4a64:	4b07      	ldr	r3, [pc, #28]	; (4a84 <update_radio_bitrate+0x38>)
    4a66:	22a0      	movs	r2, #160	; 0xa0
    4a68:	601a      	str	r2, [r3, #0]
	default:
		/* Should not be reached */
		return false;
	}

	return true;
    4a6a:	2001      	movs	r0, #1
    4a6c:	4770      	bx	lr
		wait_for_ack_timeout_us = RX_ACK_TIMEOUT_US_1MBPS_BLE;
    4a6e:	4b05      	ldr	r3, [pc, #20]	; (4a84 <update_radio_bitrate+0x38>)
    4a70:	f44f 7296 	mov.w	r2, #300	; 0x12c
    4a74:	e7f8      	b.n	4a68 <update_radio_bitrate+0x1c>
	switch (esb_cfg.bitrate) {
    4a76:	2000      	movs	r0, #0
}
    4a78:	4770      	bx	lr
    4a7a:	bf00      	nop
    4a7c:	20000ba4 	.word	0x20000ba4
    4a80:	40001000 	.word	0x40001000
    4a84:	20000ab8 	.word	0x20000ab8

00004a88 <reset_fifos>:
	return params_valid;
}

static void reset_fifos(void)
{
	tx_fifo.back = 0;
    4a88:	4a04      	ldr	r2, [pc, #16]	; (4a9c <reset_fifos+0x14>)
    4a8a:	2300      	movs	r3, #0
	tx_fifo.front = 0;
    4a8c:	e9c2 3308 	strd	r3, r3, [r2, #32]
	tx_fifo.count = 0;
    4a90:	6293      	str	r3, [r2, #40]	; 0x28

	rx_fifo.back = 0;
    4a92:	4a03      	ldr	r2, [pc, #12]	; (4aa0 <reset_fifos+0x18>)
	rx_fifo.front = 0;
    4a94:	e9c2 3308 	strd	r3, r3, [r2, #32]
	rx_fifo.count = 0;
    4a98:	6293      	str	r3, [r2, #40]	; 0x28
}
    4a9a:	4770      	bx	lr
    4a9c:	20000b70 	.word	0x20000b70
    4aa0:	20000b44 	.word	0x20000b44

00004aa4 <esb_timer_handler>:
	return true;
}

static void esb_timer_handler(nrf_timer_event_t event_type, void *context)
{
	if (nrf_timer_int_enable_check(esb_timer.p_reg, NRF_TIMER_INT_COMPARE1_MASK)) {
    4aa4:	4b05      	ldr	r3, [pc, #20]	; (4abc <esb_timer_handler+0x18>)
    4aa6:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_timer_int_enable_check(NRF_TIMER_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    4aa8:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    4aac:	0392      	lsls	r2, r2, #14
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4aae:	bf42      	ittt	mi
    4ab0:	2200      	movmi	r2, #0
    4ab2:	f8c3 2144 	strmi.w	r2, [r3, #324]	; 0x144
    4ab6:	f8d3 3144 	ldrmi.w	r3, [r3, #324]	; 0x144
		nrf_timer_event_clear(esb_timer.p_reg, NRF_TIMER_EVENT_COMPARE1);
		if (on_timer_compare1 != NULL) {
			on_timer_compare1();
		}
	}
}
    4aba:	4770      	bx	lr
    4abc:	200000fc 	.word	0x200000fc

00004ac0 <on_radio_disabled_rx_ack>:
		}
	}
}

static void on_radio_disabled_rx_ack(void)
{
    4ac0:	b510      	push	{r4, lr}
	mpsl_fem_pa_configuration_clear();
    4ac2:	f7fb fc07 	bl	2d4 <mpsl_fem_pa_configuration_clear>
    p_reg->SHORTS = shorts_mask;
    4ac6:	4c0c      	ldr	r4, [pc, #48]	; (4af8 <on_radio_disabled_rx_ack+0x38>)
	mpsl_fem_lna_configuration_set(&rx_event, &disable_event);
    4ac8:	490c      	ldr	r1, [pc, #48]	; (4afc <on_radio_disabled_rx_ack+0x3c>)
    4aca:	480d      	ldr	r0, [pc, #52]	; (4b00 <on_radio_disabled_rx_ack+0x40>)
    4acc:	f7fb fbfc 	bl	2c8 <mpsl_fem_lna_configuration_set>
    4ad0:	f240 1317 	movw	r3, #279	; 0x117
    4ad4:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
	esb_fem_for_ack_rx();

	nrf_radio_shorts_set(NRF_RADIO, (radio_shorts_common | NRF_RADIO_SHORT_DISABLED_TXEN_MASK));
	update_rf_payload_format(esb_cfg.payload_length);
    4ad8:	4a0a      	ldr	r2, [pc, #40]	; (4b04 <on_radio_disabled_rx_ack+0x44>)
    4ada:	4b0b      	ldr	r3, [pc, #44]	; (4b08 <on_radio_disabled_rx_ack+0x48>)
    4adc:	7c50      	ldrb	r0, [r2, #17]
    4ade:	681b      	ldr	r3, [r3, #0]
    4ae0:	4798      	blx	r3
    p_reg->PACKETPTR = (uint32_t)p_packet;
    4ae2:	4b0a      	ldr	r3, [pc, #40]	; (4b0c <on_radio_disabled_rx_ack+0x4c>)
    4ae4:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504

	nrf_radio_packetptr_set(NRF_RADIO, rx_payload_buffer);
	on_radio_disabled = on_radio_disabled_rx;
    4ae8:	4b09      	ldr	r3, [pc, #36]	; (4b10 <on_radio_disabled_rx_ack+0x50>)
    4aea:	4a0a      	ldr	r2, [pc, #40]	; (4b14 <on_radio_disabled_rx_ack+0x54>)
    4aec:	601a      	str	r2, [r3, #0]

	esb_state = ESB_STATE_PRX;
    4aee:	4b0a      	ldr	r3, [pc, #40]	; (4b18 <on_radio_disabled_rx_ack+0x58>)
    4af0:	2204      	movs	r2, #4
    4af2:	701a      	strb	r2, [r3, #0]
}
    4af4:	bd10      	pop	{r4, pc}
    4af6:	bf00      	nop
    4af8:	40001000 	.word	0x40001000
    4afc:	200000d0 	.word	0x200000d0
    4b00:	00009f7c 	.word	0x00009f7c
    4b04:	20000ba4 	.word	0x20000ba4
    4b08:	20000ab0 	.word	0x20000ab0
    4b0c:	20000f8f 	.word	0x20000f8f
    4b10:	20000ab4 	.word	0x20000ab4
    4b14:	00004ea1 	.word	0x00004ea1
    4b18:	20000fd3 	.word	0x20000fd3

00004b1c <esb_fem_reset>:
{
    4b1c:	b508      	push	{r3, lr}
	nrf_timer_task_trigger(esb_timer.p_reg, NRF_TIMER_TASK_SHUTDOWN);
    4b1e:	4b08      	ldr	r3, [pc, #32]	; (4b40 <esb_fem_reset+0x24>)
    4b20:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4b22:	2201      	movs	r2, #1
    4b24:	611a      	str	r2, [r3, #16]
	mpsl_fem_lna_configuration_clear();
    4b26:	f7fb fbc9 	bl	2bc <mpsl_fem_lna_configuration_clear>
	mpsl_fem_pa_configuration_clear();
    4b2a:	f7fb fbd3 	bl	2d4 <mpsl_fem_pa_configuration_clear>
	esb_ppi_for_fem_clear();
    4b2e:	f000 fd6b 	bl	5608 <esb_ppi_for_fem_clear>
	mpsl_fem_deactivate_now(MPSL_FEM_ALL);
    4b32:	2003      	movs	r0, #3
    4b34:	f7fb fbb6 	bl	2a4 <mpsl_fem_deactivate_now>
}
    4b38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	mpsl_fem_disable();
    4b3c:	f7fb bbb8 	b.w	2b0 <mpsl_fem_disable>
    4b40:	200000fc 	.word	0x200000fc

00004b44 <update_radio_tx_power>:
{
    4b44:	b507      	push	{r0, r1, r2, lr}
				      (RADIO_BASE_FREQUENCY + esb_addr.rf_channel), false);
    4b46:	4b0b      	ldr	r3, [pc, #44]	; (4b74 <update_radio_tx_power+0x30>)
	(void)mpsl_fem_tx_power_split(esb_cfg.tx_output_power, &tx_power,
    4b48:	480b      	ldr	r0, [pc, #44]	; (4b78 <update_radio_tx_power+0x34>)
				      (RADIO_BASE_FREQUENCY + esb_addr.rf_channel), false);
    4b4a:	7cda      	ldrb	r2, [r3, #19]
	(void)mpsl_fem_tx_power_split(esb_cfg.tx_output_power, &tx_power,
    4b4c:	f990 000a 	ldrsb.w	r0, [r0, #10]
    4b50:	2300      	movs	r3, #0
    4b52:	f502 6216 	add.w	r2, r2, #2400	; 0x960
    4b56:	a901      	add	r1, sp, #4
    4b58:	f7fb fbce 	bl	2f8 <mpsl_fem_tx_power_split>
	err = mpsl_fem_pa_gain_set(&tx_power.fem);
    4b5c:	f10d 0005 	add.w	r0, sp, #5
    4b60:	f7fb fbc4 	bl	2ec <mpsl_fem_pa_gain_set>
    p_reg->TXPOWER = (((uint32_t)tx_power) << RADIO_TXPOWER_TXPOWER_Pos);
    4b64:	f89d 2004 	ldrb.w	r2, [sp, #4]
    4b68:	4b04      	ldr	r3, [pc, #16]	; (4b7c <update_radio_tx_power+0x38>)
    4b6a:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
}
    4b6e:	b003      	add	sp, #12
    4b70:	f85d fb04 	ldr.w	pc, [sp], #4
    4b74:	200000e8 	.word	0x200000e8
    4b78:	20000ba4 	.word	0x20000ba4
    4b7c:	40001000 	.word	0x40001000

00004b80 <update_radio_addresses.part.0>:
static void update_radio_addresses(uint8_t update_mask)
    4b80:	b510      	push	{r4, lr}
		nrf_radio_prefix0_set(NRF_RADIO, bytewise_bit_swap(&esb_addr.pipe_prefixes[0]));
    4b82:	4c06      	ldr	r4, [pc, #24]	; (4b9c <update_radio_addresses.part.0+0x1c>)
    return p_reg->BASE1;
}

NRF_STATIC_INLINE void nrf_radio_prefix0_set(NRF_RADIO_Type * p_reg, uint32_t prefixes)
{
    p_reg->PREFIX0 = prefixes;
    4b84:	4906      	ldr	r1, [pc, #24]	; (4ba0 <update_radio_addresses.part.0+0x20>)
    4b86:	4620      	mov	r0, r4
    4b88:	f004 fabb 	bl	9102 <bytewise_bit_swap>
    4b8c:	f8c1 0524 	str.w	r0, [r1, #1316]	; 0x524
		nrf_radio_prefix1_set(NRF_RADIO, bytewise_bit_swap(&esb_addr.pipe_prefixes[4]));
    4b90:	1d20      	adds	r0, r4, #4
    4b92:	f004 fab6 	bl	9102 <bytewise_bit_swap>
    return p_reg->PREFIX0;
}

NRF_STATIC_INLINE void nrf_radio_prefix1_set(NRF_RADIO_Type * p_reg, uint32_t prefixes)
{
    p_reg->PREFIX1 = prefixes;
    4b96:	f8c1 0528 	str.w	r0, [r1, #1320]	; 0x528
}
    4b9a:	bd10      	pop	{r4, pc}
    4b9c:	200000f0 	.word	0x200000f0
    4ba0:	40001000 	.word	0x40001000

00004ba4 <esb_fem_for_rx_set>:
{
    4ba4:	b508      	push	{r3, lr}
	if (mpsl_fem_lna_configuration_set(&rx_event, &disable_event) == 0) {
    4ba6:	4907      	ldr	r1, [pc, #28]	; (4bc4 <esb_fem_for_rx_set+0x20>)
    4ba8:	4807      	ldr	r0, [pc, #28]	; (4bc8 <esb_fem_for_rx_set+0x24>)
    4baa:	f7fb fb8d 	bl	2c8 <mpsl_fem_lna_configuration_set>
    4bae:	b938      	cbnz	r0, 4bc0 <esb_fem_for_rx_set+0x1c>
		esb_ppi_for_fem_set();
    4bb0:	f000 fd0e 	bl	55d0 <esb_ppi_for_fem_set>
		nrf_timer_shorts_set(esb_timer.p_reg,
    4bb4:	4b05      	ldr	r3, [pc, #20]	; (4bcc <esb_fem_for_rx_set+0x28>)
    4bb6:	681b      	ldr	r3, [r3, #0]
    p_reg->SHORTS = mask;
    4bb8:	f240 4204 	movw	r2, #1028	; 0x404
    4bbc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
    4bc0:	bd08      	pop	{r3, pc}
    4bc2:	bf00      	nop
    4bc4:	200000d0 	.word	0x200000d0
    4bc8:	00009f7c 	.word	0x00009f7c
    4bcc:	200000fc 	.word	0x200000fc

00004bd0 <clear_events_restart_rx>:
{
    4bd0:	b538      	push	{r3, r4, r5, lr}
	nrf_timer_task_trigger(esb_timer.p_reg, NRF_TIMER_TASK_SHUTDOWN);
    4bd2:	4b1b      	ldr	r3, [pc, #108]	; (4c40 <clear_events_restart_rx+0x70>)
    p_reg->SHORTS = shorts_mask;
    4bd4:	4c1b      	ldr	r4, [pc, #108]	; (4c44 <clear_events_restart_rx+0x74>)
    4bd6:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4bd8:	2501      	movs	r5, #1
    4bda:	611d      	str	r5, [r3, #16]
	esb_ppi_for_fem_clear();
    4bdc:	f000 fd14 	bl	5608 <esb_ppi_for_fem_clear>
	mpsl_fem_lna_configuration_clear();
    4be0:	f7fb fb6c 	bl	2bc <mpsl_fem_lna_configuration_clear>
	mpsl_fem_disable();
    4be4:	f7fb fb64 	bl	2b0 <mpsl_fem_disable>
	esb_ppi_for_txrx_clear(true, false);
    4be8:	2100      	movs	r1, #0
    4bea:	4628      	mov	r0, r5
    4bec:	f000 fd8e 	bl	570c <esb_ppi_for_txrx_clear>
    4bf0:	f240 1313 	movw	r3, #275	; 0x113
    4bf4:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
	update_rf_payload_format(esb_cfg.payload_length);
    4bf8:	4a13      	ldr	r2, [pc, #76]	; (4c48 <clear_events_restart_rx+0x78>)
    4bfa:	4b14      	ldr	r3, [pc, #80]	; (4c4c <clear_events_restart_rx+0x7c>)
    4bfc:	7c50      	ldrb	r0, [r2, #17]
    4bfe:	681b      	ldr	r3, [r3, #0]
    4c00:	4798      	blx	r3
    p_reg->PACKETPTR = (uint32_t)p_packet;
    4c02:	4b13      	ldr	r3, [pc, #76]	; (4c50 <clear_events_restart_rx+0x80>)
    4c04:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4c08:	2300      	movs	r3, #0
    4c0a:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    4c0e:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4c12:	6125      	str	r5, [r4, #16]
    return (bool) *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    4c14:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
	while (!nrf_radio_event_check(NRF_RADIO, NRF_RADIO_EVENT_DISABLED)) {
    4c18:	2b00      	cmp	r3, #0
    4c1a:	d0fb      	beq.n	4c14 <clear_events_restart_rx+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4c1c:	2100      	movs	r1, #0
    4c1e:	f8c4 1110 	str.w	r1, [r4, #272]	; 0x110
    4c22:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
    p_reg->SHORTS = shorts_mask;
    4c26:	f240 1317 	movw	r3, #279	; 0x117
    4c2a:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
	esb_ppi_for_txrx_set(true, false);
    4c2e:	2001      	movs	r0, #1
    4c30:	f000 fd00 	bl	5634 <esb_ppi_for_txrx_set>
	esb_fem_for_rx_set();
    4c34:	f7ff ffb6 	bl	4ba4 <esb_fem_for_rx_set>
}

NRF_STATIC_INLINE void nrf_egu_task_trigger(NRF_EGU_Type * p_reg, nrf_egu_task_t egu_task)
{
    NRFX_ASSERT(p_reg);
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)egu_task)) = 0x1UL;
    4c38:	4b06      	ldr	r3, [pc, #24]	; (4c54 <clear_events_restart_rx+0x84>)
    4c3a:	2201      	movs	r2, #1
    4c3c:	619a      	str	r2, [r3, #24]
}
    4c3e:	bd38      	pop	{r3, r4, r5, pc}
    4c40:	200000fc 	.word	0x200000fc
    4c44:	40001000 	.word	0x40001000
    4c48:	20000ba4 	.word	0x20000ba4
    4c4c:	20000ab0 	.word	0x20000ab0
    4c50:	20000f8f 	.word	0x20000f8f
    4c54:	40014000 	.word	0x40014000

00004c58 <rx_fifo_push_rfbuf.part.0>:
static bool rx_fifo_push_rfbuf(uint8_t pipe, uint8_t pid)
    4c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (esb_cfg.protocol == ESB_PROTOCOL_ESB_DPL) {
    4c5c:	4b22      	ldr	r3, [pc, #136]	; (4ce8 <rx_fifo_push_rfbuf.part.0+0x90>)
    4c5e:	4f23      	ldr	r7, [pc, #140]	; (4cec <rx_fifo_push_rfbuf.part.0+0x94>)
    4c60:	781a      	ldrb	r2, [r3, #0]
    4c62:	2a01      	cmp	r2, #1
static bool rx_fifo_push_rfbuf(uint8_t pipe, uint8_t pid)
    4c64:	4680      	mov	r8, r0
    4c66:	460e      	mov	r6, r1
	if (esb_cfg.protocol == ESB_PROTOCOL_ESB_DPL) {
    4c68:	d130      	bne.n	4ccc <rx_fifo_push_rfbuf.part.0+0x74>
		if (rx_pdu->type.dpl_pdu.length > CONFIG_ESB_MAX_PAYLOAD_LENGTH) {
    4c6a:	783b      	ldrb	r3, [r7, #0]
    4c6c:	f3c3 0205 	ubfx	r2, r3, #0, #6
    4c70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    4c74:	2b20      	cmp	r3, #32
    4c76:	d834      	bhi.n	4ce2 <rx_fifo_push_rfbuf.part.0+0x8a>
		rx_fifo.payload[rx_fifo.back]->length = rx_pdu->type.dpl_pdu.length;
    4c78:	4b1d      	ldr	r3, [pc, #116]	; (4cf0 <rx_fifo_push_rfbuf.part.0+0x98>)
    4c7a:	6a19      	ldr	r1, [r3, #32]
    4c7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    4c80:	701a      	strb	r2, [r3, #0]
	memcpy(rx_fifo.payload[rx_fifo.back]->data, rx_pdu->data,
    4c82:	4c1b      	ldr	r4, [pc, #108]	; (4cf0 <rx_fifo_push_rfbuf.part.0+0x98>)
    4c84:	491b      	ldr	r1, [pc, #108]	; (4cf4 <rx_fifo_push_rfbuf.part.0+0x9c>)
    4c86:	6a23      	ldr	r3, [r4, #32]
    4c88:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
    4c8c:	f810 2b05 	ldrb.w	r2, [r0], #5
    4c90:	f003 fff6 	bl	8c80 <memcpy>
	rx_fifo.payload[rx_fifo.back]->pipe = pipe;
    4c94:	6a23      	ldr	r3, [r4, #32]
    return p_reg->TIFS;
}

NRF_STATIC_INLINE uint8_t nrf_radio_rssi_sample_get(NRF_RADIO_Type const * p_reg)
{
    return (uint8_t)((p_reg->RSSISAMPLE & RADIO_RSSISAMPLE_RSSISAMPLE_Msk) >>
    4c96:	4a18      	ldr	r2, [pc, #96]	; (4cf8 <rx_fifo_push_rfbuf.part.0+0xa0>)
    4c98:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    4c9c:	f885 8001 	strb.w	r8, [r5, #1]
    4ca0:	f8d2 2548 	ldr.w	r2, [r2, #1352]	; 0x548
	rx_fifo.payload[rx_fifo.back]->pid = pid;
    4ca4:	712e      	strb	r6, [r5, #4]
	if (++rx_fifo.back >= CONFIG_ESB_RX_FIFO_SIZE) {
    4ca6:	3301      	adds	r3, #1
    4ca8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
		rx_fifo.back = 0;
    4cac:	2b08      	cmp	r3, #8
	rx_fifo.payload[rx_fifo.back]->rssi = nrf_radio_rssi_sample_get(NRF_RADIO);
    4cae:	70aa      	strb	r2, [r5, #2]
	rx_fifo.payload[rx_fifo.back]->noack = !rx_pdu->type.dpl_pdu.no_ack;
    4cb0:	787a      	ldrb	r2, [r7, #1]
		rx_fifo.back = 0;
    4cb2:	bf28      	it	cs
    4cb4:	2300      	movcs	r3, #0
    4cb6:	6223      	str	r3, [r4, #32]
	rx_fifo.count++;
    4cb8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	rx_fifo.payload[rx_fifo.back]->noack = !rx_pdu->type.dpl_pdu.no_ack;
    4cba:	43d2      	mvns	r2, r2
    4cbc:	f002 0201 	and.w	r2, r2, #1
	rx_fifo.count++;
    4cc0:	3301      	adds	r3, #1
	rx_fifo.payload[rx_fifo.back]->noack = !rx_pdu->type.dpl_pdu.no_ack;
    4cc2:	70ea      	strb	r2, [r5, #3]
	rx_fifo.count++;
    4cc4:	62a3      	str	r3, [r4, #40]	; 0x28
	return true;
    4cc6:	2001      	movs	r0, #1
}
    4cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rx_fifo.payload[rx_fifo.back]->length = rx_pdu->type.dpl_pdu.length;
    4ccc:	4a08      	ldr	r2, [pc, #32]	; (4cf0 <rx_fifo_push_rfbuf.part.0+0x98>)
    4cce:	6a11      	ldr	r1, [r2, #32]
    4cd0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
	} else if (esb_cfg.mode == ESB_MODE_PTX) {
    4cd4:	7859      	ldrb	r1, [r3, #1]
    4cd6:	b909      	cbnz	r1, 4cdc <rx_fifo_push_rfbuf.part.0+0x84>
		rx_fifo.payload[rx_fifo.back]->length = 0;
    4cd8:	7011      	strb	r1, [r2, #0]
    4cda:	e7d2      	b.n	4c82 <rx_fifo_push_rfbuf.part.0+0x2a>
		rx_fifo.payload[rx_fifo.back]->length = esb_cfg.payload_length;
    4cdc:	7c5b      	ldrb	r3, [r3, #17]
    4cde:	7013      	strb	r3, [r2, #0]
    4ce0:	e7cf      	b.n	4c82 <rx_fifo_push_rfbuf.part.0+0x2a>
		return false;
    4ce2:	2000      	movs	r0, #0
    4ce4:	e7f0      	b.n	4cc8 <rx_fifo_push_rfbuf.part.0+0x70>
    4ce6:	bf00      	nop
    4ce8:	20000ba4 	.word	0x20000ba4
    4cec:	20000f8f 	.word	0x20000f8f
    4cf0:	20000b44 	.word	0x20000b44
    4cf4:	20000f91 	.word	0x20000f91
    4cf8:	40001000 	.word	0x40001000

00004cfc <nrf_radio_packet_configure.constprop.0>:
                    ((uint32_t)p_config->s1len << RADIO_PCNF0_S1LEN_Pos) |
    4cfc:	7883      	ldrb	r3, [r0, #2]
                    ((uint32_t)p_config->s0len << RADIO_PCNF0_S0LEN_Pos) |
    4cfe:	7842      	ldrb	r2, [r0, #1]
                    ((uint32_t)p_config->s1len << RADIO_PCNF0_S1LEN_Pos) |
    4d00:	041b      	lsls	r3, r3, #16
                    ((uint32_t)p_config->s0len << RADIO_PCNF0_S0LEN_Pos) |
    4d02:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    p_reg->PCNF0 = (((uint32_t)p_config->lflen << RADIO_PCNF0_LFLEN_Pos) |
    4d06:	7802      	ldrb	r2, [r0, #0]
                    ((uint32_t)p_config->s0len << RADIO_PCNF0_S0LEN_Pos) |
    4d08:	4313      	orrs	r3, r2
                        (RADIO_PCNF0_S1INCL_Include   << RADIO_PCNF0_S1INCL_Pos) :
    4d0a:	78c2      	ldrb	r2, [r0, #3]
                    ((uint32_t)p_config->s1len << RADIO_PCNF0_S1LEN_Pos) |
    4d0c:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
                    ((uint32_t)p_config->cilen << RADIO_PCNF0_CILEN_Pos) |
    4d10:	7902      	ldrb	r2, [r0, #4]
                        (RADIO_PCNF0_S1INCL_Automatic << RADIO_PCNF0_S1INCL_Pos) ) |
    4d12:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
                    ((uint32_t)p_config->plen << RADIO_PCNF0_PLEN_Pos) |
    4d16:	7942      	ldrb	r2, [r0, #5]
                    ((uint32_t)p_config->cilen << RADIO_PCNF0_CILEN_Pos) |
    4d18:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                        (RADIO_PCNF0_CRCINC_Include << RADIO_PCNF0_CRCINC_Pos) :
    4d1c:	7982      	ldrb	r2, [r0, #6]
                    ((uint32_t)p_config->plen << RADIO_PCNF0_PLEN_Pos) |
    4d1e:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
                    ((uint32_t)p_config->termlen << RADIO_PCNF0_TERMLEN_Pos) |
    4d22:	79c2      	ldrb	r2, [r0, #7]
    4d24:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
    p_reg->PCNF0 = (((uint32_t)p_config->lflen << RADIO_PCNF0_LFLEN_Pos) |
    4d28:	4a09      	ldr	r2, [pc, #36]	; (4d50 <nrf_radio_packet_configure.constprop.0+0x54>)
    4d2a:	f8c2 3514 	str.w	r3, [r2, #1300]	; 0x514
                    ((uint32_t)p_config->balen   << RADIO_PCNF1_BALEN_Pos) |
    4d2e:	7a83      	ldrb	r3, [r0, #10]
                    ((uint32_t)p_config->statlen << RADIO_PCNF1_STATLEN_Pos) |
    4d30:	7a41      	ldrb	r1, [r0, #9]
                    ((uint32_t)p_config->balen   << RADIO_PCNF1_BALEN_Pos) |
    4d32:	041b      	lsls	r3, r3, #16
                    ((uint32_t)p_config->statlen << RADIO_PCNF1_STATLEN_Pos) |
    4d34:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    p_reg->PCNF1 = (((uint32_t)p_config->maxlen  << RADIO_PCNF1_MAXLEN_Pos) |
    4d38:	7a01      	ldrb	r1, [r0, #8]
                    ((uint32_t)p_config->statlen << RADIO_PCNF1_STATLEN_Pos) |
    4d3a:	430b      	orrs	r3, r1
                         (RADIO_PCNF1_ENDIAN_Big    << RADIO_PCNF1_ENDIAN_Pos) :
    4d3c:	7ac1      	ldrb	r1, [r0, #11]
                    ((uint32_t)p_config->balen   << RADIO_PCNF1_BALEN_Pos) |
    4d3e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
                         (RADIO_PCNF1_WHITEEN_Enabled  << RADIO_PCNF1_WHITEEN_Pos) :
    4d42:	7b01      	ldrb	r1, [r0, #12]
                         (RADIO_PCNF1_ENDIAN_Little << RADIO_PCNF1_ENDIAN_Pos) ) |
    4d44:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
    p_reg->PCNF1 = (((uint32_t)p_config->maxlen  << RADIO_PCNF1_MAXLEN_Pos) |
    4d48:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
}
    4d4c:	4770      	bx	lr
    4d4e:	bf00      	nop
    4d50:	40001000 	.word	0x40001000

00004d54 <update_rf_payload_format_esb>:
{
    4d54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    4d56:	4604      	mov	r4, r0
	const nrf_radio_packet_conf_t packet_config = {
    4d58:	220d      	movs	r2, #13
    4d5a:	2100      	movs	r1, #0
    4d5c:	4668      	mov	r0, sp
    4d5e:	f003 ff9a 	bl	8c96 <memset>
    4d62:	4b0a      	ldr	r3, [pc, #40]	; (4d8c <update_rf_payload_format_esb+0x38>)
    4d64:	9300      	str	r3, [sp, #0]
		.balen = (esb_addr.addr_length - 1),
    4d66:	4b0a      	ldr	r3, [pc, #40]	; (4d90 <update_rf_payload_format_esb+0x3c>)
    4d68:	7c5b      	ldrb	r3, [r3, #17]
	const nrf_radio_packet_conf_t packet_config = {
    4d6a:	b2e0      	uxtb	r0, r4
		.balen = (esb_addr.addr_length - 1),
    4d6c:	3b01      	subs	r3, #1
	const nrf_radio_packet_conf_t packet_config = {
    4d6e:	f88d 0008 	strb.w	r0, [sp, #8]
    4d72:	f88d 0009 	strb.w	r0, [sp, #9]
    4d76:	f88d 300a 	strb.w	r3, [sp, #10]
	nrf_radio_packet_configure(NRF_RADIO, &packet_config);
    4d7a:	4668      	mov	r0, sp
	const nrf_radio_packet_conf_t packet_config = {
    4d7c:	2301      	movs	r3, #1
    4d7e:	f88d 300b 	strb.w	r3, [sp, #11]
	nrf_radio_packet_configure(NRF_RADIO, &packet_config);
    4d82:	f7ff ffbb 	bl	4cfc <nrf_radio_packet_configure.constprop.0>
}
    4d86:	b004      	add	sp, #16
    4d88:	bd10      	pop	{r4, pc}
    4d8a:	bf00      	nop
    4d8c:	00010100 	.word	0x00010100
    4d90:	200000e8 	.word	0x200000e8

00004d94 <update_rf_payload_format_esb_dpl>:
{
    4d94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	nrf_radio_packet_conf_t packet_config = { 0 };
    4d96:	2300      	movs	r3, #0
    4d98:	f8cd 3009 	str.w	r3, [sp, #9]
    4d9c:	f8cd 3001 	str.w	r3, [sp, #1]
    4da0:	f8cd 3005 	str.w	r3, [sp, #5]
	packet_config.s1len = 3;
    4da4:	2303      	movs	r3, #3
    4da6:	f88d 3002 	strb.w	r3, [sp, #2]
	packet_config.lflen = (CONFIG_ESB_MAX_PAYLOAD_LENGTH <= 32) ? 6 : 8;
    4daa:	2306      	movs	r3, #6
    4dac:	f88d 3000 	strb.w	r3, [sp]
	packet_config.big_endian = true;
    4db0:	2301      	movs	r3, #1
    4db2:	f88d 300b 	strb.w	r3, [sp, #11]
	packet_config.balen = (esb_addr.addr_length - 1);
    4db6:	4b07      	ldr	r3, [pc, #28]	; (4dd4 <update_rf_payload_format_esb_dpl+0x40>)
    4db8:	7c5b      	ldrb	r3, [r3, #17]
    4dba:	3b01      	subs	r3, #1
    4dbc:	f88d 300a 	strb.w	r3, [sp, #10]
	nrf_radio_packet_configure(NRF_RADIO, &packet_config);
    4dc0:	4668      	mov	r0, sp
	packet_config.maxlen = CONFIG_ESB_MAX_PAYLOAD_LENGTH;
    4dc2:	2320      	movs	r3, #32
    4dc4:	f88d 3008 	strb.w	r3, [sp, #8]
	nrf_radio_packet_configure(NRF_RADIO, &packet_config);
    4dc8:	f7ff ff98 	bl	4cfc <nrf_radio_packet_configure.constprop.0>
}
    4dcc:	b005      	add	sp, #20
    4dce:	f85d fb04 	ldr.w	pc, [sp], #4
    4dd2:	bf00      	nop
    4dd4:	200000e8 	.word	0x200000e8

00004dd8 <RADIO_IRQHandler>:
	ISR_DIRECT_PM();
}

#else /* !IS_ENABLED(CONFIG_ESB_DYNAMIC_INTERRUPTS) */

ISR_DIRECT_DECLARE(RADIO_IRQHandler)
    4dd8:	4668      	mov	r0, sp
    4dda:	f020 0107 	bic.w	r1, r0, #7
    4dde:	468d      	mov	sp, r1
    4de0:	b501      	push	{r0, lr}
    return p_reg->INTENSET & mask;
    4de2:	4b0c      	ldr	r3, [pc, #48]	; (4e14 <RADIO_IRQHandler+0x3c>)
    4de4:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_radio_int_enable_check(NRF_RADIO, NRF_RADIO_INT_DISABLED_MASK) &&
    4de8:	06d2      	lsls	r2, r2, #27
    4dea:	d50b      	bpl.n	4e04 <RADIO_IRQHandler+0x2c>
    return (bool) *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    4dec:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    4df0:	b142      	cbz	r2, 4e04 <RADIO_IRQHandler+0x2c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4df2:	2200      	movs	r2, #0
    4df4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    4df8:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
		if (on_radio_disabled) {
    4dfc:	4b06      	ldr	r3, [pc, #24]	; (4e18 <RADIO_IRQHandler+0x40>)
    4dfe:	681b      	ldr	r3, [r3, #0]
    4e00:	b103      	cbz	r3, 4e04 <RADIO_IRQHandler+0x2c>
			on_radio_disabled();
    4e02:	4798      	blx	r3
{
	radio_irq_handler();

	ISR_DIRECT_PM();
    4e04:	f7fd ff9c 	bl	2d40 <_arch_isr_direct_pm>
{
#ifdef CONFIG_TRACING_ISR
	sys_trace_isr_exit();
#endif
	if (maybe_swap != 0) {
		z_arm_int_exit();
    4e08:	f7fe f87e 	bl	2f08 <z_arm_exc_exit>
ISR_DIRECT_DECLARE(RADIO_IRQHandler)
    4e0c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    4e10:	4685      	mov	sp, r0
    4e12:	4770      	bx	lr
    4e14:	40001000 	.word	0x40001000
    4e18:	20000ab4 	.word	0x20000ab4

00004e1c <SWI0_EGU0_IRQHandler>:

	return 1;
}


ISR_DIRECT_DECLARE(ESB_EVT_IRQHandler)
    4e1c:	4668      	mov	r0, sp
    4e1e:	f020 0107 	bic.w	r1, r0, #7
    4e22:	468d      	mov	sp, r1
    4e24:	b531      	push	{r0, r4, r5, lr}
	event.tx_attempts = last_tx_attempts;
    4e26:	4b1b      	ldr	r3, [pc, #108]	; (4e94 <SWI0_EGU0_IRQHandler+0x78>)
ISR_DIRECT_DECLARE(ESB_EVT_IRQHandler)
    4e28:	b082      	sub	sp, #8
	event.tx_attempts = last_tx_attempts;
    4e2a:	681b      	ldr	r3, [r3, #0]
    4e2c:	9301      	str	r3, [sp, #4]
    4e2e:	f04f 0340 	mov.w	r3, #64	; 0x40
    4e32:	f3ef 8111 	mrs	r1, BASEPRI
    4e36:	f383 8812 	msr	BASEPRI_MAX, r3
    4e3a:	f3bf 8f6f 	isb	sy
	*interrupts = interrupt_flags;
    4e3e:	4b16      	ldr	r3, [pc, #88]	; (4e98 <SWI0_EGU0_IRQHandler+0x7c>)
	interrupt_flags = 0;
    4e40:	2200      	movs	r2, #0
	*interrupts = interrupt_flags;
    4e42:	681d      	ldr	r5, [r3, #0]
	interrupt_flags = 0;
    4e44:	601a      	str	r2, [r3, #0]
	__asm__ volatile(
    4e46:	f381 8811 	msr	BASEPRI, r1
    4e4a:	f3bf 8f6f 	isb	sy
	if (event_handler != NULL) {
    4e4e:	4c13      	ldr	r4, [pc, #76]	; (4e9c <SWI0_EGU0_IRQHandler+0x80>)
    4e50:	6823      	ldr	r3, [r4, #0]
    4e52:	b1ab      	cbz	r3, 4e80 <SWI0_EGU0_IRQHandler+0x64>
		if (interrupts & INT_TX_SUCCESS_MSK) {
    4e54:	07e9      	lsls	r1, r5, #31
    4e56:	d503      	bpl.n	4e60 <SWI0_EGU0_IRQHandler+0x44>
			event.evt_id = ESB_EVENT_TX_SUCCESS;
    4e58:	f88d 2000 	strb.w	r2, [sp]
			event_handler(&event);
    4e5c:	4668      	mov	r0, sp
    4e5e:	4798      	blx	r3
		if (interrupts & INT_TX_FAILED_MSK) {
    4e60:	07aa      	lsls	r2, r5, #30
    4e62:	d505      	bpl.n	4e70 <SWI0_EGU0_IRQHandler+0x54>
			event.evt_id = ESB_EVENT_TX_FAILED;
    4e64:	2301      	movs	r3, #1
    4e66:	f88d 3000 	strb.w	r3, [sp]
			event_handler(&event);
    4e6a:	4668      	mov	r0, sp
    4e6c:	6823      	ldr	r3, [r4, #0]
    4e6e:	4798      	blx	r3
		if (interrupts & INT_RX_DATA_RECEIVED_MSK) {
    4e70:	076b      	lsls	r3, r5, #29
    4e72:	d505      	bpl.n	4e80 <SWI0_EGU0_IRQHandler+0x64>
			event.evt_id = ESB_EVENT_RX_RECEIVED;
    4e74:	2302      	movs	r3, #2
    4e76:	f88d 3000 	strb.w	r3, [sp]
			event_handler(&event);
    4e7a:	4668      	mov	r0, sp
    4e7c:	6823      	ldr	r3, [r4, #0]
    4e7e:	4798      	blx	r3
{
	esb_evt_irq_handler();

	ISR_DIRECT_PM();
    4e80:	f7fd ff5e 	bl	2d40 <_arch_isr_direct_pm>
    4e84:	f7fe f840 	bl	2f08 <z_arm_exc_exit>
ISR_DIRECT_DECLARE(ESB_EVT_IRQHandler)
    4e88:	b002      	add	sp, #8
    4e8a:	e8bd 4031 	ldmia.w	sp!, {r0, r4, r5, lr}
    4e8e:	4685      	mov	sp, r0
    4e90:	4770      	bx	lr
    4e92:	bf00      	nop
    4e94:	20000abc 	.word	0x20000abc
    4e98:	20000ac0 	.word	0x20000ac0
    4e9c:	20000ba0 	.word	0x20000ba0

00004ea0 <on_radio_disabled_rx>:
{
    4ea0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return ((p_reg->CRCSTATUS & RADIO_CRCSTATUS_CRCSTATUS_Msk) >> RADIO_CRCSTATUS_CRCSTATUS_Pos)
    4ea4:	4a7b      	ldr	r2, [pc, #492]	; (5094 <on_radio_disabled_rx+0x1f4>)
    4ea6:	f8d2 7400 	ldr.w	r7, [r2, #1024]	; 0x400
	if (!nrf_radio_crc_status_check(NRF_RADIO)) {
    4eaa:	f017 0701 	ands.w	r7, r7, #1
    4eae:	d103      	bne.n	4eb8 <on_radio_disabled_rx+0x18>
}
    4eb0:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		clear_events_restart_rx();
    4eb4:	f7ff be8c 	b.w	4bd0 <clear_events_restart_rx>
	if (rx_fifo.count >= CONFIG_ESB_RX_FIFO_SIZE) {
    4eb8:	f8df a1dc 	ldr.w	sl, [pc, #476]	; 5098 <on_radio_disabled_rx+0x1f8>
    4ebc:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
    4ec0:	2b07      	cmp	r3, #7
    4ec2:	d8f5      	bhi.n	4eb0 <on_radio_disabled_rx+0x10>
    return (uint8_t)p_reg->RXMATCH;
    4ec4:	f8d2 3408 	ldr.w	r3, [r2, #1032]	; 0x408
	if ((nrf_radio_rxcrc_get(NRF_RADIO) == pipe_info->crc) &&
    4ec8:	4d74      	ldr	r5, [pc, #464]	; (509c <on_radio_disabled_rx+0x1fc>)
	    (rx_pdu->type.dpl_pdu.pid) == pipe_info->pid) {
    4eca:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 50a0 <on_radio_disabled_rx+0x200>
    return p_reg->RXCRC;
    4ece:	f8d2 440c 	ldr.w	r4, [r2, #1036]	; 0x40c
    4ed2:	f899 2001 	ldrb.w	r2, [r9, #1]
	pipe_info = &rx_pipe_info[nrf_radio_rxmatch_get(NRF_RADIO)];
    4ed6:	b2db      	uxtb	r3, r3
	    (rx_pdu->type.dpl_pdu.pid) == pipe_info->pid) {
    4ed8:	f3c2 0141 	ubfx	r1, r2, #1, #2
	if ((nrf_radio_rxcrc_get(NRF_RADIO) == pipe_info->crc) &&
    4edc:	f835 0023 	ldrh.w	r0, [r5, r3, lsl #2]
    4ee0:	4284      	cmp	r4, r0
    4ee2:	ea4f 0683 	mov.w	r6, r3, lsl #2
    4ee6:	f040 80ab 	bne.w	5040 <on_radio_disabled_rx+0x1a0>
	    (rx_pdu->type.dpl_pdu.pid) == pipe_info->pid) {
    4eea:	19a8      	adds	r0, r5, r6
    4eec:	7880      	ldrb	r0, [r0, #2]
	if ((nrf_radio_rxcrc_get(NRF_RADIO) == pipe_info->crc) &&
    4eee:	4281      	cmp	r1, r0
    4ef0:	f040 80a6 	bne.w	5040 <on_radio_disabled_rx+0x1a0>
		retransmit_payload = true;
    4ef4:	46b8      	mov	r8, r7
		send_rx_event = false;
    4ef6:	2700      	movs	r7, #0
	pipe_info->pid = rx_pdu->type.dpl_pdu.pid;
    4ef8:	19aa      	adds	r2, r5, r6
	if ((esb_cfg.selective_auto_ack == false) || rx_pdu->type.dpl_pdu.no_ack) {
    4efa:	4c6a      	ldr	r4, [pc, #424]	; (50a4 <on_radio_disabled_rx+0x204>)
	pipe_info->pid = rx_pdu->type.dpl_pdu.pid;
    4efc:	7091      	strb	r1, [r2, #2]
    4efe:	4a65      	ldr	r2, [pc, #404]	; (5094 <on_radio_disabled_rx+0x1f4>)
    4f00:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
	pipe_info->crc = nrf_radio_rxcrc_get(NRF_RADIO);
    4f04:	f825 2023 	strh.w	r2, [r5, r3, lsl #2]
	if ((esb_cfg.selective_auto_ack == false) || rx_pdu->type.dpl_pdu.no_ack) {
    4f08:	7ca3      	ldrb	r3, [r4, #18]
    4f0a:	b123      	cbz	r3, 4f16 <on_radio_disabled_rx+0x76>
    4f0c:	f899 3001 	ldrb.w	r3, [r9, #1]
    4f10:	07db      	lsls	r3, r3, #31
    4f12:	f140 80bc 	bpl.w	508e <on_radio_disabled_rx+0x1ee>
	mpsl_fem_lna_configuration_clear();
    4f16:	f7fb f9d1 	bl	2bc <mpsl_fem_lna_configuration_clear>
	mpsl_fem_pa_configuration_set(&tx_event, &disable_event);
    4f1a:	4963      	ldr	r1, [pc, #396]	; (50a8 <on_radio_disabled_rx+0x208>)
    4f1c:	4863      	ldr	r0, [pc, #396]	; (50ac <on_radio_disabled_rx+0x20c>)
    4f1e:	f7fb f9df 	bl	2e0 <mpsl_fem_pa_configuration_set>
    p_reg->SHORTS = shorts_mask;
    4f22:	4b5c      	ldr	r3, [pc, #368]	; (5094 <on_radio_disabled_rx+0x1f4>)
    4f24:	f240 121b 	movw	r2, #283	; 0x11b
    4f28:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
		switch (esb_cfg.protocol) {
    4f2c:	f894 b000 	ldrb.w	fp, [r4]
    4f30:	4c5f      	ldr	r4, [pc, #380]	; (50b0 <on_radio_disabled_rx+0x210>)
    4f32:	f1bb 0f00 	cmp.w	fp, #0
    4f36:	f000 809b 	beq.w	5070 <on_radio_disabled_rx+0x1d0>
    4f3a:	f1bb 0f01 	cmp.w	fp, #1
    4f3e:	d155      	bne.n	4fec <on_radio_disabled_rx+0x14c>
	if (tx_fifo.count > 0 && ack_pl_wrap_pipe[pipe] != 0) {
    4f40:	f8df c170 	ldr.w	ip, [pc, #368]	; 50b4 <on_radio_disabled_rx+0x214>
    return (uint8_t)p_reg->RXMATCH;
    4f44:	f8d3 1408 	ldr.w	r1, [r3, #1032]	; 0x408
    4f48:	f8dc 3028 	ldr.w	r3, [ip, #40]	; 0x28
    4f4c:	2b00      	cmp	r3, #0
    4f4e:	f000 8085 	beq.w	505c <on_radio_disabled_rx+0x1bc>
    4f52:	4859      	ldr	r0, [pc, #356]	; (50b8 <on_radio_disabled_rx+0x218>)
    4f54:	b2c9      	uxtb	r1, r1
    4f56:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    4f5a:	2a00      	cmp	r2, #0
    4f5c:	d07e      	beq.n	505c <on_radio_disabled_rx+0x1bc>
		current_payload = ack_pl_wrap_pipe[pipe]->p_payload;
    4f5e:	f8df b15c 	ldr.w	fp, [pc, #348]	; 50bc <on_radio_disabled_rx+0x21c>
    4f62:	f8d2 e000 	ldr.w	lr, [r2]
    4f66:	f8cb e000 	str.w	lr, [fp]
		if (pipe_info->ack_payload == true && !retransmit_payload) {
    4f6a:	eb05 0e06 	add.w	lr, r5, r6
    4f6e:	f89e e003 	ldrb.w	lr, [lr, #3]
    4f72:	f1be 0f00 	cmp.w	lr, #0
    4f76:	d017      	beq.n	4fa8 <on_radio_disabled_rx+0x108>
    4f78:	f1b8 0f00 	cmp.w	r8, #0
    4f7c:	d114      	bne.n	4fa8 <on_radio_disabled_rx+0x108>
			ack_pl_wrap_pipe[pipe]->in_use = false;
    4f7e:	f882 8004 	strb.w	r8, [r2, #4]
			ack_pl_wrap_pipe[pipe] = ack_pl_wrap_pipe[pipe]->p_next;
    4f82:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
			tx_fifo.count--;
    4f86:	3b01      	subs	r3, #1
			ack_pl_wrap_pipe[pipe] = ack_pl_wrap_pipe[pipe]->p_next;
    4f88:	6892      	ldr	r2, [r2, #8]
    4f8a:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
			tx_fifo.count--;
    4f8e:	f8cc 3028 	str.w	r3, [ip, #40]	; 0x28
			if (tx_fifo.count > 0 && ack_pl_wrap_pipe[pipe] != 0) {
    4f92:	2b00      	cmp	r3, #0
    4f94:	d057      	beq.n	5046 <on_radio_disabled_rx+0x1a6>
    4f96:	b102      	cbz	r2, 4f9a <on_radio_disabled_rx+0xfa>
				current_payload = ack_pl_wrap_pipe[pipe]->p_payload;
    4f98:	6812      	ldr	r2, [r2, #0]
    4f9a:	f8cb 2000 	str.w	r2, [fp]
			interrupt_flags |= INT_TX_SUCCESS_MSK;
    4f9e:	4a48      	ldr	r2, [pc, #288]	; (50c0 <on_radio_disabled_rx+0x220>)
    4fa0:	6813      	ldr	r3, [r2, #0]
    4fa2:	f043 0301 	orr.w	r3, r3, #1
    4fa6:	6013      	str	r3, [r2, #0]
			update_rf_payload_format(current_payload->length);
    4fa8:	4b46      	ldr	r3, [pc, #280]	; (50c4 <on_radio_disabled_rx+0x224>)
		if (current_payload != 0) {
    4faa:	f8db 8000 	ldr.w	r8, [fp]
			update_rf_payload_format(current_payload->length);
    4fae:	681a      	ldr	r2, [r3, #0]
			pipe_info->ack_payload = true;
    4fb0:	19ab      	adds	r3, r5, r6
		if (current_payload != 0) {
    4fb2:	f1b8 0f00 	cmp.w	r8, #0
    4fb6:	d048      	beq.n	504a <on_radio_disabled_rx+0x1aa>
			pipe_info->ack_payload = true;
    4fb8:	2101      	movs	r1, #1
    4fba:	70d9      	strb	r1, [r3, #3]
			update_rf_payload_format(current_payload->length);
    4fbc:	f898 0000 	ldrb.w	r0, [r8]
    4fc0:	4790      	blx	r2
			tx_pdu->type.dpl_pdu.length = current_payload->length;
    4fc2:	f8db 1000 	ldr.w	r1, [fp]
    4fc6:	7823      	ldrb	r3, [r4, #0]
    4fc8:	780a      	ldrb	r2, [r1, #0]
			memcpy(tx_pdu->data, current_payload->data, current_payload->length);
    4fca:	483f      	ldr	r0, [pc, #252]	; (50c8 <on_radio_disabled_rx+0x228>)
			tx_pdu->type.dpl_pdu.length = current_payload->length;
    4fcc:	f362 0305 	bfi	r3, r2, #0, #6
    4fd0:	7023      	strb	r3, [r4, #0]
			memcpy(tx_pdu->data, current_payload->data, current_payload->length);
    4fd2:	f811 2b05 	ldrb.w	r2, [r1], #5
    4fd6:	f003 fe53 	bl	8c80 <memcpy>
	tx_pdu->type.dpl_pdu.no_ack = rx_pdu->type.dpl_pdu.no_ack;
    4fda:	7863      	ldrb	r3, [r4, #1]
    4fdc:	f899 2001 	ldrb.w	r2, [r9, #1]
    4fe0:	f023 0307 	bic.w	r3, r3, #7
    4fe4:	f002 0207 	and.w	r2, r2, #7
    4fe8:	4313      	orrs	r3, r2
    4fea:	7063      	strb	r3, [r4, #1]
		esb_state = ESB_STATE_PRX_SEND_ACK;
    4fec:	4b37      	ldr	r3, [pc, #220]	; (50cc <on_radio_disabled_rx+0x22c>)
    4fee:	2205      	movs	r2, #5
    4ff0:	701a      	strb	r2, [r3, #0]
		update_radio_tx_power();
    4ff2:	f7ff fda7 	bl	4b44 <update_radio_tx_power>
    4ff6:	4b27      	ldr	r3, [pc, #156]	; (5094 <on_radio_disabled_rx+0x1f4>)
    4ff8:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
    p_reg->TXADDRESS = ((uint32_t)txaddress) << RADIO_TXADDRESS_TXADDRESS_Pos;
    4ffc:	b2d2      	uxtb	r2, r2
    4ffe:	f8c3 252c 	str.w	r2, [r3, #1324]	; 0x52c
    p_reg->PACKETPTR = (uint32_t)p_packet;
    5002:	f8c3 4504 	str.w	r4, [r3, #1284]	; 0x504
		on_radio_disabled = on_radio_disabled_rx_ack;
    5006:	4b32      	ldr	r3, [pc, #200]	; (50d0 <on_radio_disabled_rx+0x230>)
    5008:	4a32      	ldr	r2, [pc, #200]	; (50d4 <on_radio_disabled_rx+0x234>)
    500a:	601a      	str	r2, [r3, #0]
	if (send_rx_event) {
    500c:	b1b7      	cbz	r7, 503c <on_radio_disabled_rx+0x19c>
    return (uint8_t)p_reg->RXMATCH;
    500e:	4b21      	ldr	r3, [pc, #132]	; (5094 <on_radio_disabled_rx+0x1f4>)
    5010:	f8d3 0408 	ldr.w	r0, [r3, #1032]	; 0x408
	if (rx_fifo.count >= CONFIG_ESB_RX_FIFO_SIZE) {
    5014:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
		if (rx_fifo_push_rfbuf(nrf_radio_rxmatch_get(NRF_RADIO), pipe_info->pid)) {
    5018:	4435      	add	r5, r6
	if (rx_fifo.count >= CONFIG_ESB_RX_FIFO_SIZE) {
    501a:	2b07      	cmp	r3, #7
		if (rx_fifo_push_rfbuf(nrf_radio_rxmatch_get(NRF_RADIO), pipe_info->pid)) {
    501c:	78a9      	ldrb	r1, [r5, #2]
	if (rx_fifo.count >= CONFIG_ESB_RX_FIFO_SIZE) {
    501e:	d80d      	bhi.n	503c <on_radio_disabled_rx+0x19c>
    5020:	b2c0      	uxtb	r0, r0
    5022:	f7ff fe19 	bl	4c58 <rx_fifo_push_rfbuf.part.0>
		if (rx_fifo_push_rfbuf(nrf_radio_rxmatch_get(NRF_RADIO), pipe_info->pid)) {
    5026:	b148      	cbz	r0, 503c <on_radio_disabled_rx+0x19c>
			interrupt_flags |= INT_RX_DATA_RECEIVED_MSK;
    5028:	4a25      	ldr	r2, [pc, #148]	; (50c0 <on_radio_disabled_rx+0x220>)
    502a:	6813      	ldr	r3, [r2, #0]
    502c:	f043 0304 	orr.w	r3, r3, #4
    5030:	6013      	str	r3, [r2, #0]
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5032:	4b29      	ldr	r3, [pc, #164]	; (50d8 <on_radio_disabled_rx+0x238>)
    5034:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5038:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    503c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool retransmit_payload = false;
    5040:	f04f 0800 	mov.w	r8, #0
    5044:	e758      	b.n	4ef8 <on_radio_disabled_rx+0x58>
				current_payload = 0;
    5046:	4642      	mov	r2, r8
    5048:	e7a7      	b.n	4f9a <on_radio_disabled_rx+0xfa>
			pipe_info->ack_payload = false;
    504a:	f883 8003 	strb.w	r8, [r3, #3]
			update_rf_payload_format(0);
    504e:	4640      	mov	r0, r8
    5050:	4790      	blx	r2
		tx_pdu->type.dpl_pdu.length = 0;
    5052:	7823      	ldrb	r3, [r4, #0]
    5054:	f368 0305 	bfi	r3, r8, #0, #6
    5058:	7023      	strb	r3, [r4, #0]
    505a:	e7be      	b.n	4fda <on_radio_disabled_rx+0x13a>
		pipe_info->ack_payload = false;
    505c:	19ab      	adds	r3, r5, r6
    505e:	f04f 0800 	mov.w	r8, #0
    5062:	f883 8003 	strb.w	r8, [r3, #3]
		update_rf_payload_format(0);
    5066:	4b17      	ldr	r3, [pc, #92]	; (50c4 <on_radio_disabled_rx+0x224>)
    5068:	4640      	mov	r0, r8
    506a:	681b      	ldr	r3, [r3, #0]
    506c:	4798      	blx	r3
    506e:	e7f0      	b.n	5052 <on_radio_disabled_rx+0x1b2>
			update_rf_payload_format(0);
    5070:	4b14      	ldr	r3, [pc, #80]	; (50c4 <on_radio_disabled_rx+0x224>)
    5072:	4658      	mov	r0, fp
    5074:	681b      	ldr	r3, [r3, #0]
    5076:	4798      	blx	r3
			tx_pdu->type.fixed_pdu.pid = rx_pdu->type.fixed_pdu.pid;
    5078:	f899 3000 	ldrb.w	r3, [r9]
    507c:	7822      	ldrb	r2, [r4, #0]
			tx_pdu->type.fixed_pdu.rfu1 = 0;
    507e:	f884 b001 	strb.w	fp, [r4, #1]
			tx_pdu->type.fixed_pdu.pid = rx_pdu->type.fixed_pdu.pid;
    5082:	f3c3 0301 	ubfx	r3, r3, #0, #2
    5086:	f363 0201 	bfi	r2, r3, #0, #2
    508a:	7022      	strb	r2, [r4, #0]
			break;
    508c:	e7ae      	b.n	4fec <on_radio_disabled_rx+0x14c>
		clear_events_restart_rx();
    508e:	f7ff fd9f 	bl	4bd0 <clear_events_restart_rx>
    5092:	e7bb      	b.n	500c <on_radio_disabled_rx+0x16c>
    5094:	40001000 	.word	0x40001000
    5098:	20000b44 	.word	0x20000b44
    509c:	20000cd2 	.word	0x20000cd2
    50a0:	20000f8f 	.word	0x20000f8f
    50a4:	20000ba4 	.word	0x20000ba4
    50a8:	200000d0 	.word	0x200000d0
    50ac:	00009f64 	.word	0x00009f64
    50b0:	20000fb1 	.word	0x20000fb1
    50b4:	20000b70 	.word	0x20000b70
    50b8:	20000ac4 	.word	0x20000ac4
    50bc:	20000b9c 	.word	0x20000b9c
    50c0:	20000ac0 	.word	0x20000ac0
    50c4:	20000ab0 	.word	0x20000ab0
    50c8:	20000fb3 	.word	0x20000fb3
    50cc:	20000fd3 	.word	0x20000fd3
    50d0:	20000ab4 	.word	0x20000ab4
    50d4:	00004ac1 	.word	0x00004ac1
    50d8:	e000e100 	.word	0xe000e100

000050dc <esb_disable>:

	return 0;
}

void esb_disable(void)
{
    50dc:	b510      	push	{r4, lr}
	esb_ppi_disable_all();
    50de:	f000 fbe1 	bl	58a4 <esb_ppi_disable_all>
	esb_fem_reset();
    50e2:	f7ff fd1b 	bl	4b1c <esb_fem_reset>
	nrfx_timer_uninit(&esb_timer);
    50e6:	4814      	ldr	r0, [pc, #80]	; (5138 <esb_disable+0x5c>)
    50e8:	f001 faf8 	bl	66dc <nrfx_timer_uninit>

	sys_timer_deinit();
	esb_ppi_deinit();
    50ec:	f000 fc04 	bl	58f8 <esb_ppi_deinit>
            RADIO_MODECNF0_RU_Fast;
}

NRF_STATIC_INLINE uint8_t nrf_radio_modecnf0_dtx_get(NRF_RADIO_Type const * p_reg)
{
    return (uint8_t)((p_reg->MODECNF0 & RADIO_MODECNF0_DTX_Msk) >> RADIO_MODECNF0_DTX_Pos);
    50f0:	4a12      	ldr	r2, [pc, #72]	; (513c <esb_disable+0x60>)
	esb_state = ESB_STATE_IDLE;
	esb_initialized = false;

	reset_fifos();

	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    50f2:	4813      	ldr	r0, [pc, #76]	; (5140 <esb_disable+0x64>)
    50f4:	f8d2 3650 	ldr.w	r3, [r2, #1616]	; 0x650
                      (((uint32_t)default_tx) << RADIO_MODECNF0_DTX_Pos);
    50f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
    p_reg->MODECNF0 = (fast_ramp_up ? (RADIO_MODECNF0_RU_Fast    << RADIO_MODECNF0_RU_Pos) :
    50fc:	f8c2 3650 	str.w	r3, [r2, #1616]	; 0x650
	esb_state = ESB_STATE_IDLE;
    5100:	4b10      	ldr	r3, [pc, #64]	; (5144 <esb_disable+0x68>)
    5102:	2400      	movs	r4, #0
    5104:	701c      	strb	r4, [r3, #0]
	esb_initialized = false;
    5106:	4b10      	ldr	r3, [pc, #64]	; (5148 <esb_disable+0x6c>)
	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    5108:	4621      	mov	r1, r4
	esb_initialized = false;
    510a:	701c      	strb	r4, [r3, #0]
	reset_fifos();
    510c:	f7ff fcbc 	bl	4a88 <reset_fifos>
	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    5110:	2220      	movs	r2, #32
    5112:	f003 fdc0 	bl	8c96 <memset>
	memset(pids, 0, sizeof(pids));
    5116:	4621      	mov	r1, r4
    5118:	2208      	movs	r2, #8
    511a:	480c      	ldr	r0, [pc, #48]	; (514c <esb_disable+0x70>)
    511c:	f003 fdbb 	bl	8c96 <memset>
	irq_disable(RADIO_IRQn);
    5120:	2001      	movs	r0, #1
    5122:	f7fd fdd1 	bl	2cc8 <arch_irq_disable>
	irq_disable(ESB_EVT_IRQ);
    5126:	2014      	movs	r0, #20
    5128:	f7fd fdce 	bl	2cc8 <arch_irq_disable>

	esb_irq_disable();
}
    512c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	irq_disable(ESB_TIMER_IRQ);
    5130:	200a      	movs	r0, #10
    5132:	f7fd bdc9 	b.w	2cc8 <arch_irq_disable>
    5136:	bf00      	nop
    5138:	200000fc 	.word	0x200000fc
    513c:	40001000 	.word	0x40001000
    5140:	20000cd2 	.word	0x20000cd2
    5144:	20000fd3 	.word	0x20000fd3
    5148:	20000fd4 	.word	0x20000fd4
    514c:	20000f87 	.word	0x20000f87

00005150 <esb_init>:
{
    5150:	b5f0      	push	{r4, r5, r6, r7, lr}
    5152:	b087      	sub	sp, #28
	if (!config) {
    5154:	4604      	mov	r4, r0
{
    5156:	af00      	add	r7, sp, #0
	if (!config) {
    5158:	2800      	cmp	r0, #0
    515a:	f000 80ec 	beq.w	5336 <esb_init+0x1e6>
	if (esb_initialized) {
    515e:	4d77      	ldr	r5, [pc, #476]	; (533c <esb_init+0x1ec>)
    5160:	782b      	ldrb	r3, [r5, #0]
    5162:	b10b      	cbz	r3, 5168 <esb_init+0x18>
		esb_disable();
    5164:	f7ff ffba 	bl	50dc <esb_disable>
	event_handler = config->event_handler;
    5168:	4b75      	ldr	r3, [pc, #468]	; (5340 <esb_init+0x1f0>)
	memcpy(&esb_cfg, config, sizeof(esb_cfg));
    516a:	4e76      	ldr	r6, [pc, #472]	; (5344 <esb_init+0x1f4>)
	event_handler = config->event_handler;
    516c:	6862      	ldr	r2, [r4, #4]
    516e:	601a      	str	r2, [r3, #0]
	memcpy(&esb_cfg, config, sizeof(esb_cfg));
    5170:	4621      	mov	r1, r4
    5172:	2214      	movs	r2, #20
    5174:	4630      	mov	r0, r6
    5176:	f003 fd83 	bl	8c80 <memcpy>
	interrupt_flags = 0;
    517a:	2400      	movs	r4, #0
    517c:	4b72      	ldr	r3, [pc, #456]	; (5348 <esb_init+0x1f8>)
	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    517e:	4873      	ldr	r0, [pc, #460]	; (534c <esb_init+0x1fc>)
	interrupt_flags = 0;
    5180:	601c      	str	r4, [r3, #0]
	memset(rx_pipe_info, 0, sizeof(rx_pipe_info));
    5182:	2220      	movs	r2, #32
    5184:	4621      	mov	r1, r4
    5186:	f003 fd86 	bl	8c96 <memset>
	memset(pids, 0, sizeof(pids));
    518a:	2208      	movs	r2, #8
    518c:	4621      	mov	r1, r4
    518e:	4870      	ldr	r0, [pc, #448]	; (5350 <esb_init+0x200>)
    5190:	f003 fd81 	bl	8c96 <memset>
	params_valid &= update_radio_bitrate();
    5194:	f7ff fc5a 	bl	4a4c <update_radio_bitrate>
	switch (esb_cfg.protocol) {
    5198:	7833      	ldrb	r3, [r6, #0]
    519a:	496e      	ldr	r1, [pc, #440]	; (5354 <esb_init+0x204>)
    519c:	b17b      	cbz	r3, 51be <esb_init+0x6e>
    519e:	2b01      	cmp	r3, #1
    51a0:	d101      	bne.n	51a6 <esb_init+0x56>
		update_rf_payload_format = update_rf_payload_format_esb_dpl;
    51a2:	4b6d      	ldr	r3, [pc, #436]	; (5358 <esb_init+0x208>)
		update_rf_payload_format = update_rf_payload_format_esb;
    51a4:	600b      	str	r3, [r1, #0]
	switch (esb_cfg.crc) {
    51a6:	7a72      	ldrb	r2, [r6, #9]
    51a8:	4b6c      	ldr	r3, [pc, #432]	; (535c <esb_init+0x20c>)
    51aa:	2a01      	cmp	r2, #1
    51ac:	d06f      	beq.n	528e <esb_init+0x13e>
    51ae:	2a02      	cmp	r2, #2
    51b0:	d007      	beq.n	51c2 <esb_init+0x72>
    51b2:	b97a      	cbnz	r2, 51d4 <esb_init+0x84>
    p_reg->CRCINIT = crc_init_value;
    51b4:	f8c3 253c 	str.w	r2, [r3, #1340]	; 0x53c
    p_reg->CRCCNF = ((uint32_t)crc_length  << RADIO_CRCCNF_LEN_Pos) |
    51b8:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    51bc:	e008      	b.n	51d0 <esb_init+0x80>
		update_rf_payload_format = update_rf_payload_format_esb;
    51be:	4b68      	ldr	r3, [pc, #416]	; (5360 <esb_init+0x210>)
    51c0:	e7f0      	b.n	51a4 <esb_init+0x54>
    p_reg->CRCINIT = crc_init_value;
    51c2:	f64f 70ff 	movw	r0, #65535	; 0xffff
    51c6:	f8c3 053c 	str.w	r0, [r3, #1340]	; 0x53c
    p_reg->CRCCNF = ((uint32_t)crc_length  << RADIO_CRCCNF_LEN_Pos) |
    51ca:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    p_reg->CRCPOLY = (crc_polynominal << RADIO_CRCPOLY_CRCPOLY_Pos);
    51ce:	4a65      	ldr	r2, [pc, #404]	; (5364 <esb_init+0x214>)
    51d0:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
	update_rf_payload_format(esb_cfg.payload_length);
    51d4:	680b      	ldr	r3, [r1, #0]
    51d6:	7c70      	ldrb	r0, [r6, #17]
    51d8:	4798      	blx	r3
    p_reg->BASE0 = address;
    51da:	4b60      	ldr	r3, [pc, #384]	; (535c <esb_init+0x20c>)
    51dc:	4862      	ldr	r0, [pc, #392]	; (5368 <esb_init+0x218>)
    51de:	4963      	ldr	r1, [pc, #396]	; (536c <esb_init+0x21c>)
    51e0:	f04f 32e7 	mov.w	r2, #3890735079	; 0xe7e7e7e7
    51e4:	f8c3 251c 	str.w	r2, [r3, #1308]	; 0x51c
    p_reg->BASE1 = address;
    51e8:	f04f 3243 	mov.w	r2, #1128481603	; 0x43434343
    51ec:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
    p_reg->PREFIX0 = prefixes;
    51f0:	4a5f      	ldr	r2, [pc, #380]	; (5370 <esb_init+0x220>)
    51f2:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
    p_reg->PREFIX1 = prefixes;
    51f6:	4a5f      	ldr	r2, [pc, #380]	; (5374 <esb_init+0x224>)
    51f8:	f8c3 2528 	str.w	r2, [r3, #1320]	; 0x528
	reset_fifos();
    51fc:	f7ff fc44 	bl	4a88 <reset_fifos>
    5200:	4602      	mov	r2, r0
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    5202:	2300      	movs	r3, #0
    5204:	3301      	adds	r3, #1
    5206:	2b08      	cmp	r3, #8
		tx_fifo.payload[i] = &tx_payload[i];
    5208:	f841 2b04 	str.w	r2, [r1], #4
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    520c:	f102 0225 	add.w	r2, r2, #37	; 0x25
    5210:	d1f8      	bne.n	5204 <esb_init+0xb4>
    5212:	4a59      	ldr	r2, [pc, #356]	; (5378 <esb_init+0x228>)
    5214:	4959      	ldr	r1, [pc, #356]	; (537c <esb_init+0x22c>)
	for (size_t i = 0; i < CONFIG_ESB_RX_FIFO_SIZE; i++) {
    5216:	2300      	movs	r3, #0
    5218:	3301      	adds	r3, #1
    521a:	2b08      	cmp	r3, #8
		rx_fifo.payload[i] = &rx_payload[i];
    521c:	f841 2b04 	str.w	r2, [r1], #4
	for (size_t i = 0; i < CONFIG_ESB_RX_FIFO_SIZE; i++) {
    5220:	f102 0225 	add.w	r2, r2, #37	; 0x25
    5224:	d1f8      	bne.n	5218 <esb_init+0xc8>
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    5226:	2100      	movs	r1, #0
    5228:	4a55      	ldr	r2, [pc, #340]	; (5380 <esb_init+0x230>)
		ack_pl_wrap[i].in_use = false;
    522a:	460b      	mov	r3, r1
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    522c:	3101      	adds	r1, #1
    522e:	2908      	cmp	r1, #8
		ack_pl_wrap[i].p_payload = &tx_payload[i];
    5230:	6010      	str	r0, [r2, #0]
		ack_pl_wrap[i].in_use = false;
    5232:	7113      	strb	r3, [r2, #4]
		ack_pl_wrap[i].p_next = 0;
    5234:	6093      	str	r3, [r2, #8]
	for (size_t i = 0; i < CONFIG_ESB_TX_FIFO_SIZE; i++) {
    5236:	f100 0025 	add.w	r0, r0, #37	; 0x25
    523a:	f102 020c 	add.w	r2, r2, #12
    523e:	d1f5      	bne.n	522c <esb_init+0xdc>
		ack_pl_wrap_pipe[i] = 0;
    5240:	4a50      	ldr	r2, [pc, #320]	; (5384 <esb_init+0x234>)
	nrfx_err = nrfx_timer_init(&esb_timer, &config, esb_timer_handler);
    5242:	4851      	ldr	r0, [pc, #324]	; (5388 <esb_init+0x238>)
		ack_pl_wrap_pipe[i] = 0;
    5244:	e9c2 3300 	strd	r3, r3, [r2]
    5248:	e9c2 3302 	strd	r3, r3, [r2, #8]
    524c:	e9c2 3304 	strd	r3, r3, [r2, #16]
    5250:	e9c2 3306 	strd	r3, r3, [r2, #24]
	const nrfx_timer_config_t config = {
    5254:	e9c7 3300 	strd	r3, r3, [r7]
    5258:	2304      	movs	r3, #4
    525a:	703b      	strb	r3, [r7, #0]
	nrfx_err = nrfx_timer_init(&esb_timer, &config, esb_timer_handler);
    525c:	4a4b      	ldr	r2, [pc, #300]	; (538c <esb_init+0x23c>)
    525e:	4639      	mov	r1, r7
    5260:	f001 f9e6 	bl	6630 <nrfx_timer_init>
	if (nrfx_err != NRFX_SUCCESS) {
    5264:	4b4a      	ldr	r3, [pc, #296]	; (5390 <esb_init+0x240>)
    5266:	4298      	cmp	r0, r3
    5268:	d119      	bne.n	529e <esb_init+0x14e>
	err = esb_ppi_init();
    526a:	f000 faad 	bl	57c8 <esb_ppi_init>
	if (err) {
    526e:	4604      	mov	r4, r0
    5270:	2800      	cmp	r0, #0
    5272:	d036      	beq.n	52e2 <esb_init+0x192>
		LOG_ERR("Failed to initialize PPI");
    5274:	4b47      	ldr	r3, [pc, #284]	; (5394 <esb_init+0x244>)
    5276:	617b      	str	r3, [r7, #20]
    5278:	2302      	movs	r3, #2
    527a:	613b      	str	r3, [r7, #16]
    527c:	4846      	ldr	r0, [pc, #280]	; (5398 <esb_init+0x248>)
    527e:	2300      	movs	r3, #0
    5280:	f107 0210 	add.w	r2, r7, #16
    5284:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    5288:	f7fd f81a 	bl	22c0 <z_impl_z_log_msg_static_create>
		return err;
    528c:	e025      	b.n	52da <esb_init+0x18a>
    p_reg->CRCINIT = crc_init_value;
    528e:	20ff      	movs	r0, #255	; 0xff
    5290:	f8c3 053c 	str.w	r0, [r3, #1340]	; 0x53c
    p_reg->CRCCNF = ((uint32_t)crc_length  << RADIO_CRCCNF_LEN_Pos) |
    5294:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    p_reg->CRCPOLY = (crc_polynominal << RADIO_CRCPOLY_CRCPOLY_Pos);
    5298:	f240 1207 	movw	r2, #263	; 0x107
    529c:	e798      	b.n	51d0 <esb_init+0x80>
		LOG_ERR("Failed to initialize nrfx timer (err %d)", nrfx_err);
    529e:	466c      	mov	r4, sp
    52a0:	b088      	sub	sp, #32
    52a2:	466a      	mov	r2, sp
    52a4:	4b3d      	ldr	r3, [pc, #244]	; (539c <esb_init+0x24c>)
    52a6:	e9c2 3005 	strd	r3, r0, [r2, #20]
    52aa:	2303      	movs	r3, #3
    52ac:	f842 3f10 	str.w	r3, [r2, #16]!
    52b0:	4839      	ldr	r0, [pc, #228]	; (5398 <esb_init+0x248>)
    52b2:	2300      	movs	r3, #0
    52b4:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    52b8:	f7fd f802 	bl	22c0 <z_impl_z_log_msg_static_create>
    52bc:	46a5      	mov	sp, r4
		LOG_ERR("Failed to initialize ESB system timer");
    52be:	4b38      	ldr	r3, [pc, #224]	; (53a0 <esb_init+0x250>)
    52c0:	617b      	str	r3, [r7, #20]
    52c2:	2302      	movs	r3, #2
    52c4:	613b      	str	r3, [r7, #16]
    52c6:	4834      	ldr	r0, [pc, #208]	; (5398 <esb_init+0x248>)
    52c8:	2300      	movs	r3, #0
    52ca:	f107 0210 	add.w	r2, r7, #16
    52ce:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -EFAULT;
    52d2:	f06f 040d 	mvn.w	r4, #13
    52d6:	f7fc fff3 	bl	22c0 <z_impl_z_log_msg_static_create>
}
    52da:	4620      	mov	r0, r4
    52dc:	371c      	adds	r7, #28
    52de:	46bd      	mov	sp, r7
    52e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	disable_event.event.generic.event = esb_ppi_radio_disabled_get();
    52e2:	f000 fadb 	bl	589c <esb_ppi_radio_disabled_get>
    52e6:	4b2f      	ldr	r3, [pc, #188]	; (53a4 <esb_init+0x254>)
    return (uint8_t)((p_reg->MODECNF0 & RADIO_MODECNF0_DTX_Msk) >> RADIO_MODECNF0_DTX_Pos);
    52e8:	4a1c      	ldr	r2, [pc, #112]	; (535c <esb_init+0x20c>)
    52ea:	6058      	str	r0, [r3, #4]
    52ec:	f8d2 3650 	ldr.w	r3, [r2, #1616]	; 0x650
    p_reg->MODECNF0 = (fast_ramp_up ? (RADIO_MODECNF0_RU_Fast    << RADIO_MODECNF0_RU_Pos) :
    52f0:	7cf1      	ldrb	r1, [r6, #19]
                      (((uint32_t)default_tx) << RADIO_MODECNF0_DTX_Pos);
    52f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
                                      (RADIO_MODECNF0_RU_Default << RADIO_MODECNF0_RU_Pos) ) |
    52f6:	430b      	orrs	r3, r1
	IRQ_DIRECT_CONNECT(RADIO_IRQn, CONFIG_ESB_RADIO_IRQ_PRIORITY,
    52f8:	2101      	movs	r1, #1
    p_reg->MODECNF0 = (fast_ramp_up ? (RADIO_MODECNF0_RU_Fast    << RADIO_MODECNF0_RU_Pos) :
    52fa:	f8c2 3650 	str.w	r3, [r2, #1616]	; 0x650
    52fe:	4608      	mov	r0, r1
    5300:	4622      	mov	r2, r4
    5302:	f7fd fd03 	bl	2d0c <z_arm_irq_priority_set>
	IRQ_DIRECT_CONNECT(ESB_EVT_IRQ, CONFIG_ESB_EVENT_IRQ_PRIORITY,
    5306:	4622      	mov	r2, r4
    5308:	2102      	movs	r1, #2
    530a:	2014      	movs	r0, #20
    530c:	f7fd fcfe 	bl	2d0c <z_arm_irq_priority_set>
	IRQ_DIRECT_CONNECT(ESB_TIMER_IRQ, CONFIG_ESB_EVENT_IRQ_PRIORITY,
    5310:	4622      	mov	r2, r4
    5312:	2102      	movs	r1, #2
    5314:	200a      	movs	r0, #10
    5316:	f7fd fcf9 	bl	2d0c <z_arm_irq_priority_set>
	irq_enable(RADIO_IRQn);
    531a:	2001      	movs	r0, #1
    531c:	f7fd fcc6 	bl	2cac <arch_irq_enable>
	irq_enable(ESB_EVT_IRQ);
    5320:	2014      	movs	r0, #20
    5322:	f7fd fcc3 	bl	2cac <arch_irq_enable>
	irq_enable(ESB_TIMER_IRQ);
    5326:	200a      	movs	r0, #10
    5328:	f7fd fcc0 	bl	2cac <arch_irq_enable>
	esb_state = ESB_STATE_IDLE;
    532c:	4b1e      	ldr	r3, [pc, #120]	; (53a8 <esb_init+0x258>)
    532e:	701c      	strb	r4, [r3, #0]
	esb_initialized = true;
    5330:	2301      	movs	r3, #1
    5332:	702b      	strb	r3, [r5, #0]
	return 0;
    5334:	e7d1      	b.n	52da <esb_init+0x18a>
		return -EINVAL;
    5336:	f06f 0415 	mvn.w	r4, #21
    533a:	e7ce      	b.n	52da <esb_init+0x18a>
    533c:	20000fd4 	.word	0x20000fd4
    5340:	20000ba0 	.word	0x20000ba0
    5344:	20000ba4 	.word	0x20000ba4
    5348:	20000ac0 	.word	0x20000ac0
    534c:	20000cd2 	.word	0x20000cd2
    5350:	20000f87 	.word	0x20000f87
    5354:	20000ab0 	.word	0x20000ab0
    5358:	00004d95 	.word	0x00004d95
    535c:	40001000 	.word	0x40001000
    5360:	00004d55 	.word	0x00004d55
    5364:	00011021 	.word	0x00011021
    5368:	20000e5f 	.word	0x20000e5f
    536c:	20000b70 	.word	0x20000b70
    5370:	23c343e7 	.word	0x23c343e7
    5374:	13e363a3 	.word	0x13e363a3
    5378:	20000d37 	.word	0x20000d37
    537c:	20000b44 	.word	0x20000b44
    5380:	20000ae4 	.word	0x20000ae4
    5384:	20000ac4 	.word	0x20000ac4
    5388:	200000fc 	.word	0x200000fc
    538c:	00004aa5 	.word	0x00004aa5
    5390:	0bad0000 	.word	0x0bad0000
    5394:	0000a9f5 	.word	0x0000a9f5
    5398:	00009d38 	.word	0x00009d38
    539c:	0000a9a6 	.word	0x0000a9a6
    53a0:	0000a9cf 	.word	0x0000a9cf
    53a4:	200000d0 	.word	0x200000d0
    53a8:	20000fd3 	.word	0x20000fd3

000053ac <esb_read_rx_payload>:

	return 0;
}

int esb_read_rx_payload(struct esb_payload *payload)
{
    53ac:	b538      	push	{r3, r4, r5, lr}
	if (!esb_initialized) {
    53ae:	4b25      	ldr	r3, [pc, #148]	; (5444 <esb_read_rx_payload+0x98>)
    53b0:	781b      	ldrb	r3, [r3, #0]
    53b2:	2b00      	cmp	r3, #0
    53b4:	d03d      	beq.n	5432 <esb_read_rx_payload+0x86>
		return -EACCES;
	}
	if (payload == NULL) {
    53b6:	2800      	cmp	r0, #0
    53b8:	d03e      	beq.n	5438 <esb_read_rx_payload+0x8c>
		return -EINVAL;
	}

	if (rx_fifo.count == 0) {
    53ba:	4c23      	ldr	r4, [pc, #140]	; (5448 <esb_read_rx_payload+0x9c>)
    53bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    53be:	2b00      	cmp	r3, #0
    53c0:	d03d      	beq.n	543e <esb_read_rx_payload+0x92>
	__asm__ volatile(
    53c2:	f04f 0340 	mov.w	r3, #64	; 0x40
    53c6:	f3ef 8511 	mrs	r5, BASEPRI
    53ca:	f383 8812 	msr	BASEPRI_MAX, r3
    53ce:	f3bf 8f6f 	isb	sy
		return -ENODATA;
	}

	unsigned int key = irq_lock();

	payload->length = rx_fifo.payload[rx_fifo.front]->length;
    53d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    53d4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    53d8:	781a      	ldrb	r2, [r3, #0]
    53da:	7002      	strb	r2, [r0, #0]
	payload->pipe = rx_fifo.payload[rx_fifo.front]->pipe;
    53dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    53de:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    53e2:	785b      	ldrb	r3, [r3, #1]
    53e4:	7043      	strb	r3, [r0, #1]
	payload->rssi = rx_fifo.payload[rx_fifo.front]->rssi;
    53e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    53e8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    53ec:	f993 3002 	ldrsb.w	r3, [r3, #2]
    53f0:	7083      	strb	r3, [r0, #2]
	payload->pid = rx_fifo.payload[rx_fifo.front]->pid;
    53f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    53f4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    53f8:	791b      	ldrb	r3, [r3, #4]
    53fa:	7103      	strb	r3, [r0, #4]
	payload->noack = rx_fifo.payload[rx_fifo.front]->noack;
    53fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    53fe:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    5402:	78db      	ldrb	r3, [r3, #3]
    5404:	70c3      	strb	r3, [r0, #3]
	memcpy(payload->data, rx_fifo.payload[rx_fifo.front]->data,
    5406:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5408:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
    540c:	3005      	adds	r0, #5
    540e:	3105      	adds	r1, #5
    5410:	f003 fc36 	bl	8c80 <memcpy>
	       payload->length);

	if (++rx_fifo.front >= CONFIG_ESB_RX_FIFO_SIZE) {
    5414:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5416:	3301      	adds	r3, #1
		rx_fifo.front = 0;
    5418:	2b08      	cmp	r3, #8
    541a:	bf28      	it	cs
    541c:	2300      	movcs	r3, #0
    541e:	6263      	str	r3, [r4, #36]	; 0x24
	}

	rx_fifo.count--;
    5420:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    5422:	3b01      	subs	r3, #1
    5424:	62a3      	str	r3, [r4, #40]	; 0x28
	__asm__ volatile(
    5426:	f385 8811 	msr	BASEPRI, r5
    542a:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	return 0;
    542e:	2000      	movs	r0, #0
}
    5430:	bd38      	pop	{r3, r4, r5, pc}
		return -EACCES;
    5432:	f06f 000c 	mvn.w	r0, #12
    5436:	e7fb      	b.n	5430 <esb_read_rx_payload+0x84>
		return -EINVAL;
    5438:	f06f 0015 	mvn.w	r0, #21
    543c:	e7f8      	b.n	5430 <esb_read_rx_payload+0x84>
		return -ENODATA;
    543e:	f06f 003c 	mvn.w	r0, #60	; 0x3c
    5442:	e7f5      	b.n	5430 <esb_read_rx_payload+0x84>
    5444:	20000fd4 	.word	0x20000fd4
    5448:	20000b44 	.word	0x20000b44

0000544c <esb_start_rx>:

	return 0;
}

int esb_start_rx(void)
{
    544c:	b538      	push	{r3, r4, r5, lr}
	if (esb_state != ESB_STATE_IDLE) {
    544e:	4b23      	ldr	r3, [pc, #140]	; (54dc <esb_start_rx+0x90>)
    5450:	781a      	ldrb	r2, [r3, #0]
    5452:	f002 05ff 	and.w	r5, r2, #255	; 0xff
    5456:	2a00      	cmp	r2, #0
    5458:	d13c      	bne.n	54d4 <esb_start_rx+0x88>
    p_reg->INTENCLR = mask;
    545a:	4c21      	ldr	r4, [pc, #132]	; (54e0 <esb_start_rx+0x94>)
	}

	nrf_radio_int_disable(NRF_RADIO, 0xFFFFFFFF);
	nrf_radio_event_clear(NRF_RADIO, NRF_RADIO_EVENT_DISABLED);

	on_radio_disabled = on_radio_disabled_rx;
    545c:	4921      	ldr	r1, [pc, #132]	; (54e4 <esb_start_rx+0x98>)
    545e:	f04f 32ff 	mov.w	r2, #4294967295
    5462:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5466:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
    546a:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
    546e:	4a1e      	ldr	r2, [pc, #120]	; (54e8 <esb_start_rx+0x9c>)
    5470:	6011      	str	r1, [r2, #0]
    p_reg->SHORTS = shorts_mask;
    5472:	f240 1217 	movw	r2, #279	; 0x117
    5476:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
    p_reg->INTENSET = mask;
    547a:	2210      	movs	r2, #16
    547c:	f8c4 2304 	str.w	r2, [r4, #772]	; 0x304

	nrf_radio_shorts_set(NRF_RADIO, (radio_shorts_common | NRF_RADIO_SHORT_DISABLED_TXEN_MASK));
	nrf_radio_int_enable(NRF_RADIO, NRF_RADIO_INT_DISABLED_MASK);

	esb_state = ESB_STATE_PRX;
    5480:	2204      	movs	r2, #4
    5482:	701a      	strb	r2, [r3, #0]

	nrf_radio_rxaddresses_set(NRF_RADIO, esb_addr.rx_pipes_enabled);
    5484:	4b19      	ldr	r3, [pc, #100]	; (54ec <esb_start_rx+0xa0>)
    p_reg->RXADDRESSES = (uint32_t)(rxaddresses);
    5486:	7c9a      	ldrb	r2, [r3, #18]
    5488:	f8c4 2530 	str.w	r2, [r4, #1328]	; 0x530
        delta = ((uint32_t)(radio_frequency - 2400)) |
    548c:	7cdb      	ldrb	r3, [r3, #19]
    p_reg->FREQUENCY = delta;
    548e:	f8c4 3508 	str.w	r3, [r4, #1288]	; 0x508
    p_reg->PACKETPTR = (uint32_t)p_packet;
    5492:	4b17      	ldr	r3, [pc, #92]	; (54f0 <esb_start_rx+0xa4>)
    5494:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5498:	4b16      	ldr	r3, [pc, #88]	; (54f4 <esb_start_rx+0xa8>)
    549a:	2202      	movs	r2, #2
    549c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	nrf_radio_frequency_set(NRF_RADIO, (RADIO_BASE_FREQUENCY + esb_addr.rf_channel));
	nrf_radio_packetptr_set(NRF_RADIO, rx_payload_buffer);

	NVIC_ClearPendingIRQ(RADIO_IRQn);
	irq_enable(RADIO_IRQn);
    54a0:	2001      	movs	r0, #1
    54a2:	f7fd fc03 	bl	2cac <arch_irq_enable>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    54a6:	f8c4 5104 	str.w	r5, [r4, #260]	; 0x104
    54aa:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    54ae:	f8c4 5108 	str.w	r5, [r4, #264]	; 0x108
    54b2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
    54b6:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110

	nrf_radio_event_clear(NRF_RADIO, NRF_RADIO_EVENT_ADDRESS);
	nrf_radio_event_clear(NRF_RADIO, NRF_RADIO_EVENT_PAYLOAD);
	nrf_radio_event_clear(NRF_RADIO, NRF_RADIO_EVENT_DISABLED);

	esb_ppi_for_txrx_set(true, false);
    54ba:	2001      	movs	r0, #1
    54bc:	4629      	mov	r1, r5
    54be:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
    54c2:	f000 f8b7 	bl	5634 <esb_ppi_for_txrx_set>
	esb_fem_for_rx_set();
    54c6:	f7ff fb6d 	bl	4ba4 <esb_fem_for_rx_set>
    54ca:	4b0b      	ldr	r3, [pc, #44]	; (54f8 <esb_start_rx+0xac>)
    54cc:	2201      	movs	r2, #1
    54ce:	619a      	str	r2, [r3, #24]

	radio_start();

	return 0;
    54d0:	4628      	mov	r0, r5
}
    54d2:	bd38      	pop	{r3, r4, r5, pc}
		return -EBUSY;
    54d4:	f06f 000f 	mvn.w	r0, #15
    54d8:	e7fb      	b.n	54d2 <esb_start_rx+0x86>
    54da:	bf00      	nop
    54dc:	20000fd3 	.word	0x20000fd3
    54e0:	40001000 	.word	0x40001000
    54e4:	00004ea1 	.word	0x00004ea1
    54e8:	20000ab4 	.word	0x20000ab4
    54ec:	200000e8 	.word	0x200000e8
    54f0:	20000f8f 	.word	0x20000f8f
    54f4:	e000e100 	.word	0xe000e100
    54f8:	40014000 	.word	0x40014000

000054fc <esb_set_base_address_0>:

	return 0;
}

int esb_set_base_address_0(const uint8_t *addr)
{
    54fc:	b510      	push	{r4, lr}
	if (esb_state != ESB_STATE_IDLE) {
    54fe:	4b0d      	ldr	r3, [pc, #52]	; (5534 <esb_set_base_address_0+0x38>)
    5500:	781b      	ldrb	r3, [r3, #0]
{
    5502:	4601      	mov	r1, r0
	if (esb_state != ESB_STATE_IDLE) {
    5504:	f003 04ff 	and.w	r4, r3, #255	; 0xff
    5508:	b96b      	cbnz	r3, 5526 <esb_set_base_address_0+0x2a>
		return -EBUSY;
	}
	if (addr == NULL) {
    550a:	b178      	cbz	r0, 552c <esb_set_base_address_0+0x30>
		return -EINVAL;
	}

	memcpy(esb_addr.base_addr_p0, addr, sizeof(esb_addr.base_addr_p0));
    550c:	2204      	movs	r2, #4
    550e:	480a      	ldr	r0, [pc, #40]	; (5538 <esb_set_base_address_0+0x3c>)
    5510:	f003 fbb6 	bl	8c80 <memcpy>
	return __REV(bytewise_bit_swap(addr));
    5514:	4808      	ldr	r0, [pc, #32]	; (5538 <esb_set_base_address_0+0x3c>)
    5516:	f003 fdf4 	bl	9102 <bytewise_bit_swap>
    p_reg->BASE0 = address;
    551a:	4b08      	ldr	r3, [pc, #32]	; (553c <esb_set_base_address_0+0x40>)
  return __builtin_bswap32(value);
    551c:	ba00      	rev	r0, r0
    551e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c

	update_radio_addresses(ADDR_UPDATE_MASK_BASE0);

	return 0;
    5522:	4620      	mov	r0, r4
}
    5524:	bd10      	pop	{r4, pc}
		return -EBUSY;
    5526:	f06f 000f 	mvn.w	r0, #15
    552a:	e7fb      	b.n	5524 <esb_set_base_address_0+0x28>
		return -EINVAL;
    552c:	f06f 0015 	mvn.w	r0, #21
    5530:	e7f8      	b.n	5524 <esb_set_base_address_0+0x28>
    5532:	bf00      	nop
    5534:	20000fd3 	.word	0x20000fd3
    5538:	200000e8 	.word	0x200000e8
    553c:	40001000 	.word	0x40001000

00005540 <esb_set_base_address_1>:

int esb_set_base_address_1(const uint8_t *addr)
{
    5540:	b510      	push	{r4, lr}
	if (esb_state != ESB_STATE_IDLE) {
    5542:	4b0d      	ldr	r3, [pc, #52]	; (5578 <esb_set_base_address_1+0x38>)
    5544:	781b      	ldrb	r3, [r3, #0]
{
    5546:	4601      	mov	r1, r0
	if (esb_state != ESB_STATE_IDLE) {
    5548:	f003 04ff 	and.w	r4, r3, #255	; 0xff
    554c:	b96b      	cbnz	r3, 556a <esb_set_base_address_1+0x2a>
		return -EBUSY;
	}
	if (addr == NULL) {
    554e:	b178      	cbz	r0, 5570 <esb_set_base_address_1+0x30>
		return -EINVAL;
	}

	memcpy(esb_addr.base_addr_p1, addr, sizeof(esb_addr.base_addr_p1));
    5550:	2204      	movs	r2, #4
    5552:	480a      	ldr	r0, [pc, #40]	; (557c <esb_set_base_address_1+0x3c>)
    5554:	f003 fb94 	bl	8c80 <memcpy>
	return __REV(bytewise_bit_swap(addr));
    5558:	4808      	ldr	r0, [pc, #32]	; (557c <esb_set_base_address_1+0x3c>)
    555a:	f003 fdd2 	bl	9102 <bytewise_bit_swap>
    p_reg->BASE1 = address;
    555e:	4b08      	ldr	r3, [pc, #32]	; (5580 <esb_set_base_address_1+0x40>)
    5560:	ba00      	rev	r0, r0
    5562:	f8c3 0520 	str.w	r0, [r3, #1312]	; 0x520

	update_radio_addresses(ADDR_UPDATE_MASK_BASE1);

	return 0;
    5566:	4620      	mov	r0, r4
}
    5568:	bd10      	pop	{r4, pc}
		return -EBUSY;
    556a:	f06f 000f 	mvn.w	r0, #15
    556e:	e7fb      	b.n	5568 <esb_set_base_address_1+0x28>
		return -EINVAL;
    5570:	f06f 0015 	mvn.w	r0, #21
    5574:	e7f8      	b.n	5568 <esb_set_base_address_1+0x28>
    5576:	bf00      	nop
    5578:	20000fd3 	.word	0x20000fd3
    557c:	200000ec 	.word	0x200000ec
    5580:	40001000 	.word	0x40001000

00005584 <esb_set_prefixes>:

int esb_set_prefixes(const uint8_t *prefixes, uint8_t num_pipes)
{
    5584:	b538      	push	{r3, r4, r5, lr}
	if (esb_state != ESB_STATE_IDLE) {
    5586:	4b0f      	ldr	r3, [pc, #60]	; (55c4 <esb_set_prefixes+0x40>)
    5588:	781b      	ldrb	r3, [r3, #0]
{
    558a:	460c      	mov	r4, r1
	if (esb_state != ESB_STATE_IDLE) {
    558c:	f003 05ff 	and.w	r5, r3, #255	; 0xff
    5590:	b993      	cbnz	r3, 55b8 <esb_set_prefixes+0x34>
		return -EBUSY;
	}
	if (prefixes == NULL) {
    5592:	b1a0      	cbz	r0, 55be <esb_set_prefixes+0x3a>
		return -EINVAL;
	}
	if (!(num_pipes <= CONFIG_ESB_PIPE_COUNT)) {
    5594:	2908      	cmp	r1, #8
    5596:	d812      	bhi.n	55be <esb_set_prefixes+0x3a>
		return -EINVAL;
	}

	memcpy(esb_addr.pipe_prefixes, prefixes, num_pipes);
    5598:	460a      	mov	r2, r1
    559a:	4601      	mov	r1, r0
    559c:	480a      	ldr	r0, [pc, #40]	; (55c8 <esb_set_prefixes+0x44>)
    559e:	f003 fb6f 	bl	8c80 <memcpy>

	esb_addr.num_pipes = num_pipes;
    55a2:	4a0a      	ldr	r2, [pc, #40]	; (55cc <esb_set_prefixes+0x48>)
	esb_addr.rx_pipes_enabled = BIT_MASK_UINT_8(num_pipes);
    55a4:	23ff      	movs	r3, #255	; 0xff
	esb_addr.num_pipes = num_pipes;
    55a6:	7414      	strb	r4, [r2, #16]
	esb_addr.rx_pipes_enabled = BIT_MASK_UINT_8(num_pipes);
    55a8:	f1c4 0408 	rsb	r4, r4, #8
    55ac:	4123      	asrs	r3, r4
    55ae:	7493      	strb	r3, [r2, #18]
	if ((update_mask & ADDR_UPDATE_MASK_PREFIX) != 0) {
    55b0:	f7ff fae6 	bl	4b80 <update_radio_addresses.part.0>

	update_radio_addresses(ADDR_UPDATE_MASK_PREFIX);

	return 0;
    55b4:	4628      	mov	r0, r5
}
    55b6:	bd38      	pop	{r3, r4, r5, pc}
		return -EBUSY;
    55b8:	f06f 000f 	mvn.w	r0, #15
    55bc:	e7fb      	b.n	55b6 <esb_set_prefixes+0x32>
		return -EINVAL;
    55be:	f06f 0015 	mvn.w	r0, #21
    55c2:	e7f8      	b.n	55b6 <esb_set_prefixes+0x32>
    55c4:	20000fd3 	.word	0x20000fd3
    55c8:	200000f0 	.word	0x200000f0
    55cc:	200000e8 	.word	0x200000e8

000055d0 <esb_ppi_for_fem_set>:
{
	uint32_t egu_event = nrf_egu_event_address_get(ESB_EGU, ESB_EGU_EVENT);
	uint32_t timer_task = nrf_timer_task_address_get(ESB_NRF_TIMER_INSTANCE,
							 NRF_TIMER_TASK_START);

	nrf_ppi_channel_endpoint_setup(NRF_PPI, egu_timer_start, egu_event, timer_task);
    55d0:	4b09      	ldr	r3, [pc, #36]	; (55f8 <esb_ppi_for_fem_set+0x28>)
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    55d2:	490a      	ldr	r1, [pc, #40]	; (55fc <esb_ppi_for_fem_set+0x2c>)
    55d4:	781a      	ldrb	r2, [r3, #0]
    55d6:	00d3      	lsls	r3, r2, #3
    55d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    55dc:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    55e0:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    55e4:	4906      	ldr	r1, [pc, #24]	; (5600 <esb_ppi_for_fem_set+0x30>)
    55e6:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
    p_reg->CHENSET = PPI_CHENSET_CH0_Set << ((uint32_t) channel);
    55ea:	2301      	movs	r3, #1
    55ec:	4093      	lsls	r3, r2
    55ee:	4a05      	ldr	r2, [pc, #20]	; (5604 <esb_ppi_for_fem_set+0x34>)
    55f0:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	nrf_ppi_channel_enable(NRF_PPI, egu_timer_start);
}
    55f4:	4770      	bx	lr
    55f6:	bf00      	nop
    55f8:	20000fd7 	.word	0x20000fd7
    55fc:	40014118 	.word	0x40014118
    5600:	4000a000 	.word	0x4000a000
    5604:	4001f000 	.word	0x4001f000

00005608 <esb_ppi_for_fem_clear>:

void esb_ppi_for_fem_clear(void)
{
	nrf_ppi_channel_disable(NRF_PPI, egu_timer_start);
    5608:	4b08      	ldr	r3, [pc, #32]	; (562c <esb_ppi_for_fem_clear+0x24>)
    p_reg->CHENCLR = PPI_CHENCLR_CH0_Clear << ((uint32_t) channel);
    560a:	4909      	ldr	r1, [pc, #36]	; (5630 <esb_ppi_for_fem_clear+0x28>)
    560c:	781b      	ldrb	r3, [r3, #0]
    560e:	2201      	movs	r2, #1
    5610:	409a      	lsls	r2, r3
    5612:	00db      	lsls	r3, r3, #3
    5614:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5618:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    561c:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
    p_reg->CH[(uint32_t) channel].EEP = eep;
    5620:	2200      	movs	r2, #0
    5622:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    5626:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_ppi_channel_endpoint_setup(NRF_PPI, egu_timer_start, 0, 0);
}
    562a:	4770      	bx	lr
    562c:	20000fd7 	.word	0x20000fd7
    5630:	4001f000 	.word	0x4001f000

00005634 <esb_ppi_for_txrx_set>:

void esb_ppi_for_txrx_set(bool rx, bool timer_start)
{
    5634:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t channels_mask;
	uint32_t egu_event = nrf_egu_event_address_get(ESB_EGU, ESB_EGU_EVENT);
	uint32_t egu_task = nrf_egu_task_address_get(ESB_EGU, ESB_EGU_TASK);
	uint32_t group_disable_task =
			nrf_ppi_task_group_disable_address_get(NRF_PPI, ramp_up_ppi_group);
    5636:	4b2b      	ldr	r3, [pc, #172]	; (56e4 <esb_ppi_for_txrx_set+0xb0>)
}

NRF_STATIC_INLINE uint32_t nrf_ppi_task_group_disable_address_get(NRF_PPI_Type const *    p_reg,
                                                                  nrf_ppi_channel_group_t group)
{
    return (uint32_t) &p_reg->TASKS_CHG[(uint32_t) group].DIS;
    5638:	4c2b      	ldr	r4, [pc, #172]	; (56e8 <esb_ppi_for_txrx_set+0xb4>)
    563a:	781b      	ldrb	r3, [r3, #0]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    563c:	4f2b      	ldr	r7, [pc, #172]	; (56ec <esb_ppi_for_txrx_set+0xb8>)
    return (uint32_t) &p_reg->TASKS_CHG[(uint32_t) group].DIS;
    563e:	00da      	lsls	r2, r3, #3
    5640:	4414      	add	r4, r2
}

NRF_STATIC_INLINE void nrf_egu_event_clear(NRF_EGU_Type * p_reg, nrf_egu_event_t egu_event)
{
    NRFX_ASSERT(p_reg);
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)egu_event)) = 0x0UL;
    5642:	4a2b      	ldr	r2, [pc, #172]	; (56f0 <esb_ppi_for_txrx_set+0xbc>)
    5644:	2500      	movs	r5, #0
    5646:	f8c2 5118 	str.w	r5, [r2, #280]	; 0x118
    564a:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
						NRF_RADIO_EVENT_DISABLED);
	uint32_t timer_task = nrf_timer_task_address_get(ESB_NRF_TIMER_INSTANCE,
							 NRF_TIMER_TASK_START);

	nrf_egu_event_clear(ESB_EGU, ESB_EGU_EVENT);
	nrf_ppi_channel_and_fork_endpoint_setup(NRF_PPI, egu_ramp_up, egu_event, radio_en_task,
    564e:	4a29      	ldr	r2, [pc, #164]	; (56f4 <esb_ppi_for_txrx_set+0xc0>)
    5650:	7815      	ldrb	r5, [r2, #0]
	uint32_t radio_en_task = nrf_radio_task_address_get(NRF_RADIO,
    5652:	0080      	lsls	r0, r0, #2
    5654:	00ea      	lsls	r2, r5, #3
    return ((uint32_t)p_reg + (uint32_t)task);
    5656:	b2c0      	uxtb	r0, r0
    5658:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    565c:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    5660:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    5664:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
    p_reg->CH[(uint32_t) channel].EEP = eep;
    5668:	f8c2 7510 	str.w	r7, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    566c:	f8c2 0514 	str.w	r0, [r2, #1300]	; 0x514
    p_reg->FORK[(uint32_t) channel].TEP = fork_tep;
    5670:	4a21      	ldr	r2, [pc, #132]	; (56f8 <esb_ppi_for_txrx_set+0xc4>)
    5672:	f505 7011 	add.w	r0, r5, #580	; 0x244
    5676:	f842 4020 	str.w	r4, [r2, r0, lsl #2]
						group_disable_task);
	nrf_ppi_channel_endpoint_setup(NRF_PPI, disabled_egu, radio_disabled_event, egu_task);
    567a:	4a20      	ldr	r2, [pc, #128]	; (56fc <esb_ppi_for_txrx_set+0xc8>)
    p_reg->CH[(uint32_t) channel].EEP = eep;
    567c:	4820      	ldr	r0, [pc, #128]	; (5700 <esb_ppi_for_txrx_set+0xcc>)
    567e:	7816      	ldrb	r6, [r2, #0]
    5680:	00f2      	lsls	r2, r6, #3
    5682:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    5686:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000

	channels_mask = BIT(egu_ramp_up) | BIT(disabled_egu);
    568a:	2401      	movs	r4, #1
    568c:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    5690:	f500 3097 	add.w	r0, r0, #77312	; 0x12e00
    5694:	f500 7084 	add.w	r0, r0, #264	; 0x108
    5698:	f8c2 0514 	str.w	r0, [r2, #1300]	; 0x514
    569c:	fa04 f606 	lsl.w	r6, r4, r6
    56a0:	fa04 f005 	lsl.w	r0, r4, r5
    56a4:	4330      	orrs	r0, r6

	if (timer_start) {
    56a6:	b169      	cbz	r1, 56c4 <esb_ppi_for_txrx_set+0x90>
		nrf_ppi_channel_endpoint_setup(NRF_PPI, egu_timer_start, egu_event, timer_task);
    56a8:	4a16      	ldr	r2, [pc, #88]	; (5704 <esb_ppi_for_txrx_set+0xd0>)
    56aa:	4e17      	ldr	r6, [pc, #92]	; (5708 <esb_ppi_for_txrx_set+0xd4>)
    56ac:	7811      	ldrb	r1, [r2, #0]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    56ae:	00ca      	lsls	r2, r1, #3
    56b0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    56b4:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
		channels_mask |= BIT(egu_timer_start);
    56b8:	408c      	lsls	r4, r1
    56ba:	f8c2 7510 	str.w	r7, [r2, #1296]	; 0x510
    56be:	4320      	orrs	r0, r4
    p_reg->CH[(uint32_t) channel].TEP = tep;
    56c0:	f8c2 6514 	str.w	r6, [r2, #1300]	; 0x514
    p_reg->CHG[(uint32_t) channel_group] |= (PPI_CHG_CH0_Included << ((uint32_t) channel));
    56c4:	009b      	lsls	r3, r3, #2
    56c6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    56ca:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    56ce:	2201      	movs	r2, #1
    56d0:	f8d3 1800 	ldr.w	r1, [r3, #2048]	; 0x800
    56d4:	40aa      	lsls	r2, r5
    56d6:	430a      	orrs	r2, r1
    56d8:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
    p_reg->CHENSET = mask;
    56dc:	4b06      	ldr	r3, [pc, #24]	; (56f8 <esb_ppi_for_txrx_set+0xc4>)
    56de:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
	}

	nrf_ppi_channel_include_in_group(NRF_PPI, egu_ramp_up, ramp_up_ppi_group);
	nrf_ppi_channels_enable(NRF_PPI, channels_mask);
}
    56e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    56e4:	20000fd5 	.word	0x20000fd5
    56e8:	4001f004 	.word	0x4001f004
    56ec:	40014118 	.word	0x40014118
    56f0:	40014000 	.word	0x40014000
    56f4:	20000fd8 	.word	0x20000fd8
    56f8:	4001f000 	.word	0x4001f000
    56fc:	20000fd6 	.word	0x20000fd6
    5700:	40001110 	.word	0x40001110
    5704:	20000fd7 	.word	0x20000fd7
    5708:	4000a000 	.word	0x4000a000

0000570c <esb_ppi_for_txrx_clear>:

void esb_ppi_for_txrx_clear(bool rx, bool timer_start)
{
    570c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t channels_mask = (BIT(egu_ramp_up) | BIT(disabled_egu));
    570e:	4b29      	ldr	r3, [pc, #164]	; (57b4 <esb_ppi_for_txrx_clear+0xa8>)
    5710:	4e29      	ldr	r6, [pc, #164]	; (57b8 <esb_ppi_for_txrx_clear+0xac>)
    5712:	7818      	ldrb	r0, [r3, #0]
    5714:	4b29      	ldr	r3, [pc, #164]	; (57bc <esb_ppi_for_txrx_clear+0xb0>)
    5716:	781a      	ldrb	r2, [r3, #0]
    5718:	2401      	movs	r4, #1
    571a:	fa04 f302 	lsl.w	r3, r4, r2
    571e:	fa04 f500 	lsl.w	r5, r4, r0
    5722:	431d      	orrs	r5, r3

	ARG_UNUSED(rx);

	if (timer_start) {
    5724:	f500 7711 	add.w	r7, r0, #580	; 0x244
    5728:	00c3      	lsls	r3, r0, #3
    572a:	ea4f 0cc2 	mov.w	ip, r2, lsl #3
    572e:	bb19      	cbnz	r1, 5778 <esb_ppi_for_txrx_clear+0x6c>
    p_reg->CHENCLR = mask;
    5730:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5734:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    5738:	f8c6 5508 	str.w	r5, [r6, #1288]	; 0x508
    p_reg->CH[(uint32_t) channel].EEP = eep;
    573c:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    5740:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
    p_reg->FORK[(uint32_t) channel].TEP = fork_tep;
    5744:	f846 1027 	str.w	r1, [r6, r7, lsl #2]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    5748:	f10c 4380 	add.w	r3, ip, #1073741824	; 0x40000000
    574c:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    5750:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    5754:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514

	if (timer_start) {
		nrf_ppi_channel_endpoint_setup(NRF_PPI, egu_timer_start, 0, 0);
	}

	nrf_ppi_channel_remove_from_group(NRF_PPI, egu_ramp_up, ramp_up_ppi_group);
    5758:	4b19      	ldr	r3, [pc, #100]	; (57c0 <esb_ppi_for_txrx_clear+0xb4>)
    p_reg->CHG[(uint32_t) channel_group] &= ~(PPI_CHG_CH0_Included << ((uint32_t) channel));
    575a:	781b      	ldrb	r3, [r3, #0]
    575c:	009b      	lsls	r3, r3, #2
    575e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5762:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    5766:	2101      	movs	r1, #1
    5768:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
    576c:	4081      	lsls	r1, r0
    576e:	ea22 0201 	bic.w	r2, r2, r1
    5772:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
    5776:	bdf0      	pop	{r4, r5, r6, r7, pc}
		channels_mask |= BIT(egu_timer_start);
    5778:	4a12      	ldr	r2, [pc, #72]	; (57c4 <esb_ppi_for_txrx_clear+0xb8>)
    577a:	7812      	ldrb	r2, [r2, #0]
    577c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5780:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    5784:	4094      	lsls	r4, r2
    p_reg->CH[(uint32_t) channel].EEP = eep;
    5786:	2100      	movs	r1, #0
    5788:	432c      	orrs	r4, r5
    p_reg->CHENCLR = mask;
    578a:	f8c6 4508 	str.w	r4, [r6, #1288]	; 0x508
    p_reg->CH[(uint32_t) channel].EEP = eep;
    578e:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    5792:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
    p_reg->FORK[(uint32_t) channel].TEP = fork_tep;
    5796:	f10c 4380 	add.w	r3, ip, #1073741824	; 0x40000000
    579a:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    579e:	f846 1027 	str.w	r1, [r6, r7, lsl #2]
    p_reg->CH[(uint32_t) channel].EEP = eep;
    57a2:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    57a6:	f8c3 1514 	str.w	r1, [r3, #1300]	; 0x514
    p_reg->CH[(uint32_t) channel].EEP = eep;
    57aa:	00d3      	lsls	r3, r2, #3
    57ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    57b0:	e7cc      	b.n	574c <esb_ppi_for_txrx_clear+0x40>
    57b2:	bf00      	nop
    57b4:	20000fd8 	.word	0x20000fd8
    57b8:	4001f000 	.word	0x4001f000
    57bc:	20000fd6 	.word	0x20000fd6
    57c0:	20000fd5 	.word	0x20000fd5
    57c4:	20000fd7 	.word	0x20000fd7

000057c8 <esb_ppi_init>:

	nrf_ppi_channel_endpoint_setup(NRF_PPI, radio_end_timer_start, 0, 0);
}

int esb_ppi_init(void)
{
    57c8:	b5b0      	push	{r4, r5, r7, lr}
	nrfx_err_t err;

	err = nrfx_ppi_channel_alloc(&egu_ramp_up);
    57ca:	4829      	ldr	r0, [pc, #164]	; (5870 <esb_ppi_init+0xa8>)
	if (err != NRFX_SUCCESS) {
    57cc:	4d29      	ldr	r5, [pc, #164]	; (5874 <esb_ppi_init+0xac>)
{
    57ce:	af00      	add	r7, sp, #0
	err = nrfx_ppi_channel_alloc(&egu_ramp_up);
    57d0:	f000 fd70 	bl	62b4 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    57d4:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&egu_ramp_up);
    57d6:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    57d8:	d136      	bne.n	5848 <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&disabled_egu);
    57da:	4827      	ldr	r0, [pc, #156]	; (5878 <esb_ppi_init+0xb0>)
    57dc:	f000 fd6a 	bl	62b4 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    57e0:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&disabled_egu);
    57e2:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    57e4:	d130      	bne.n	5848 <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&egu_timer_start);
    57e6:	4825      	ldr	r0, [pc, #148]	; (587c <esb_ppi_init+0xb4>)
    57e8:	f000 fd64 	bl	62b4 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    57ec:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&egu_timer_start);
    57ee:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    57f0:	d12a      	bne.n	5848 <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&radio_address_timer_stop);
    57f2:	4823      	ldr	r0, [pc, #140]	; (5880 <esb_ppi_init+0xb8>)
    57f4:	f000 fd5e 	bl	62b4 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    57f8:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&radio_address_timer_stop);
    57fa:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    57fc:	d124      	bne.n	5848 <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&timer_compare0_radio_disable);
    57fe:	4821      	ldr	r0, [pc, #132]	; (5884 <esb_ppi_init+0xbc>)
    5800:	f000 fd58 	bl	62b4 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    5804:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&timer_compare0_radio_disable);
    5806:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    5808:	d11e      	bne.n	5848 <esb_ppi_init+0x80>
		goto error;
	}

	err = nrfx_ppi_channel_alloc(&timer_compare1_radio_txen);
    580a:	481f      	ldr	r0, [pc, #124]	; (5888 <esb_ppi_init+0xc0>)
    580c:	f000 fd52 	bl	62b4 <nrfx_ppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    5810:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_alloc(&timer_compare1_radio_txen);
    5812:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    5814:	d118      	bne.n	5848 <esb_ppi_init+0x80>
		if (err != NRFX_SUCCESS) {
			goto error;
		}
	}

	err = nrfx_ppi_group_alloc(&ramp_up_ppi_group);
    5816:	481d      	ldr	r0, [pc, #116]	; (588c <esb_ppi_init+0xc4>)
    5818:	f000 fd66 	bl	62e8 <nrfx_ppi_group_alloc>
	if (err != NRFX_SUCCESS) {
    581c:	42a0      	cmp	r0, r4
    581e:	d024      	beq.n	586a <esb_ppi_init+0xa2>
		LOG_ERR("gppi_group_alloc failed with: %d\n", err);
    5820:	466c      	mov	r4, sp
    5822:	b088      	sub	sp, #32
    5824:	466a      	mov	r2, sp
    5826:	4b1a      	ldr	r3, [pc, #104]	; (5890 <esb_ppi_init+0xc8>)
    5828:	e9c2 3005 	strd	r3, r0, [r2, #20]
    582c:	2303      	movs	r3, #3
    582e:	f842 3f10 	str.w	r3, [r2, #16]!
    5832:	4818      	ldr	r0, [pc, #96]	; (5894 <esb_ppi_init+0xcc>)
    5834:	2300      	movs	r3, #0
    5836:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    583a:	f7fc fd41 	bl	22c0 <z_impl_z_log_msg_static_create>
    583e:	46a5      	mov	sp, r4
		return -ENODEV;
    5840:	f06f 0012 	mvn.w	r0, #18
	return 0;

error:
	LOG_ERR("gppi_channel_alloc failed with: %d\n", err);
	return -ENODEV;
}
    5844:	46bd      	mov	sp, r7
    5846:	bdb0      	pop	{r4, r5, r7, pc}
	LOG_ERR("gppi_channel_alloc failed with: %d\n", err);
    5848:	466d      	mov	r5, sp
    584a:	b088      	sub	sp, #32
    584c:	466a      	mov	r2, sp
    584e:	4b12      	ldr	r3, [pc, #72]	; (5898 <esb_ppi_init+0xd0>)
    5850:	e9c2 3405 	strd	r3, r4, [r2, #20]
    5854:	2303      	movs	r3, #3
    5856:	f842 3f10 	str.w	r3, [r2, #16]!
    585a:	480e      	ldr	r0, [pc, #56]	; (5894 <esb_ppi_init+0xcc>)
    585c:	2300      	movs	r3, #0
    585e:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    5862:	f7fc fd2d 	bl	22c0 <z_impl_z_log_msg_static_create>
    5866:	46ad      	mov	sp, r5
	return -ENODEV;
    5868:	e7ea      	b.n	5840 <esb_ppi_init+0x78>
	return 0;
    586a:	2000      	movs	r0, #0
    586c:	e7ea      	b.n	5844 <esb_ppi_init+0x7c>
    586e:	bf00      	nop
    5870:	20000fd8 	.word	0x20000fd8
    5874:	0bad0000 	.word	0x0bad0000
    5878:	20000fd6 	.word	0x20000fd6
    587c:	20000fd7 	.word	0x20000fd7
    5880:	20000fdb 	.word	0x20000fdb
    5884:	20000fda 	.word	0x20000fda
    5888:	20000fd9 	.word	0x20000fd9
    588c:	20000fd5 	.word	0x20000fd5
    5890:	0000aa0e 	.word	0x0000aa0e
    5894:	00009d38 	.word	0x00009d38
    5898:	0000aa30 	.word	0x0000aa30

0000589c <esb_ppi_radio_disabled_get>:

uint32_t esb_ppi_radio_disabled_get(void)
{
	return nrf_radio_event_address_get(NRF_RADIO, NRF_RADIO_EVENT_DISABLED);
}
    589c:	4800      	ldr	r0, [pc, #0]	; (58a0 <esb_ppi_radio_disabled_get+0x4>)
    589e:	4770      	bx	lr
    58a0:	40001110 	.word	0x40001110

000058a4 <esb_ppi_disable_all>:

void esb_ppi_disable_all(void)
{
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    58a4:	4b0e      	ldr	r3, [pc, #56]	; (58e0 <esb_ppi_disable_all+0x3c>)
				  BIT(disabled_egu) |
				  BIT(egu_timer_start) |
				  BIT(radio_address_timer_stop) |
				  BIT(timer_compare0_radio_disable) |
    58a6:	490f      	ldr	r1, [pc, #60]	; (58e4 <esb_ppi_disable_all+0x40>)
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    58a8:	781b      	ldrb	r3, [r3, #0]
				  BIT(timer_compare0_radio_disable) |
    58aa:	7809      	ldrb	r1, [r1, #0]
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    58ac:	2201      	movs	r2, #1
				  BIT(timer_compare0_radio_disable) |
    58ae:	fa02 f101 	lsl.w	r1, r2, r1
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    58b2:	fa02 f303 	lsl.w	r3, r2, r3
				  BIT(radio_address_timer_stop) |
    58b6:	430b      	orrs	r3, r1
				  BIT(disabled_egu) |
    58b8:	490b      	ldr	r1, [pc, #44]	; (58e8 <esb_ppi_disable_all+0x44>)
    58ba:	7809      	ldrb	r1, [r1, #0]
    58bc:	fa02 f101 	lsl.w	r1, r2, r1
				  BIT(radio_address_timer_stop) |
    58c0:	430b      	orrs	r3, r1
				  BIT(egu_timer_start) |
    58c2:	490a      	ldr	r1, [pc, #40]	; (58ec <esb_ppi_disable_all+0x48>)
    58c4:	7809      	ldrb	r1, [r1, #0]
    58c6:	fa02 f101 	lsl.w	r1, r2, r1
				  BIT(radio_address_timer_stop) |
    58ca:	430b      	orrs	r3, r1
    58cc:	4908      	ldr	r1, [pc, #32]	; (58f0 <esb_ppi_disable_all+0x4c>)
    58ce:	7809      	ldrb	r1, [r1, #0]
    58d0:	408a      	lsls	r2, r1
    58d2:	4313      	orrs	r3, r2
    p_reg->CHENCLR = mask;
    58d4:	4a07      	ldr	r2, [pc, #28]	; (58f4 <esb_ppi_disable_all+0x50>)
	uint32_t channels_mask = (BIT(egu_ramp_up) |
    58d6:	f043 0301 	orr.w	r3, r3, #1
    58da:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
				  BIT(radio_end_timer_start) |
				  (IS_ENABLED(CONFIG_ESB_NEVER_DISABLE_TX) ?
					BIT(timer_compare1_radio_txen) : 0));

	nrf_ppi_channels_disable(NRF_PPI, channels_mask);
}
    58de:	4770      	bx	lr
    58e0:	20000fd8 	.word	0x20000fd8
    58e4:	20000fda 	.word	0x20000fda
    58e8:	20000fd6 	.word	0x20000fd6
    58ec:	20000fd7 	.word	0x20000fd7
    58f0:	20000fdb 	.word	0x20000fdb
    58f4:	4001f000 	.word	0x4001f000

000058f8 <esb_ppi_deinit>:

void esb_ppi_deinit(void)
{
    58f8:	b538      	push	{r3, r4, r5, lr}
	nrfx_err_t err;

	err = nrfx_ppi_channel_free(egu_ramp_up);
    58fa:	4b18      	ldr	r3, [pc, #96]	; (595c <esb_ppi_deinit+0x64>)
    58fc:	7818      	ldrb	r0, [r3, #0]
    58fe:	f000 fcdf 	bl	62c0 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    5902:	4b17      	ldr	r3, [pc, #92]	; (5960 <esb_ppi_deinit+0x68>)
    5904:	4298      	cmp	r0, r3
	err = nrfx_ppi_channel_free(egu_ramp_up);
    5906:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    5908:	d127      	bne.n	595a <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(disabled_egu);
    590a:	4b16      	ldr	r3, [pc, #88]	; (5964 <esb_ppi_deinit+0x6c>)
    590c:	7818      	ldrb	r0, [r3, #0]
    590e:	f000 fcd7 	bl	62c0 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    5912:	42a0      	cmp	r0, r4
	err = nrfx_ppi_channel_free(disabled_egu);
    5914:	4605      	mov	r5, r0
	if (err != NRFX_SUCCESS) {
    5916:	d120      	bne.n	595a <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(egu_timer_start);
    5918:	4b13      	ldr	r3, [pc, #76]	; (5968 <esb_ppi_deinit+0x70>)
    591a:	7818      	ldrb	r0, [r3, #0]
    591c:	f000 fcd0 	bl	62c0 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    5920:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_free(egu_timer_start);
    5922:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    5924:	d119      	bne.n	595a <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(radio_address_timer_stop);
    5926:	4b11      	ldr	r3, [pc, #68]	; (596c <esb_ppi_deinit+0x74>)
    5928:	7818      	ldrb	r0, [r3, #0]
    592a:	f000 fcc9 	bl	62c0 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    592e:	42a0      	cmp	r0, r4
	err = nrfx_ppi_channel_free(radio_address_timer_stop);
    5930:	4605      	mov	r5, r0
	if (err != NRFX_SUCCESS) {
    5932:	d112      	bne.n	595a <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(timer_compare0_radio_disable);
    5934:	4b0e      	ldr	r3, [pc, #56]	; (5970 <esb_ppi_deinit+0x78>)
    5936:	7818      	ldrb	r0, [r3, #0]
    5938:	f000 fcc2 	bl	62c0 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    593c:	42a8      	cmp	r0, r5
	err = nrfx_ppi_channel_free(timer_compare0_radio_disable);
    593e:	4604      	mov	r4, r0
	if (err != NRFX_SUCCESS) {
    5940:	d10b      	bne.n	595a <esb_ppi_deinit+0x62>
		goto error;
	}

	err = nrfx_ppi_channel_free(timer_compare1_radio_txen);
    5942:	4b0c      	ldr	r3, [pc, #48]	; (5974 <esb_ppi_deinit+0x7c>)
    5944:	7818      	ldrb	r0, [r3, #0]
    5946:	f000 fcbb 	bl	62c0 <nrfx_ppi_channel_free>
	if (err != NRFX_SUCCESS) {
    594a:	42a0      	cmp	r0, r4
    594c:	d105      	bne.n	595a <esb_ppi_deinit+0x62>
		if (err != NRFX_SUCCESS) {
			goto error;
		}
	}

	err = nrfx_ppi_group_free(ramp_up_ppi_group);
    594e:	4b0a      	ldr	r3, [pc, #40]	; (5978 <esb_ppi_deinit+0x80>)
    5950:	7818      	ldrb	r0, [r3, #0]
	return;

/* Should not happen. */
error:
	__ASSERT(false, "Failed to free PPI resources");
}
    5952:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	err = nrfx_ppi_group_free(ramp_up_ppi_group);
    5956:	f000 bccd 	b.w	62f4 <nrfx_ppi_group_free>
}
    595a:	bd38      	pop	{r3, r4, r5, pc}
    595c:	20000fd8 	.word	0x20000fd8
    5960:	0bad0000 	.word	0x0bad0000
    5964:	20000fd6 	.word	0x20000fd6
    5968:	20000fd7 	.word	0x20000fd7
    596c:	20000fdb 	.word	0x20000fdb
    5970:	20000fda 	.word	0x20000fda
    5974:	20000fd9 	.word	0x20000fd9
    5978:	20000fd5 	.word	0x20000fd5

0000597c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    597c:	4a02      	ldr	r2, [pc, #8]	; (5988 <nvmc_wait+0xc>)
    597e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    5982:	2b00      	cmp	r3, #0
    5984:	d0fb      	beq.n	597e <nvmc_wait+0x2>
}
    5986:	4770      	bx	lr
    5988:	4001e000 	.word	0x4001e000

0000598c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_DEFAULT;
}

void SystemInit(void)
{
    598c:	b510      	push	{r4, lr}
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    598e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)
            if (var1 == 0x10)
    5992:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    5996:	2a10      	cmp	r2, #16
    5998:	d155      	bne.n	5a46 <SystemInit+0xba>

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
            NRF_CLOCK->EVENTS_DONE = 0;
    599a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    599e:	2200      	movs	r2, #0
    59a0:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    59a4:	f8c1 2110 	str.w	r2, [r1, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    59a8:	f8c1 2538 	str.w	r2, [r1, #1336]	; 0x538

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    59ac:	4a48      	ldr	r2, [pc, #288]	; (5ad0 <SystemInit+0x144>)
    59ae:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
    59b2:	f8c2 0520 	str.w	r0, [r2, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    59b6:	f8d3 0408 	ldr.w	r0, [r3, #1032]	; 0x408
    59ba:	f8c2 0524 	str.w	r0, [r2, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    59be:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    59c2:	f8c2 0528 	str.w	r0, [r2, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    59c6:	f8d3 0410 	ldr.w	r0, [r3, #1040]	; 0x410
    59ca:	f8c2 052c 	str.w	r0, [r2, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    59ce:	f8d3 0414 	ldr.w	r0, [r3, #1044]	; 0x414
    59d2:	f8c2 0530 	str.w	r0, [r2, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    59d6:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
    59da:	f8c2 0534 	str.w	r0, [r2, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    59de:	f8d3 041c 	ldr.w	r0, [r3, #1052]	; 0x41c
    59e2:	f8c2 0540 	str.w	r0, [r2, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    59e6:	f8d3 0420 	ldr.w	r0, [r3, #1056]	; 0x420
    59ea:	f8c2 0544 	str.w	r0, [r2, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    59ee:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
    59f2:	f8c2 0548 	str.w	r0, [r2, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    59f6:	f8d3 0428 	ldr.w	r0, [r3, #1064]	; 0x428
    59fa:	f8c2 054c 	str.w	r0, [r2, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    59fe:	f8d3 042c 	ldr.w	r0, [r3, #1068]	; 0x42c
    5a02:	f8c2 0550 	str.w	r0, [r2, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    5a06:	f8d3 0430 	ldr.w	r0, [r3, #1072]	; 0x430
    5a0a:	f8c2 0554 	str.w	r0, [r2, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    5a0e:	f8d3 0434 	ldr.w	r0, [r3, #1076]	; 0x434
    5a12:	f8c2 0560 	str.w	r0, [r2, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    5a16:	f8d3 0438 	ldr.w	r0, [r3, #1080]	; 0x438
    5a1a:	f8c2 0564 	str.w	r0, [r2, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    5a1e:	f8d3 043c 	ldr.w	r0, [r3, #1084]	; 0x43c
    5a22:	f8c2 0568 	str.w	r0, [r2, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    5a26:	f8d3 0440 	ldr.w	r0, [r3, #1088]	; 0x440
    5a2a:	f8c2 056c 	str.w	r0, [r2, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    5a2e:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
    5a32:	f8c2 3570 	str.w	r3, [r2, #1392]	; 0x570

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    5a36:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    5a3a:	07db      	lsls	r3, r3, #31
    5a3c:	d509      	bpl.n	5a52 <SystemInit+0xc6>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    5a3e:	f06f 0301 	mvn.w	r3, #1
    5a42:	f8c1 3400 	str.w	r3, [r1, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5a46:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)
            if (var1 == 0x10)
    5a4a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    5a4e:	2b10      	cmp	r3, #16
    5a50:	d110      	bne.n	5a74 <SystemInit+0xe8>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5a52:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5a56:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    5a5a:	2b03      	cmp	r3, #3
    5a5c:	d802      	bhi.n	5a64 <SystemInit+0xd8>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    5a5e:	4a1d      	ldr	r2, [pc, #116]	; (5ad4 <SystemInit+0x148>)
    5a60:	5cd3      	ldrb	r3, [r2, r3]
    5a62:	b13b      	cbz	r3, 5a74 <SystemInit+0xe8>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    5a64:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5a68:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    5a6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5a70:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5a74:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5a78:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    5a7c:	2a00      	cmp	r2, #0
    5a7e:	db03      	blt.n	5a88 <SystemInit+0xfc>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    5a80:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5a84:	2b00      	cmp	r3, #0
    5a86:	da22      	bge.n	5ace <SystemInit+0x142>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5a88:	4913      	ldr	r1, [pc, #76]	; (5ad8 <SystemInit+0x14c>)
    5a8a:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5a8c:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5a90:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5a94:	2412      	movs	r4, #18
    nvmc_wait();
    5a96:	f7ff ff71 	bl	597c <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5a9a:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    5a9e:	f7ff ff6d 	bl	597c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    5aa2:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    5aa6:	f7ff ff69 	bl	597c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5aaa:	2300      	movs	r3, #0
    5aac:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    5ab0:	f7ff ff64 	bl	597c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    5ab4:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5ab8:	4908      	ldr	r1, [pc, #32]	; (5adc <SystemInit+0x150>)
    5aba:	4b09      	ldr	r3, [pc, #36]	; (5ae0 <SystemInit+0x154>)
    5abc:	68ca      	ldr	r2, [r1, #12]
    5abe:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5ac2:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5ac4:	60cb      	str	r3, [r1, #12]
    5ac6:	f3bf 8f4f 	dsb	sy
    __NOP();
    5aca:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    5acc:	e7fd      	b.n	5aca <SystemInit+0x13e>
            nvmc_wait();
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif
}
    5ace:	bd10      	pop	{r4, pc}
    5ad0:	4000c000 	.word	0x4000c000
    5ad4:	0000aa54 	.word	0x0000aa54
    5ad8:	4001e000 	.word	0x4001e000
    5adc:	e000ed00 	.word	0xe000ed00
    5ae0:	05fa0004 	.word	0x05fa0004

00005ae4 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    5ae4:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    5ae6:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    5ae8:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    5aea:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    5aee:	fab2 f382 	clz	r3, r2
    5af2:	f1c3 031f 	rsb	r3, r3, #31
    5af6:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    5af8:	fa05 f403 	lsl.w	r4, r5, r3
    5afc:	ea22 0404 	bic.w	r4, r2, r4
    5b00:	e850 6f00 	ldrex	r6, [r0]
    5b04:	4296      	cmp	r6, r2
    5b06:	d104      	bne.n	5b12 <nrfx_flag32_alloc+0x2e>
    5b08:	e840 4c00 	strex	ip, r4, [r0]
    5b0c:	f1bc 0f00 	cmp.w	ip, #0
    5b10:	d1f6      	bne.n	5b00 <nrfx_flag32_alloc+0x1c>
    5b12:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    5b16:	d1e7      	bne.n	5ae8 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    5b18:	4801      	ldr	r0, [pc, #4]	; (5b20 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    5b1a:	700b      	strb	r3, [r1, #0]
}
    5b1c:	bd70      	pop	{r4, r5, r6, pc}
    5b1e:	bf00      	nop
    5b20:	0bad0000 	.word	0x0bad0000

00005b24 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    5b24:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    5b26:	6803      	ldr	r3, [r0, #0]
    5b28:	40cb      	lsrs	r3, r1
    5b2a:	07db      	lsls	r3, r3, #31
    5b2c:	d414      	bmi.n	5b58 <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    5b2e:	2301      	movs	r3, #1
    5b30:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    5b32:	6802      	ldr	r2, [r0, #0]
    5b34:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    5b38:	ea43 0102 	orr.w	r1, r3, r2
    5b3c:	e850 4f00 	ldrex	r4, [r0]
    5b40:	4294      	cmp	r4, r2
    5b42:	d104      	bne.n	5b4e <nrfx_flag32_free+0x2a>
    5b44:	e840 1c00 	strex	ip, r1, [r0]
    5b48:	f1bc 0f00 	cmp.w	ip, #0
    5b4c:	d1f6      	bne.n	5b3c <nrfx_flag32_free+0x18>
    5b4e:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    5b52:	d1ee      	bne.n	5b32 <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    5b54:	4801      	ldr	r0, [pc, #4]	; (5b5c <nrfx_flag32_free+0x38>)
}
    5b56:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5b58:	4801      	ldr	r0, [pc, #4]	; (5b60 <nrfx_flag32_free+0x3c>)
    5b5a:	e7fc      	b.n	5b56 <nrfx_flag32_free+0x32>
    5b5c:	0bad0000 	.word	0x0bad0000
    5b60:	0bad0004 	.word	0x0bad0004

00005b64 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    5b64:	4b05      	ldr	r3, [pc, #20]	; (5b7c <nrfx_clock_init+0x18>)
    5b66:	791a      	ldrb	r2, [r3, #4]
    5b68:	b92a      	cbnz	r2, 5b76 <nrfx_clock_init+0x12>
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    }
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
    5b6a:	715a      	strb	r2, [r3, #5]
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    5b6c:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    5b6e:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    5b70:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    5b72:	4803      	ldr	r0, [pc, #12]	; (5b80 <nrfx_clock_init+0x1c>)
    5b74:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    5b76:	4803      	ldr	r0, [pc, #12]	; (5b84 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5b78:	4770      	bx	lr
    5b7a:	bf00      	nop
    5b7c:	20000bb8 	.word	0x20000bb8
    5b80:	0bad0000 	.word	0x0bad0000
    5b84:	0bad000c 	.word	0x0bad000c

00005b88 <nrfx_clock_calibration_start>:
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5b88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5b8c:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5b90:	f8d3 140c 	ldr.w	r1, [r3, #1036]	; 0x40c
    5b94:	03c8      	lsls	r0, r1, #15
    5b96:	d516      	bpl.n	5bc6 <nrfx_clock_calibration_start+0x3e>
    if (!nrfx_clock_is_running(NRF_CLOCK_DOMAIN_HFCLK, &clk_src))
    {
        return NRFX_ERROR_INVALID_STATE;
    }

    if (clk_src != NRF_CLOCK_HFCLK_HIGH_ACCURACY)
    5b98:	07d1      	lsls	r1, r2, #31
    5b9a:	d514      	bpl.n	5bc6 <nrfx_clock_calibration_start+0x3e>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5b9c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
    5ba0:	03d2      	lsls	r2, r2, #15
    5ba2:	d510      	bpl.n	5bc6 <nrfx_clock_calibration_start+0x3e>
    if (!nrfx_clock_is_running(NRF_CLOCK_DOMAIN_LFCLK, NULL))
    {
        return NRFX_ERROR_INVALID_STATE;
    }

    if (m_clock_cb.cal_state == CAL_STATE_IDLE)
    5ba4:	490a      	ldr	r1, [pc, #40]	; (5bd0 <nrfx_clock_calibration_start+0x48>)
    5ba6:	794a      	ldrb	r2, [r1, #5]
    5ba8:	f002 00ff 	and.w	r0, r2, #255	; 0xff
    5bac:	b96a      	cbnz	r2, 5bca <nrfx_clock_calibration_start+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5bae:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
    5bb2:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    nrfx_err_t err_code = NRFX_SUCCESS;
    5bb6:	4807      	ldr	r0, [pc, #28]	; (5bd4 <nrfx_clock_calibration_start+0x4c>)
    p_reg->INTENSET = mask;
    5bb8:	2208      	movs	r2, #8
    5bba:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_DONE);
        nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_DONE_MASK);
        m_clock_cb.cal_state = CAL_STATE_CAL;
    5bbe:	2201      	movs	r2, #1
    5bc0:	714a      	strb	r2, [r1, #5]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5bc2:	611a      	str	r2, [r3, #16]
}
    5bc4:	4770      	bx	lr
        return NRFX_ERROR_INVALID_STATE;
    5bc6:	4804      	ldr	r0, [pc, #16]	; (5bd8 <nrfx_clock_calibration_start+0x50>)
    5bc8:	4770      	bx	lr
#endif
        nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_CAL);
    }
    else
    {
        err_code = NRFX_ERROR_BUSY;
    5bca:	4804      	ldr	r0, [pc, #16]	; (5bdc <nrfx_clock_calibration_start+0x54>)

    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5bcc:	4770      	bx	lr
    5bce:	bf00      	nop
    5bd0:	20000bb8 	.word	0x20000bb8
    5bd4:	0bad0000 	.word	0x0bad0000
    5bd8:	0bad0005 	.word	0x0bad0005
    5bdc:	0bad000b 	.word	0x0bad000b

00005be0 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    5be0:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5be2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5be6:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    5bea:	b152      	cbz	r2, 5c02 <nrfx_power_clock_irq_handler+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5bec:	2000      	movs	r0, #0
    5bee:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    5bf2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    5bf6:	2201      	movs	r2, #1
    5bf8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    5bfc:	4b16      	ldr	r3, [pc, #88]	; (5c58 <nrfx_power_clock_irq_handler+0x78>)
    5bfe:	681b      	ldr	r3, [r3, #0]
    5c00:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5c02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5c06:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    5c0a:	b15a      	cbz	r2, 5c24 <nrfx_power_clock_irq_handler+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c0c:	2200      	movs	r2, #0
    5c0e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    5c12:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENCLR = mask;
    5c16:	2202      	movs	r2, #2
    5c18:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    5c1c:	4b0e      	ldr	r3, [pc, #56]	; (5c58 <nrfx_power_clock_irq_handler+0x78>)
    5c1e:	2001      	movs	r0, #1
    5c20:	681b      	ldr	r3, [r3, #0]
    5c22:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5c24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5c28:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CTTO);
    }
#endif // NRF_CLOCK_HAS_CALIBRATION_TIMER && NRFX_CHECK(NRFX_CLOCK_CONFIG_CT_ENABLED)

    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_DONE) &&
    5c2c:	b192      	cbz	r2, 5c54 <nrfx_power_clock_irq_handler+0x74>
    return p_reg->INTENSET & mask;
    5c2e:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    5c32:	0712      	lsls	r2, r2, #28
    5c34:	d50e      	bpl.n	5c54 <nrfx_power_clock_irq_handler+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c36:	2200      	movs	r2, #0
    5c38:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    5c3c:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    p_reg->INTENCLR = mask;
    5c40:	2108      	movs	r1, #8
    5c42:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
        *(volatile uint32_t *)0x40000C34 = 0x00000000;
#endif
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_DONE);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_DONE");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_DONE_MASK);
        m_clock_cb.cal_state = CAL_STATE_IDLE;
    5c46:	4b04      	ldr	r3, [pc, #16]	; (5c58 <nrfx_power_clock_irq_handler+0x78>)
    5c48:	715a      	strb	r2, [r3, #5]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    5c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    5c4e:	681b      	ldr	r3, [r3, #0]
    5c50:	2003      	movs	r0, #3
    5c52:	4718      	bx	r3
}
    5c54:	bd10      	pop	{r4, pc}
    5c56:	bf00      	nop
    5c58:	20000bb8 	.word	0x20000bb8

00005c5c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5c5c:	4b03      	ldr	r3, [pc, #12]	; (5c6c <pin_in_use_by_te+0x10>)
    5c5e:	3008      	adds	r0, #8
    5c60:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    5c64:	f3c0 1040 	ubfx	r0, r0, #5, #1
    5c68:	4770      	bx	lr
    5c6a:	bf00      	nop
    5c6c:	20000104 	.word	0x20000104

00005c70 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    5c70:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5c72:	f100 0308 	add.w	r3, r0, #8
    5c76:	4c0c      	ldr	r4, [pc, #48]	; (5ca8 <call_handler+0x38>)
    5c78:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    5c7c:	05da      	lsls	r2, r3, #23
{
    5c7e:	4605      	mov	r5, r0
    5c80:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5c82:	d507      	bpl.n	5c94 <call_handler+0x24>
    5c84:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    5c88:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    5c8c:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    5c90:	6852      	ldr	r2, [r2, #4]
    5c92:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    5c94:	68a3      	ldr	r3, [r4, #8]
    5c96:	b12b      	cbz	r3, 5ca4 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    5c98:	68e2      	ldr	r2, [r4, #12]
    5c9a:	4631      	mov	r1, r6
    5c9c:	4628      	mov	r0, r5
    }
}
    5c9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    5ca2:	4718      	bx	r3
}
    5ca4:	bd70      	pop	{r4, r5, r6, pc}
    5ca6:	bf00      	nop
    5ca8:	20000104 	.word	0x20000104

00005cac <release_handler>:
{
    5cac:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5cae:	4a12      	ldr	r2, [pc, #72]	; (5cf8 <release_handler+0x4c>)
    5cb0:	3008      	adds	r0, #8
    5cb2:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    5cb6:	05d9      	lsls	r1, r3, #23
    5cb8:	d51b      	bpl.n	5cf2 <release_handler+0x46>
    5cba:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    5cbe:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5cc2:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    5cc6:	f102 040e 	add.w	r4, r2, #14
    5cca:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    5ccc:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    5cd0:	f413 7f80 	tst.w	r3, #256	; 0x100
    5cd4:	d003      	beq.n	5cde <release_handler+0x32>
    5cd6:	f3c3 2343 	ubfx	r3, r3, #9, #4
    5cda:	4299      	cmp	r1, r3
    5cdc:	d009      	beq.n	5cf2 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    5cde:	3001      	adds	r0, #1
    5ce0:	2820      	cmp	r0, #32
    5ce2:	d1f3      	bne.n	5ccc <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    5ce4:	2300      	movs	r3, #0
    5ce6:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    5cea:	4804      	ldr	r0, [pc, #16]	; (5cfc <release_handler+0x50>)
}
    5cec:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    5cee:	f7ff bf19 	b.w	5b24 <nrfx_flag32_free>
}
    5cf2:	bc10      	pop	{r4}
    5cf4:	4770      	bx	lr
    5cf6:	bf00      	nop
    5cf8:	20000104 	.word	0x20000104
    5cfc:	20000158 	.word	0x20000158

00005d00 <pin_handler_trigger_uninit>:
{
    5d00:	b538      	push	{r3, r4, r5, lr}
    5d02:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    5d04:	f7ff ffaa 	bl	5c5c <pin_in_use_by_te>
    5d08:	4c09      	ldr	r4, [pc, #36]	; (5d30 <pin_handler_trigger_uninit+0x30>)
    5d0a:	f102 0508 	add.w	r5, r2, #8
    5d0e:	b140      	cbz	r0, 5d22 <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5d10:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    5d14:	4907      	ldr	r1, [pc, #28]	; (5d34 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    5d16:	0b5b      	lsrs	r3, r3, #13
    5d18:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    5d1c:	2000      	movs	r0, #0
    5d1e:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    5d22:	4610      	mov	r0, r2
    5d24:	f7ff ffc2 	bl	5cac <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    5d28:	2300      	movs	r3, #0
    5d2a:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    5d2e:	bd38      	pop	{r3, r4, r5, pc}
    5d30:	20000104 	.word	0x20000104
    5d34:	40006000 	.word	0x40006000

00005d38 <nrfx_gpiote_input_configure>:
{
    5d38:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    5d3c:	4604      	mov	r4, r0
    5d3e:	461d      	mov	r5, r3
    if (p_input_config)
    5d40:	b309      	cbz	r1, 5d86 <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5d42:	4f4f      	ldr	r7, [pc, #316]	; (5e80 <nrfx_gpiote_input_configure+0x148>)
    5d44:	f100 0808 	add.w	r8, r0, #8
    5d48:	f837 6018 	ldrh.w	r6, [r7, r8, lsl #1]
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    5d4c:	07b3      	lsls	r3, r6, #30
    5d4e:	d506      	bpl.n	5d5e <nrfx_gpiote_input_configure+0x26>
    5d50:	f7ff ff84 	bl	5c5c <pin_in_use_by_te>
    5d54:	b118      	cbz	r0, 5d5e <nrfx_gpiote_input_configure+0x26>
            return NRFX_ERROR_INVALID_PARAM;
    5d56:	484b      	ldr	r0, [pc, #300]	; (5e84 <nrfx_gpiote_input_configure+0x14c>)
}
    5d58:	b002      	add	sp, #8
    5d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    *p_pin = pin_number & 0x1F;
    5d5e:	f004 031f 	and.w	r3, r4, #31
    5d62:	009b      	lsls	r3, r3, #2
    5d64:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    5d68:	7809      	ldrb	r1, [r1, #0]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5d6a:	f8d3 0700 	ldr.w	r0, [r3, #1792]	; 0x700
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    5d6e:	f026 0602 	bic.w	r6, r6, #2
    cnf &= ~to_update;
    5d72:	f020 000f 	bic.w	r0, r0, #15
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    5d76:	f046 0601 	orr.w	r6, r6, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    5d7a:	ea40 0181 	orr.w	r1, r0, r1, lsl #2
    5d7e:	f827 6018 	strh.w	r6, [r7, r8, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    5d82:	f8c3 1700 	str.w	r1, [r3, #1792]	; 0x700
    if (p_trigger_config)
    5d86:	b19a      	cbz	r2, 5db0 <nrfx_gpiote_input_configure+0x78>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5d88:	4b3d      	ldr	r3, [pc, #244]	; (5e80 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    5d8a:	7817      	ldrb	r7, [r2, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    5d8c:	6850      	ldr	r0, [r2, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5d8e:	f104 0608 	add.w	r6, r4, #8
    5d92:	f833 1016 	ldrh.w	r1, [r3, r6, lsl #1]
        if (pin_is_output(pin))
    5d96:	f011 0f02 	tst.w	r1, #2
    5d9a:	d00d      	beq.n	5db8 <nrfx_gpiote_input_configure+0x80>
            if (use_evt)
    5d9c:	2800      	cmp	r0, #0
    5d9e:	d1da      	bne.n	5d56 <nrfx_gpiote_input_configure+0x1e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    5da0:	f833 2016 	ldrh.w	r2, [r3, r6, lsl #1]
    5da4:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    5da8:	ea42 0287 	orr.w	r2, r2, r7, lsl #2
    5dac:	f823 2016 	strh.w	r2, [r3, r6, lsl #1]
    if (p_handler_config)
    5db0:	2d00      	cmp	r5, #0
    5db2:	d13b      	bne.n	5e2c <nrfx_gpiote_input_configure+0xf4>
        err = NRFX_SUCCESS;
    5db4:	4834      	ldr	r0, [pc, #208]	; (5e88 <nrfx_gpiote_input_configure+0x150>)
    5db6:	e7cf      	b.n	5d58 <nrfx_gpiote_input_configure+0x20>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    5db8:	f021 0120 	bic.w	r1, r1, #32
    5dbc:	04c9      	lsls	r1, r1, #19
    5dbe:	0cc9      	lsrs	r1, r1, #19
    5dc0:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
            if (use_evt)
    5dc4:	2800      	cmp	r0, #0
    5dc6:	d0eb      	beq.n	5da0 <nrfx_gpiote_input_configure+0x68>
                if (!edge)
    5dc8:	2f03      	cmp	r7, #3
    5dca:	d8c4      	bhi.n	5d56 <nrfx_gpiote_input_configure+0x1e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    5dcc:	6852      	ldr	r2, [r2, #4]
    5dce:	f892 c000 	ldrb.w	ip, [r2]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    5dd2:	b92f      	cbnz	r7, 5de0 <nrfx_gpiote_input_configure+0xa8>
    5dd4:	4a2d      	ldr	r2, [pc, #180]	; (5e8c <nrfx_gpiote_input_configure+0x154>)
    5dd6:	f50c 7ca2 	add.w	ip, ip, #324	; 0x144
    5dda:	f842 702c 	str.w	r7, [r2, ip, lsl #2]
#if defined(NRF53_SERIES) || defined(NRF91_SERIES)
    p_reg->CONFIG[idx] = 0;
#endif
}
    5dde:	e7df      	b.n	5da0 <nrfx_gpiote_input_configure+0x68>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    5de0:	ea4f 028c 	mov.w	r2, ip, lsl #2
    5de4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    5de8:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    5dec:	ea41 314c 	orr.w	r1, r1, ip, lsl #13
    5df0:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    5df4:	f020 0003 	bic.w	r0, r0, #3
    5df8:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    5dfc:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    5e00:	f420 3047 	bic.w	r0, r0, #203776	; 0x31c00
    5e04:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    5e08:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5e0c:	0220      	lsls	r0, r4, #8
    5e0e:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    5e12:	f400 50f8 	and.w	r0, r0, #7936	; 0x1f00
    5e16:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
    5e1a:	ea40 000e 	orr.w	r0, r0, lr
    5e1e:	f041 0120 	orr.w	r1, r1, #32
    5e22:	f823 1016 	strh.w	r1, [r3, r6, lsl #1]
    5e26:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    5e2a:	e7b9      	b.n	5da0 <nrfx_gpiote_input_configure+0x68>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    5e2c:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    5e30:	4620      	mov	r0, r4
    5e32:	f7ff ff3b 	bl	5cac <release_handler>
    if (!handler)
    5e36:	2e00      	cmp	r6, #0
    5e38:	d0bc      	beq.n	5db4 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    5e3a:	4d11      	ldr	r5, [pc, #68]	; (5e80 <nrfx_gpiote_input_configure+0x148>)
    5e3c:	e9d5 2300 	ldrd	r2, r3, [r5]
    5e40:	4296      	cmp	r6, r2
    5e42:	d101      	bne.n	5e48 <nrfx_gpiote_input_configure+0x110>
    5e44:	429f      	cmp	r7, r3
    5e46:	d019      	beq.n	5e7c <nrfx_gpiote_input_configure+0x144>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    5e48:	4811      	ldr	r0, [pc, #68]	; (5e90 <nrfx_gpiote_input_configure+0x158>)
    5e4a:	f10d 0107 	add.w	r1, sp, #7
    5e4e:	f7ff fe49 	bl	5ae4 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    5e52:	4b0d      	ldr	r3, [pc, #52]	; (5e88 <nrfx_gpiote_input_configure+0x150>)
    5e54:	4298      	cmp	r0, r3
    5e56:	f47f af7f 	bne.w	5d58 <nrfx_gpiote_input_configure+0x20>
        handler_id = (int32_t)id;
    5e5a:	f89d 2007 	ldrb.w	r2, [sp, #7]
    m_cb.handlers[handler_id].handler = handler;
    5e5e:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    5e62:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5e66:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    5e68:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5e6a:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    5e6e:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    5e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    5e76:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    5e7a:	e79b      	b.n	5db4 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    5e7c:	2200      	movs	r2, #0
    5e7e:	e7ee      	b.n	5e5e <nrfx_gpiote_input_configure+0x126>
    5e80:	20000104 	.word	0x20000104
    5e84:	0bad0004 	.word	0x0bad0004
    5e88:	0bad0000 	.word	0x0bad0000
    5e8c:	40006000 	.word	0x40006000
    5e90:	20000158 	.word	0x20000158

00005e94 <nrfx_gpiote_output_configure>:
{
    5e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5e96:	4604      	mov	r4, r0
    if (p_config)
    5e98:	b389      	cbz	r1, 5efe <nrfx_gpiote_output_configure+0x6a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5e9a:	4e3a      	ldr	r6, [pc, #232]	; (5f84 <nrfx_gpiote_output_configure+0xf0>)
    5e9c:	f100 0708 	add.w	r7, r0, #8
    5ea0:	f836 5017 	ldrh.w	r5, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    5ea4:	07ab      	lsls	r3, r5, #30
    5ea6:	d404      	bmi.n	5eb2 <nrfx_gpiote_output_configure+0x1e>
    5ea8:	f7ff fed8 	bl	5c5c <pin_in_use_by_te>
    5eac:	b108      	cbz	r0, 5eb2 <nrfx_gpiote_output_configure+0x1e>
{
    5eae:	4836      	ldr	r0, [pc, #216]	; (5f88 <nrfx_gpiote_output_configure+0xf4>)
}
    5eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    5eb2:	f015 0f1c 	tst.w	r5, #28
    5eb6:	784b      	ldrb	r3, [r1, #1]
    5eb8:	d124      	bne.n	5f04 <nrfx_gpiote_output_configure+0x70>
    *p_pin = pin_number & 0x1F;
    5eba:	f004 001f 	and.w	r0, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5ebe:	f500 7ee0 	add.w	lr, r0, #448	; 0x1c0
    5ec2:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    5ec6:	005b      	lsls	r3, r3, #1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5ec8:	f85c c02e 	ldr.w	ip, [ip, lr, lsl #2]
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    5ecc:	f891 e002 	ldrb.w	lr, [r1, #2]
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    5ed0:	7809      	ldrb	r1, [r1, #0]
    cnf &= ~to_update;
    5ed2:	f42c 6ce1 	bic.w	ip, ip, #1800	; 0x708
    5ed6:	ea43 038e 	orr.w	r3, r3, lr, lsl #2
    5eda:	f02c 0c07 	bic.w	ip, ip, #7
    5ede:	ea43 030c 	orr.w	r3, r3, ip
    5ee2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    5ee6:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    5eea:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    5eee:	f043 0301 	orr.w	r3, r3, #1
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    5ef2:	f045 0503 	orr.w	r5, r5, #3
    reg->PIN_CNF[pin_number] = cnf;
    5ef6:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
    5efa:	f826 5017 	strh.w	r5, [r6, r7, lsl #1]
    if (p_task_config)
    5efe:	b922      	cbnz	r2, 5f0a <nrfx_gpiote_output_configure+0x76>
    return NRFX_SUCCESS;
    5f00:	4822      	ldr	r0, [pc, #136]	; (5f8c <nrfx_gpiote_output_configure+0xf8>)
    5f02:	e7d5      	b.n	5eb0 <nrfx_gpiote_output_configure+0x1c>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    5f04:	2b01      	cmp	r3, #1
    5f06:	d1d8      	bne.n	5eba <nrfx_gpiote_output_configure+0x26>
    5f08:	e7d1      	b.n	5eae <nrfx_gpiote_output_configure+0x1a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5f0a:	4e1e      	ldr	r6, [pc, #120]	; (5f84 <nrfx_gpiote_output_configure+0xf0>)
    5f0c:	f104 0708 	add.w	r7, r4, #8
    5f10:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    5f14:	0783      	lsls	r3, r0, #30
    5f16:	d5ca      	bpl.n	5eae <nrfx_gpiote_output_configure+0x1a>
        uint32_t ch = p_task_config->task_ch;
    5f18:	f892 c000 	ldrb.w	ip, [r2]
    p_reg->CONFIG[idx] = 0;
    5f1c:	4661      	mov	r1, ip
    5f1e:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    5f20:	f020 0020 	bic.w	r0, r0, #32
    5f24:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    5f28:	04c0      	lsls	r0, r0, #19
    5f2a:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    5f2e:	0cc0      	lsrs	r0, r0, #19
    5f30:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    5f34:	2300      	movs	r3, #0
    5f36:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    5f3a:	7855      	ldrb	r5, [r2, #1]
    5f3c:	2d00      	cmp	r5, #0
    5f3e:	d0df      	beq.n	5f00 <nrfx_gpiote_output_configure+0x6c>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    5f40:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    5f44:	7892      	ldrb	r2, [r2, #2]
    5f46:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
    5f4a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5f4e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5f52:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    5f56:	0223      	lsls	r3, r4, #8
    5f58:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    5f5c:	042d      	lsls	r5, r5, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5f5e:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    5f62:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    5f66:	0512      	lsls	r2, r2, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5f68:	432b      	orrs	r3, r5
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    5f6a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    5f6e:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5f72:	4313      	orrs	r3, r2
    5f74:	f040 0020 	orr.w	r0, r0, #32
    5f78:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    5f7c:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    5f80:	e7be      	b.n	5f00 <nrfx_gpiote_output_configure+0x6c>
    5f82:	bf00      	nop
    5f84:	20000104 	.word	0x20000104
    5f88:	0bad0004 	.word	0x0bad0004
    5f8c:	0bad0000 	.word	0x0bad0000

00005f90 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    5f90:	4b01      	ldr	r3, [pc, #4]	; (5f98 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    5f92:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    5f96:	4770      	bx	lr
    5f98:	20000104 	.word	0x20000104

00005f9c <nrfx_gpiote_channel_get>:
{
    5f9c:	b508      	push	{r3, lr}
    5f9e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    5fa0:	f7ff fe5c 	bl	5c5c <pin_in_use_by_te>
    5fa4:	b138      	cbz	r0, 5fb6 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5fa6:	4b05      	ldr	r3, [pc, #20]	; (5fbc <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    5fa8:	4805      	ldr	r0, [pc, #20]	; (5fc0 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5faa:	3208      	adds	r2, #8
    5fac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    5fb0:	0b5b      	lsrs	r3, r3, #13
    5fb2:	700b      	strb	r3, [r1, #0]
}
    5fb4:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5fb6:	4803      	ldr	r0, [pc, #12]	; (5fc4 <nrfx_gpiote_channel_get+0x28>)
    5fb8:	e7fc      	b.n	5fb4 <nrfx_gpiote_channel_get+0x18>
    5fba:	bf00      	nop
    5fbc:	20000104 	.word	0x20000104
    5fc0:	0bad0000 	.word	0x0bad0000
    5fc4:	0bad0004 	.word	0x0bad0004

00005fc8 <nrfx_gpiote_init>:
{
    5fc8:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    5fca:	4c0f      	ldr	r4, [pc, #60]	; (6008 <nrfx_gpiote_init+0x40>)
    5fcc:	f894 5058 	ldrb.w	r5, [r4, #88]	; 0x58
    5fd0:	b9bd      	cbnz	r5, 6002 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    5fd2:	2240      	movs	r2, #64	; 0x40
    5fd4:	4629      	mov	r1, r5
    5fd6:	f104 0010 	add.w	r0, r4, #16
    5fda:	f002 fe5c 	bl	8c96 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    5fde:	2006      	movs	r0, #6
    5fe0:	f7fc fe64 	bl	2cac <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5fe4:	4b09      	ldr	r3, [pc, #36]	; (600c <nrfx_gpiote_init+0x44>)
    return err_code;
    5fe6:	480a      	ldr	r0, [pc, #40]	; (6010 <nrfx_gpiote_init+0x48>)
    5fe8:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    5fec:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    5ff0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5ff4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    5ff8:	2301      	movs	r3, #1
    5ffa:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    5ffe:	6563      	str	r3, [r4, #84]	; 0x54
}
    6000:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    6002:	4804      	ldr	r0, [pc, #16]	; (6014 <nrfx_gpiote_init+0x4c>)
    6004:	e7fc      	b.n	6000 <nrfx_gpiote_init+0x38>
    6006:	bf00      	nop
    6008:	20000104 	.word	0x20000104
    600c:	40006000 	.word	0x40006000
    6010:	0bad0000 	.word	0x0bad0000
    6014:	0bad0005 	.word	0x0bad0005

00006018 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    6018:	4b03      	ldr	r3, [pc, #12]	; (6028 <nrfx_gpiote_is_init+0x10>)
    601a:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
}
    601e:	3800      	subs	r0, #0
    6020:	bf18      	it	ne
    6022:	2001      	movne	r0, #1
    6024:	4770      	bx	lr
    6026:	bf00      	nop
    6028:	20000104 	.word	0x20000104

0000602c <nrfx_gpiote_channel_free>:
{
    602c:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    602e:	4801      	ldr	r0, [pc, #4]	; (6034 <nrfx_gpiote_channel_free+0x8>)
    6030:	f7ff bd78 	b.w	5b24 <nrfx_flag32_free>
    6034:	20000154 	.word	0x20000154

00006038 <nrfx_gpiote_channel_alloc>:
{
    6038:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    603a:	4801      	ldr	r0, [pc, #4]	; (6040 <nrfx_gpiote_channel_alloc+0x8>)
    603c:	f7ff bd52 	b.w	5ae4 <nrfx_flag32_alloc>
    6040:	20000154 	.word	0x20000154

00006044 <nrfx_gpiote_trigger_enable>:
{
    6044:	b510      	push	{r4, lr}
    6046:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    6048:	f7ff fe08 	bl	5c5c <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    604c:	f102 0408 	add.w	r4, r2, #8
    6050:	4b1c      	ldr	r3, [pc, #112]	; (60c4 <nrfx_gpiote_trigger_enable+0x80>)
    6052:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    6056:	b1e0      	cbz	r0, 6092 <nrfx_gpiote_trigger_enable+0x4e>
    6058:	f013 0402 	ands.w	r4, r3, #2
    605c:	d119      	bne.n	6092 <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    605e:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    6060:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    6062:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    6066:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    606a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    606e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    6072:	6004      	str	r4, [r0, #0]
    6074:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    6076:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    607a:	f040 0001 	orr.w	r0, r0, #1
    607e:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    6082:	b129      	cbz	r1, 6090 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    6084:	2201      	movs	r2, #1
    6086:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    608a:	4a0f      	ldr	r2, [pc, #60]	; (60c8 <nrfx_gpiote_trigger_enable+0x84>)
    608c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    6090:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    6092:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    6096:	2b04      	cmp	r3, #4
    6098:	d010      	beq.n	60bc <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    609a:	2b05      	cmp	r3, #5
    609c:	d010      	beq.n	60c0 <nrfx_gpiote_trigger_enable+0x7c>
    return p_reg->IN;
    609e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    60a2:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    *p_pin = pin_number & 0x1F;
    60a6:	f002 031f 	and.w	r3, r2, #31
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    60aa:	40d9      	lsrs	r1, r3
    60ac:	f001 0101 	and.w	r1, r1, #1
    60b0:	3102      	adds	r1, #2
}
    60b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    60b6:	4610      	mov	r0, r2
    60b8:	f003 b8db 	b.w	9272 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    60bc:	2103      	movs	r1, #3
    60be:	e7f8      	b.n	60b2 <nrfx_gpiote_trigger_enable+0x6e>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    60c0:	2102      	movs	r1, #2
    60c2:	e7f6      	b.n	60b2 <nrfx_gpiote_trigger_enable+0x6e>
    60c4:	20000104 	.word	0x20000104
    60c8:	40006000 	.word	0x40006000

000060cc <nrfx_gpiote_trigger_disable>:
{
    60cc:	b508      	push	{r3, lr}
    60ce:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    60d0:	f7ff fdc4 	bl	5c5c <pin_in_use_by_te>
    60d4:	b1c0      	cbz	r0, 6108 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    60d6:	f102 0108 	add.w	r1, r2, #8
    60da:	4b0e      	ldr	r3, [pc, #56]	; (6114 <nrfx_gpiote_trigger_disable+0x48>)
    60dc:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    60e0:	0799      	lsls	r1, r3, #30
    60e2:	d411      	bmi.n	6108 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    60e4:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    60e6:	2201      	movs	r2, #1
    60e8:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    60ea:	009b      	lsls	r3, r3, #2
    60ec:	490a      	ldr	r1, [pc, #40]	; (6118 <nrfx_gpiote_trigger_disable+0x4c>)
    60ee:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    60f2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    60f6:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    60fa:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    60fe:	f022 0203 	bic.w	r2, r2, #3
    6102:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    6106:	bd08      	pop	{r3, pc}
    6108:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    610c:	2100      	movs	r1, #0
    610e:	4610      	mov	r0, r2
    6110:	f003 b8af 	b.w	9272 <nrf_gpio_cfg_sense_set>
    6114:	20000104 	.word	0x20000104
    6118:	40006000 	.word	0x40006000

0000611c <nrfx_gpiote_pin_uninit>:
{
    611c:	b510      	push	{r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    611e:	4b0d      	ldr	r3, [pc, #52]	; (6154 <nrfx_gpiote_pin_uninit+0x38>)
    6120:	f100 0208 	add.w	r2, r0, #8
{
    6124:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    6126:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    612a:	07db      	lsls	r3, r3, #31
    612c:	d50f      	bpl.n	614e <nrfx_gpiote_pin_uninit+0x32>
    nrfx_gpiote_trigger_disable(pin);
    612e:	f7ff ffcd 	bl	60cc <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    6132:	4620      	mov	r0, r4
    *p_pin = pin_number & 0x1F;
    6134:	f004 041f 	and.w	r4, r4, #31
    6138:	f7ff fde2 	bl	5d00 <pin_handler_trigger_uninit>
    reg->PIN_CNF[pin_number] = cnf;
    613c:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    6140:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    6144:	2202      	movs	r2, #2
    6146:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    614a:	4803      	ldr	r0, [pc, #12]	; (6158 <nrfx_gpiote_pin_uninit+0x3c>)
}
    614c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    614e:	4803      	ldr	r0, [pc, #12]	; (615c <nrfx_gpiote_pin_uninit+0x40>)
    6150:	e7fc      	b.n	614c <nrfx_gpiote_pin_uninit+0x30>
    6152:	bf00      	nop
    6154:	20000104 	.word	0x20000104
    6158:	0bad0000 	.word	0x0bad0000
    615c:	0bad0004 	.word	0x0bad0004

00006160 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    6160:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6164:	4b4f      	ldr	r3, [pc, #316]	; (62a4 <nrfx_gpiote_irq_handler+0x144>)
    return p_reg->INTENSET & mask;
    6166:	4850      	ldr	r0, [pc, #320]	; (62a8 <nrfx_gpiote_irq_handler+0x148>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    6168:	4950      	ldr	r1, [pc, #320]	; (62ac <nrfx_gpiote_irq_handler+0x14c>)
    uint32_t status = 0;
    616a:	2500      	movs	r5, #0
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    616c:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    616e:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6170:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    6172:	b136      	cbz	r6, 6182 <nrfx_gpiote_irq_handler+0x22>
    return p_reg->INTENSET & mask;
    6174:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    6178:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    617a:	bf1e      	ittt	ne
    617c:	601c      	strne	r4, [r3, #0]
    617e:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    6180:	4315      	orrne	r5, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    6182:	3304      	adds	r3, #4
    6184:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    6186:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    618a:	d1f1      	bne.n	6170 <nrfx_gpiote_irq_handler+0x10>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    618c:	4b46      	ldr	r3, [pc, #280]	; (62a8 <nrfx_gpiote_irq_handler+0x148>)
    618e:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    6192:	b1bb      	cbz	r3, 61c4 <nrfx_gpiote_irq_handler+0x64>
        *p_masks = gpio_regs[i]->LATCH;
    6194:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    6198:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    619c:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    619e:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    61a2:	af01      	add	r7, sp, #4
    61a4:	f04f 0801 	mov.w	r8, #1
            while (latch[i])
    61a8:	9c01      	ldr	r4, [sp, #4]
    61aa:	b98c      	cbnz	r4, 61d0 <nrfx_gpiote_irq_handler+0x70>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    61ac:	4b3e      	ldr	r3, [pc, #248]	; (62a8 <nrfx_gpiote_irq_handler+0x148>)
    61ae:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
    61b2:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    61b6:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    61ba:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    61bc:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        if (latch[port_idx])
    61c0:	2b00      	cmp	r3, #0
    61c2:	d1ee      	bne.n	61a2 <nrfx_gpiote_irq_handler+0x42>
        mask &= ~NRFX_BIT(ch);
    61c4:	2401      	movs	r4, #1
    while (mask)
    61c6:	2d00      	cmp	r5, #0
    61c8:	d153      	bne.n	6272 <nrfx_gpiote_irq_handler+0x112>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    61ca:	b003      	add	sp, #12
    61cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    61d0:	fa94 f4a4 	rbit	r4, r4
    61d4:	fab4 f484 	clz	r4, r4
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    61d8:	4a35      	ldr	r2, [pc, #212]	; (62b0 <nrfx_gpiote_irq_handler+0x150>)
    61da:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    61de:	08e0      	lsrs	r0, r4, #3
    61e0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    61e4:	5c3b      	ldrb	r3, [r7, r0]
    bit = BITMASK_RELBIT_GET(bit);
    61e6:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    61ea:	fa08 f202 	lsl.w	r2, r8, r2
    61ee:	ea23 0302 	bic.w	r3, r3, r2
    61f2:	543b      	strb	r3, [r7, r0]
    61f4:	00a3      	lsls	r3, r4, #2
    61f6:	f103 49a0 	add.w	r9, r3, #1342177280	; 0x50000000
    61fa:	f3c1 0a82 	ubfx	sl, r1, #2, #3
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    61fe:	f8d9 2700 	ldr.w	r2, [r9, #1792]	; 0x700
    if (is_level(trigger))
    6202:	06cb      	lsls	r3, r1, #27
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    6204:	46d3      	mov	fp, sl
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    6206:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    620a:	d518      	bpl.n	623e <nrfx_gpiote_irq_handler+0xde>
        call_handler(pin, trigger);
    620c:	4659      	mov	r1, fp
    620e:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    6210:	fa5f fa82 	uxtb.w	sl, r2
    6214:	f7ff fd2c 	bl	5c70 <call_handler>
    6218:	f8d9 3700 	ldr.w	r3, [r9, #1792]	; 0x700
        if (nrf_gpio_pin_sense_get(pin) == sense)
    621c:	f3c3 4301 	ubfx	r3, r3, #16, #2
    6220:	459a      	cmp	sl, r3
    6222:	d107      	bne.n	6234 <nrfx_gpiote_irq_handler+0xd4>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    6224:	2100      	movs	r1, #0
    6226:	4620      	mov	r0, r4
    6228:	f003 f823 	bl	9272 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    622c:	4651      	mov	r1, sl
    622e:	4620      	mov	r0, r4
    6230:	f003 f81f 	bl	9272 <nrf_gpio_cfg_sense_set>
    reg->LATCH = (1 << pin_number);
    6234:	fa08 f404 	lsl.w	r4, r8, r4
    6238:	f8c6 4520 	str.w	r4, [r6, #1312]	; 0x520
}
    623c:	e7b4      	b.n	61a8 <nrfx_gpiote_irq_handler+0x48>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    623e:	2a02      	cmp	r2, #2
    6240:	d10c      	bne.n	625c <nrfx_gpiote_irq_handler+0xfc>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    6242:	2103      	movs	r1, #3
    6244:	4620      	mov	r0, r4
    6246:	f003 f814 	bl	9272 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    624a:	f00a 0305 	and.w	r3, sl, #5
    624e:	2b01      	cmp	r3, #1
    6250:	d1f0      	bne.n	6234 <nrfx_gpiote_irq_handler+0xd4>
            call_handler(pin, trigger);
    6252:	4659      	mov	r1, fp
    6254:	4620      	mov	r0, r4
    6256:	f7ff fd0b 	bl	5c70 <call_handler>
    625a:	e7eb      	b.n	6234 <nrfx_gpiote_irq_handler+0xd4>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    625c:	2102      	movs	r1, #2
    625e:	4620      	mov	r0, r4
    6260:	f003 f807 	bl	9272 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    6264:	f1ba 0f03 	cmp.w	sl, #3
    6268:	d0f3      	beq.n	6252 <nrfx_gpiote_irq_handler+0xf2>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    626a:	2a03      	cmp	r2, #3
    626c:	d1e2      	bne.n	6234 <nrfx_gpiote_irq_handler+0xd4>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    626e:	458a      	cmp	sl, r1
    6270:	e7ee      	b.n	6250 <nrfx_gpiote_irq_handler+0xf0>
        uint32_t ch = NRF_CTZ(mask);
    6272:	fa95 f3a5 	rbit	r3, r5
    6276:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    627a:	fa04 f203 	lsl.w	r2, r4, r3
    627e:	009b      	lsls	r3, r3, #2
    6280:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6284:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    6288:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    628c:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    6290:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    6294:	f3c0 2004 	ubfx	r0, r0, #8, #5
    6298:	f3c1 4101 	ubfx	r1, r1, #16, #2
    629c:	f7ff fce8 	bl	5c70 <call_handler>
    62a0:	e791      	b.n	61c6 <nrfx_gpiote_irq_handler+0x66>
    62a2:	bf00      	nop
    62a4:	40006100 	.word	0x40006100
    62a8:	40006000 	.word	0x40006000
    62ac:	40006120 	.word	0x40006120
    62b0:	20000104 	.word	0x20000104

000062b4 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    62b4:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    62b6:	4801      	ldr	r0, [pc, #4]	; (62bc <nrfx_ppi_channel_alloc+0x8>)
    62b8:	f7ff bc14 	b.w	5ae4 <nrfx_flag32_alloc>
    62bc:	20000164 	.word	0x20000164

000062c0 <nrfx_ppi_channel_free>:
NRFX_STATIC_INLINE uint32_t nrfx_ppi_task_addr_group_disable_get(nrf_ppi_channel_group_t group);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE uint32_t nrfx_ppi_channel_to_mask(nrf_ppi_channel_t channel)
{
    return (1uL << (uint32_t) channel);
    62c0:	2301      	movs	r3, #1
    62c2:	4083      	lsls	r3, r0
    return ((NRFX_PPI_PROG_APP_CHANNELS_MASK & nrfx_ppi_channel_to_mask(channel)) != 0);
    62c4:	f3c3 0213 	ubfx	r2, r3, #0, #20
}


nrfx_err_t nrfx_ppi_channel_free(nrf_ppi_channel_t channel)
{
    62c8:	4601      	mov	r1, r0
    if (!is_programmable_app_channel(channel))
    62ca:	b12a      	cbz	r2, 62d8 <nrfx_ppi_channel_free+0x18>
    p_reg->CHENCLR = PPI_CHENCLR_CH0_Clear << ((uint32_t) channel);
    62cc:	4a03      	ldr	r2, [pc, #12]	; (62dc <nrfx_ppi_channel_free+0x1c>)
        return NRFX_ERROR_INVALID_PARAM;
    }

    nrf_ppi_channel_disable(NRF_PPI, channel);

    return nrfx_flag32_free(&m_channels_allocated, channel);
    62ce:	4804      	ldr	r0, [pc, #16]	; (62e0 <nrfx_ppi_channel_free+0x20>)
    62d0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    62d4:	f7ff bc26 	b.w	5b24 <nrfx_flag32_free>
}
    62d8:	4802      	ldr	r0, [pc, #8]	; (62e4 <nrfx_ppi_channel_free+0x24>)
    62da:	4770      	bx	lr
    62dc:	4001f000 	.word	0x4001f000
    62e0:	20000164 	.word	0x20000164
    62e4:	0bad0004 	.word	0x0bad0004

000062e8 <nrfx_ppi_group_alloc>:
    return err_code;
}


nrfx_err_t nrfx_ppi_group_alloc(nrf_ppi_channel_group_t * p_group)
{
    62e8:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_groups_allocated, (uint8_t *)p_group);
    62ea:	4801      	ldr	r0, [pc, #4]	; (62f0 <nrfx_ppi_group_alloc+0x8>)
    62ec:	f7ff bbfa 	b.w	5ae4 <nrfx_flag32_alloc>
    62f0:	20000160 	.word	0x20000160

000062f4 <nrfx_ppi_group_free>:
    p_reg->TASKS_CHG[(uint32_t) group].DIS = 1UL;
    62f4:	00c3      	lsls	r3, r0, #3
    62f6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    62fa:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    62fe:	2201      	movs	r2, #1
}


nrfx_err_t nrfx_ppi_group_free(nrf_ppi_channel_group_t group)
{
    6300:	4601      	mov	r1, r0
    6302:	605a      	str	r2, [r3, #4]
    nrf_ppi_group_disable(NRF_PPI, group);
    return nrfx_flag32_free(&m_groups_allocated, group);
    6304:	4801      	ldr	r0, [pc, #4]	; (630c <nrfx_ppi_group_free+0x18>)
    6306:	f7ff bc0d 	b.w	5b24 <nrfx_flag32_free>
    630a:	bf00      	nop
    630c:	20000160 	.word	0x20000160

00006310 <nrfx_spim_init>:

nrfx_err_t nrfx_spim_init(nrfx_spim_t const *        p_instance,
                          nrfx_spim_config_t const * p_config,
                          nrfx_spim_evt_handler_t    handler,
                          void *                     p_context)
{
    6310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    NRFX_ASSERT(p_config);
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    6314:	4d52      	ldr	r5, [pc, #328]	; (6460 <nrfx_spim_init+0x150>)
{
    6316:	460c      	mov	r4, r1
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    6318:	7901      	ldrb	r1, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    631a:	014f      	lsls	r7, r1, #5
    631c:	eb05 1141 	add.w	r1, r5, r1, lsl #5
{
    6320:	4606      	mov	r6, r0
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    6322:	7f08      	ldrb	r0, [r1, #28]
    6324:	2800      	cmp	r0, #0
    6326:	f040 8098 	bne.w	645a <nrfx_spim_init+0x14a>
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    632a:	f8d6 8000 	ldr.w	r8, [r6]
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler = handler;
    632e:	51ea      	str	r2, [r5, r7]
    p_cb->p_context = p_context;
    6330:	604b      	str	r3, [r1, #4]

    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    6332:	7be0      	ldrb	r0, [r4, #15]
    6334:	7f8a      	ldrb	r2, [r1, #30]
    6336:	f360 0200 	bfi	r2, r0, #0, #1
    633a:	778a      	strb	r2, [r1, #30]
    p_cb->ss_active_high = p_config->ss_active_high;
    633c:	7920      	ldrb	r0, [r4, #4]
    633e:	b2d2      	uxtb	r2, r2
    6340:	f360 0241 	bfi	r2, r0, #1, #1
    6344:	778a      	strb	r2, [r1, #30]
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    p_cb->use_hw_ss = p_config->use_hw_ss;
#endif
    p_cb->ss_pin = p_config->ss_pin;
    6346:	78e3      	ldrb	r3, [r4, #3]
    6348:	77cb      	strb	r3, [r1, #31]
    if (!p_config->skip_gpio_cfg)
    634a:	7be3      	ldrb	r3, [r4, #15]
    634c:	f8d6 9000 	ldr.w	r9, [r6]
    6350:	2b00      	cmp	r3, #0
    6352:	d140      	bne.n	63d6 <nrfx_spim_init+0xc6>
        nrf_gpio_pin_write(p_config->sck_pin,
    6354:	7b21      	ldrb	r1, [r4, #12]
    6356:	7820      	ldrb	r0, [r4, #0]
    6358:	2901      	cmp	r1, #1
    635a:	bf94      	ite	ls
    635c:	2100      	movls	r1, #0
    635e:	2101      	movhi	r1, #1
    6360:	f002 ffa1 	bl	92a6 <nrf_gpio_pin_write>
    *p_pin = pin_number & 0x1F;
    6364:	7823      	ldrb	r3, [r4, #0]
    6366:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    636a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    636e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    6372:	2201      	movs	r2, #1
    6374:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
    6378:	7863      	ldrb	r3, [r4, #1]
    637a:	2bff      	cmp	r3, #255	; 0xff
    637c:	d00c      	beq.n	6398 <nrfx_spim_init+0x88>
    *p_pin = pin_number & 0x1F;
    637e:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    6382:	409a      	lsls	r2, r3
    p_reg->OUTCLR = clr_mask;
    6384:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
    6388:	7863      	ldrb	r3, [r4, #1]
    638a:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    638e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    6392:	2203      	movs	r2, #3
    6394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
    6398:	78a3      	ldrb	r3, [r4, #2]
    639a:	2bff      	cmp	r3, #255	; 0xff
    639c:	d009      	beq.n	63b2 <nrfx_spim_init+0xa2>
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    639e:	7ba2      	ldrb	r2, [r4, #14]
    *p_pin = pin_number & 0x1F;
    63a0:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    63a4:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    63a8:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    63ac:	0092      	lsls	r2, r2, #2
    reg->PIN_CNF[pin_number] = cnf;
    63ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    63b2:	78e0      	ldrb	r0, [r4, #3]
    63b4:	28ff      	cmp	r0, #255	; 0xff
    63b6:	d00e      	beq.n	63d6 <nrfx_spim_init+0xc6>
                               p_config->ss_active_high ? 0 : 1);
    63b8:	7921      	ldrb	r1, [r4, #4]
            nrf_gpio_pin_write(p_config->ss_pin,
    63ba:	f081 0101 	eor.w	r1, r1, #1
    63be:	f002 ff72 	bl	92a6 <nrf_gpio_pin_write>
    *p_pin = pin_number & 0x1F;
    63c2:	78e3      	ldrb	r3, [r4, #3]
    63c4:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    63c8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    63cc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    63d0:	2103      	movs	r1, #3
    63d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    if (!p_config->skip_psel_cfg)
    63d6:	7c23      	ldrb	r3, [r4, #16]
    63d8:	b993      	cbnz	r3, 6400 <nrfx_spim_init+0xf0>
        uint32_t mosi_pin = (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
    63da:	7863      	ldrb	r3, [r4, #1]
        nrf_spim_pins_set(p_spim, p_config->sck_pin, mosi_pin, miso_pin);
    63dc:	7821      	ldrb	r1, [r4, #0]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
    63de:	2bff      	cmp	r3, #255	; 0xff
    63e0:	bf18      	it	ne
    63e2:	461a      	movne	r2, r3
        uint32_t miso_pin = (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
    63e4:	78a3      	ldrb	r3, [r4, #2]
NRF_STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
                                         uint32_t        sck_pin,
                                         uint32_t        mosi_pin,
                                         uint32_t        miso_pin)
{
    p_reg->PSEL.SCK  = sck_pin;
    63e6:	f8c9 1508 	str.w	r1, [r9, #1288]	; 0x508
                            : NRF_SPIM_PIN_NOT_CONNECTED;
    63ea:	bf08      	it	eq
    63ec:	f04f 32ff 	moveq.w	r2, #4294967295
                            : NRF_SPIM_PIN_NOT_CONNECTED;
    63f0:	2bff      	cmp	r3, #255	; 0xff
    63f2:	bf08      	it	eq
    63f4:	f04f 33ff 	moveq.w	r3, #4294967295
    p_reg->PSEL.MOSI = mosi_pin;
    63f8:	f8c9 250c 	str.w	r2, [r9, #1292]	; 0x50c
    p_reg->PSEL.MISO = miso_pin;
    63fc:	f8c9 3510 	str.w	r3, [r9, #1296]	; 0x510
#endif // defined(SPIM_STALLSTAT_TX_Msk)

NRF_STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type *      p_reg,
                                              nrf_spim_frequency_t frequency)
{
    p_reg->FREQUENCY = (uint32_t)frequency;
    6400:	68a3      	ldr	r3, [r4, #8]
    6402:	f8c8 3524 	str.w	r3, [r8, #1316]	; 0x524
NRF_STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type *      p_reg,
                                          nrf_spim_mode_t      spi_mode,
                                          nrf_spim_bit_order_t spi_bit_order)
{
    uint32_t config = (spi_bit_order == NRF_SPIM_BIT_ORDER_MSB_FIRST ?
        SPIM_CONFIG_ORDER_MsbFirst : SPIM_CONFIG_ORDER_LsbFirst);
    6406:	7b63      	ldrb	r3, [r4, #13]
    // Change rx delay
    nrf_spim_iftiming_set(p_spim, p_config->rx_delay);
#endif

    nrf_spim_frequency_set(p_spim, p_config->frequency);
    nrf_spim_configure(p_spim, p_config->mode, p_config->bit_order);
    6408:	7b22      	ldrb	r2, [r4, #12]
    640a:	3b00      	subs	r3, #0
    640c:	bf18      	it	ne
    640e:	2301      	movne	r3, #1
    switch (spi_mode)
    6410:	2a02      	cmp	r2, #2
    6412:	d01c      	beq.n	644e <nrfx_spim_init+0x13e>
    6414:	2a03      	cmp	r2, #3
    6416:	d01d      	beq.n	6454 <nrfx_spim_init+0x144>
    6418:	2a01      	cmp	r2, #1
    641a:	d101      	bne.n	6420 <nrfx_spim_init+0x110>
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
        break;

    case NRF_SPIM_MODE_1:
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
    641c:	f043 0302 	orr.w	r3, r3, #2
    case NRF_SPIM_MODE_3:
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
        break;
    }
    p_reg->CONFIG = config;
    6420:	f8c8 3554 	str.w	r3, [r8, #1364]	; 0x554
}

NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
                                        uint8_t         orc)
{
    p_reg->ORC = orc;
    6424:	79a3      	ldrb	r3, [r4, #6]
    6426:	f8c8 35c0 	str.w	r3, [r8, #1472]	; 0x5c0
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);
    642a:	2307      	movs	r3, #7
    642c:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500

    nrf_spim_orc_set(p_spim, p_config->orc);

    nrf_spim_enable(p_spim);

    if (p_cb->handler)
    6430:	59eb      	ldr	r3, [r5, r7]
    6432:	b123      	cbz	r3, 643e <nrfx_spim_init+0x12e>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    6434:	6830      	ldr	r0, [r6, #0]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
    6436:	f340 3007 	sbfx	r0, r0, #12, #8
    643a:	f7fc fc37 	bl	2cac <arch_irq_enable>
    }

    p_cb->transfer_in_progress = false;
    643e:	443d      	add	r5, r7
    6440:	2300      	movs	r3, #0
    6442:	776b      	strb	r3, [r5, #29]
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    6444:	4807      	ldr	r0, [pc, #28]	; (6464 <nrfx_spim_init+0x154>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    6446:	2301      	movs	r3, #1
    6448:	772b      	strb	r3, [r5, #28]
}
    644a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    644e:	f043 0304 	orr.w	r3, r3, #4
        break;
    6452:	e7e5      	b.n	6420 <nrfx_spim_init+0x110>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    6454:	f043 0306 	orr.w	r3, r3, #6
        break;
    6458:	e7e2      	b.n	6420 <nrfx_spim_init+0x110>
        return err_code;
    645a:	4803      	ldr	r0, [pc, #12]	; (6468 <nrfx_spim_init+0x158>)
    645c:	e7f5      	b.n	644a <nrfx_spim_init+0x13a>
    645e:	bf00      	nop
    6460:	20000bc0 	.word	0x20000bc0
    6464:	0bad0000 	.word	0x0bad0000
    6468:	0bad0005 	.word	0x0bad0005

0000646c <nrfx_spim_uninit>:

    nrf_gpio_cfg_default(pin);
}

void nrfx_spim_uninit(nrfx_spim_t const * p_instance)
{
    646c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    646e:	7903      	ldrb	r3, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    NRF_SPIM_Type * p_spim = p_instance->p_reg;

    if (p_cb->handler)
    6470:	4d20      	ldr	r5, [pc, #128]	; (64f4 <nrfx_spim_uninit+0x88>)
    NRF_SPIM_Type * p_spim = p_instance->p_reg;
    6472:	6804      	ldr	r4, [r0, #0]
    if (p_cb->handler)
    6474:	015e      	lsls	r6, r3, #5
    6476:	eb05 1743 	add.w	r7, r5, r3, lsl #5
    647a:	59ab      	ldr	r3, [r5, r6]
    647c:	b1b3      	cbz	r3, 64ac <nrfx_spim_uninit+0x40>
    {
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
    647e:	f344 3007 	sbfx	r0, r4, #12, #8
    6482:	f7fc fc21 	bl	2cc8 <arch_irq_disable>
    p_reg->INTENCLR = mask;
    6486:	4b1c      	ldr	r3, [pc, #112]	; (64f8 <nrfx_spim_uninit+0x8c>)
    6488:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
        nrf_spim_int_disable(p_spim, NRF_SPIM_ALL_INTS_MASK);
        if (p_cb->transfer_in_progress)
    648c:	7f7b      	ldrb	r3, [r7, #29]
    648e:	b16b      	cbz	r3, 64ac <nrfx_spim_uninit+0x40>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6490:	2301      	movs	r3, #1
    6492:	6163      	str	r3, [r4, #20]
    6494:	2764      	movs	r7, #100	; 0x64
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6496:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    NRFX_WAIT_FOR(nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_STOPPED), 100, 1, stopped);
    649a:	b923      	cbnz	r3, 64a6 <nrfx_spim_uninit+0x3a>
    649c:	2001      	movs	r0, #1
    649e:	f002 fe45 	bl	912c <nrfx_busy_wait>
    64a2:	3f01      	subs	r7, #1
    64a4:	d1f7      	bne.n	6496 <nrfx_spim_uninit+0x2a>
    p_cb->transfer_in_progress = false;
    64a6:	19ab      	adds	r3, r5, r6
    64a8:	2200      	movs	r2, #0
    64aa:	775a      	strb	r2, [r3, #29]
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);
    64ac:	2300      	movs	r3, #0
        }
    }

    nrf_spim_disable(p_spim);

    if (!p_cb->skip_gpio_cfg)
    64ae:	19a9      	adds	r1, r5, r6
    64b0:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    64b4:	7f8b      	ldrb	r3, [r1, #30]
    64b6:	07db      	lsls	r3, r3, #31
    64b8:	d417      	bmi.n	64ea <nrfx_spim_uninit+0x7e>
    return p_reg->PSEL.SCK;
    64ba:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
    {
        spim_pin_uninit(nrf_spim_sck_pin_get(p_spim));
    64be:	f002 fee6 	bl	928e <spim_pin_uninit>
    return p_reg->PSEL.MISO;
    64c2:	f8d4 0510 	ldr.w	r0, [r4, #1296]	; 0x510
        spim_pin_uninit(nrf_spim_miso_pin_get(p_spim));
    64c6:	f002 fee2 	bl	928e <spim_pin_uninit>
    return p_reg->PSEL.MOSI;
    64ca:	f8d4 050c 	ldr.w	r0, [r4, #1292]	; 0x50c
        spim_pin_uninit(nrf_spim_mosi_pin_get(p_spim));
    64ce:	f002 fede 	bl	928e <spim_pin_uninit>
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
        {
            spim_pin_uninit(nrf_spim_dcx_pin_get(p_spim));
        }
#endif
        if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    64d2:	7fcb      	ldrb	r3, [r1, #31]
    64d4:	2bff      	cmp	r3, #255	; 0xff
    64d6:	d008      	beq.n	64ea <nrfx_spim_uninit+0x7e>
    *p_pin = pin_number & 0x1F;
    64d8:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    64dc:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    64e0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    64e4:	2102      	movs	r1, #2
    64e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

#if NRFX_CHECK(NRFX_PRS_ENABLED)
    nrfx_prs_release(p_instance->p_reg);
#endif

    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
    64ea:	4435      	add	r5, r6
    64ec:	2300      	movs	r3, #0
    64ee:	772b      	strb	r3, [r5, #28]
}
    64f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    64f2:	bf00      	nop
    64f4:	20000bc0 	.word	0x20000bc0
    64f8:	00080152 	.word	0x00080152

000064fc <nrfx_spim_xfer>:
}

nrfx_err_t nrfx_spim_xfer(nrfx_spim_t const *           p_instance,
                          nrfx_spim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
    64fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    6500:	4f38      	ldr	r7, [pc, #224]	; (65e4 <nrfx_spim_xfer+0xe8>)
    6502:	7903      	ldrb	r3, [r0, #4]
    6504:	eb07 1843 	add.w	r8, r7, r3, lsl #5
{
    6508:	4615      	mov	r5, r2
#endif
                (p_cb->ss_pin == NRFX_SPIM_PIN_NOT_USED));

    nrfx_err_t err_code = NRFX_SUCCESS;

    if (p_cb->transfer_in_progress)
    650a:	f898 201d 	ldrb.w	r2, [r8, #29]
{
    650e:	4681      	mov	r9, r0
    6510:	460c      	mov	r4, r1
    if (p_cb->transfer_in_progress)
    6512:	015e      	lsls	r6, r3, #5
    6514:	2a00      	cmp	r2, #0
    6516:	d163      	bne.n	65e0 <nrfx_spim_xfer+0xe4>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
    else
    {
        if (p_cb->handler && !(flags & (NRFX_SPIM_FLAG_REPEATED_XFER |
    6518:	59ba      	ldr	r2, [r7, r6]
    651a:	b12a      	cbz	r2, 6528 <nrfx_spim_xfer+0x2c>
    651c:	f015 0f14 	tst.w	r5, #20
                                        NRFX_SPIM_FLAG_NO_XFER_EVT_HANDLER)))
        {
            p_cb->transfer_in_progress = true;
    6520:	bf04      	itt	eq
    6522:	2201      	moveq	r2, #1
    6524:	f888 201d 	strbeq.w	r2, [r8, #29]
        }
    }

    p_cb->evt.xfer_desc = *p_xfer_desc;
    6528:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    652c:	eb07 0c06 	add.w	ip, r7, r6
    6530:	f10c 0c0c 	add.w	ip, ip, #12
    6534:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    set_ss_pin_state(p_cb, true);
    6538:	2101      	movs	r1, #1
    653a:	4640      	mov	r0, r8
    653c:	f002 fec0 	bl	92c0 <set_ss_pin_state>
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    6540:	6821      	ldr	r1, [r4, #0]

    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
    6542:	f8d9 3000 	ldr.w	r3, [r9]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    6546:	b121      	cbz	r1, 6552 <nrfx_spim_xfer+0x56>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    6548:	f001 4260 	and.w	r2, r1, #3758096384	; 0xe0000000
    654c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
    6550:	d106      	bne.n	6560 <nrfx_spim_xfer+0x64>
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
    6552:	68a2      	ldr	r2, [r4, #8]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    6554:	b152      	cbz	r2, 656c <nrfx_spim_xfer+0x70>
    6556:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
    655a:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
    655e:	d005      	beq.n	656c <nrfx_spim_xfer+0x70>
        p_cb->transfer_in_progress = false;
    6560:	443e      	add	r6, r7
    6562:	2300      	movs	r3, #0
        return err_code;
    6564:	4820      	ldr	r0, [pc, #128]	; (65e8 <nrfx_spim_xfer+0xec>)
        p_cb->transfer_in_progress = false;
    6566:	7773      	strb	r3, [r6, #29]
}
    6568:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    nrf_spim_tx_buffer_set(p_spim, p_xfer_desc->p_tx_buffer, p_xfer_desc->tx_length);
    656c:	6862      	ldr	r2, [r4, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    656e:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    6572:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6576:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
    657a:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    657e:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6582:	2200      	movs	r2, #0
    6584:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    6588:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (NRFX_SPIM_FLAG_TX_POSTINC & flags)
    658c:	f015 0201 	ands.w	r2, r5, #1
}


NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_ArrayList << SPIM_TXD_LIST_LIST_Pos;
    6590:	bf18      	it	ne
    6592:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_Disabled << SPIM_TXD_LIST_LIST_Pos;
    6594:	f8c3 2550 	str.w	r2, [r3, #1360]	; 0x550
    if (NRFX_SPIM_FLAG_RX_POSTINC & flags)
    6598:	f015 0202 	ands.w	r2, r5, #2
}

NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
    659c:	bf18      	it	ne
    659e:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_Disabled << SPIM_RXD_LIST_LIST_Pos;
    65a0:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
    65a4:	072a      	lsls	r2, r5, #28
    65a6:	d507      	bpl.n	65b8 <nrfx_spim_xfer+0xbc>
    if (!p_cb->handler)
    65a8:	59ba      	ldr	r2, [r7, r6]
    65aa:	b972      	cbnz	r2, 65ca <nrfx_spim_xfer+0xce>
        set_ss_pin_state(p_cb, false);
    65ac:	2100      	movs	r1, #0
    65ae:	4640      	mov	r0, r8
    65b0:	f002 fe86 	bl	92c0 <set_ss_pin_state>
    return err_code;
    65b4:	480d      	ldr	r0, [pc, #52]	; (65ec <nrfx_spim_xfer+0xf0>)
    65b6:	e7d7      	b.n	6568 <nrfx_spim_xfer+0x6c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    65b8:	2201      	movs	r2, #1
    65ba:	611a      	str	r2, [r3, #16]
    if (!p_cb->handler)
    65bc:	59ba      	ldr	r2, [r7, r6]
    65be:	b922      	cbnz	r2, 65ca <nrfx_spim_xfer+0xce>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    65c0:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
            while (!nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
    65c4:	2a00      	cmp	r2, #0
    65c6:	d0fb      	beq.n	65c0 <nrfx_spim_xfer+0xc4>
    65c8:	e7f0      	b.n	65ac <nrfx_spim_xfer+0xb0>
    if (!enable)
    65ca:	f015 0f04 	tst.w	r5, #4
    65ce:	f04f 0240 	mov.w	r2, #64	; 0x40
    65d2:	d002      	beq.n	65da <nrfx_spim_xfer+0xde>
    p_reg->INTENCLR = mask;
    65d4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    65d8:	e7ec      	b.n	65b4 <nrfx_spim_xfer+0xb8>
    p_reg->INTENSET = mask;
    65da:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    65de:	e7e9      	b.n	65b4 <nrfx_spim_xfer+0xb8>
        return err_code;
    65e0:	4803      	ldr	r0, [pc, #12]	; (65f0 <nrfx_spim_xfer+0xf4>)
    65e2:	e7c1      	b.n	6568 <nrfx_spim_xfer+0x6c>
    65e4:	20000bc0 	.word	0x20000bc0
    65e8:	0bad000a 	.word	0x0bad000a
    65ec:	0bad0000 	.word	0x0bad0000
    65f0:	0bad000b 	.word	0x0bad000b

000065f4 <nrfx_spim_0_irq_handler>:
    }
}

#if NRFX_CHECK(NRFX_SPIM0_ENABLED)
void nrfx_spim_0_irq_handler(void)
{
    65f4:	b570      	push	{r4, r5, r6, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    65f6:	4b0c      	ldr	r3, [pc, #48]	; (6628 <nrfx_spim_0_irq_handler+0x34>)
    65f8:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
    65fc:	b192      	cbz	r2, 6624 <nrfx_spim_0_irq_handler+0x30>
    set_ss_pin_state(p_cb, false);
    65fe:	4c0b      	ldr	r4, [pc, #44]	; (662c <nrfx_spim_0_irq_handler+0x38>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6600:	2500      	movs	r5, #0
    6602:	f8c3 5118 	str.w	r5, [r3, #280]	; 0x118
    6606:	4629      	mov	r1, r5
    6608:	4620      	mov	r0, r4
    660a:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
    660e:	f002 fe57 	bl	92c0 <set_ss_pin_state>
    p_cb->transfer_in_progress = false;
    6612:	7765      	strb	r5, [r4, #29]
    p_cb->evt.type = NRFX_SPIM_EVENT_DONE;
    6614:	7225      	strb	r5, [r4, #8]
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    6616:	e9d4 3100 	ldrd	r3, r1, [r4]
    661a:	f104 0008 	add.w	r0, r4, #8
    irq_handler(NRF_SPIM0, &m_cb[NRFX_SPIM0_INST_IDX]);
}
    661e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    6622:	4718      	bx	r3
}
    6624:	bd70      	pop	{r4, r5, r6, pc}
    6626:	bf00      	nop
    6628:	40003000 	.word	0x40003000
    662c:	20000bc0 	.word	0x20000bc0

00006630 <nrfx_timer_init>:
static timer_control_block_t m_cb[NRFX_TIMER_ENABLED_COUNT];

nrfx_err_t nrfx_timer_init(nrfx_timer_t const *        p_instance,
                           nrfx_timer_config_t const * p_config,
                           nrfx_timer_event_handler_t  timer_event_handler)
{
    6630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    timer_control_block_t * p_cb = &m_cb[p_instance->instance_id];
    6632:	7907      	ldrb	r7, [r0, #4]
#endif
    NRFX_ASSERT(p_config);

    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    6634:	4e20      	ldr	r6, [pc, #128]	; (66b8 <nrfx_timer_init+0x88>)
{
    6636:	460d      	mov	r5, r1
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    6638:	210c      	movs	r1, #12
    663a:	4379      	muls	r1, r7
{
    663c:	4604      	mov	r4, r0
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    663e:	1870      	adds	r0, r6, r1
    6640:	7a03      	ldrb	r3, [r0, #8]
    6642:	2b00      	cmp	r3, #0
    6644:	d135      	bne.n	66b2 <nrfx_timer_init+0x82>
        return err_code;
    }

    NRFX_ASSERT(NRF_TIMER_IS_BIT_WIDTH_VALID(p_instance->p_reg, p_config->bit_width));

    p_cb->handler = timer_event_handler;
    6646:	5072      	str	r2, [r6, r1]
    p_cb->context = p_config->p_context;
    6648:	686a      	ldr	r2, [r5, #4]
    664a:	6042      	str	r2, [r0, #4]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    664c:	469c      	mov	ip, r3

    uint8_t i;
    for (i = 0; i < p_instance->cc_channel_count; ++i)
    664e:	7961      	ldrb	r1, [r4, #5]
    {
        nrf_timer_event_clear(p_instance->p_reg,
    6650:	6820      	ldr	r0, [r4, #0]
    for (i = 0; i < p_instance->cc_channel_count; ++i)
    6652:	b2da      	uxtb	r2, r3
    6654:	4291      	cmp	r1, r2
    6656:	d824      	bhi.n	66a2 <nrfx_timer_init+0x72>
                              nrf_timer_compare_event_get(i));
    }

    NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
        p_config->interrupt_priority);
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
    6658:	f340 3007 	sbfx	r0, r0, #12, #8
    665c:	f7fc fb26 	bl	2cac <arch_irq_enable>

    nrf_timer_mode_set(p_instance->p_reg, p_config->mode);
    6660:	6821      	ldr	r1, [r4, #0]

NRF_STATIC_INLINE void nrf_timer_mode_set(NRF_TIMER_Type * p_reg,
                                          nrf_timer_mode_t mode)
{
    p_reg->MODE = (p_reg->MODE & ~TIMER_MODE_MODE_Msk) |
                    ((mode << TIMER_MODE_MODE_Pos) & TIMER_MODE_MODE_Msk);
    6662:	786b      	ldrb	r3, [r5, #1]
    p_reg->MODE = (p_reg->MODE & ~TIMER_MODE_MODE_Msk) |
    6664:	f8d1 2504 	ldr.w	r2, [r1, #1284]	; 0x504

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.",
                  __func__,
                  NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    6668:	4814      	ldr	r0, [pc, #80]	; (66bc <nrfx_timer_init+0x8c>)
    666a:	f022 0203 	bic.w	r2, r2, #3
                    ((mode << TIMER_MODE_MODE_Pos) & TIMER_MODE_MODE_Msk);
    666e:	f003 0303 	and.w	r3, r3, #3
    p_reg->MODE = (p_reg->MODE & ~TIMER_MODE_MODE_Msk) |
    6672:	4313      	orrs	r3, r2
    6674:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nrf_timer_bit_width_set(p_instance->p_reg, p_config->bit_width);
    6678:	6821      	ldr	r1, [r4, #0]

NRF_STATIC_INLINE void nrf_timer_bit_width_set(NRF_TIMER_Type *      p_reg,
                                               nrf_timer_bit_width_t bit_width)
{
    p_reg->BITMODE = (p_reg->BITMODE & ~TIMER_BITMODE_BITMODE_Msk) |
                       ((bit_width << TIMER_BITMODE_BITMODE_Pos) &
    667a:	78ab      	ldrb	r3, [r5, #2]
    p_reg->BITMODE = (p_reg->BITMODE & ~TIMER_BITMODE_BITMODE_Msk) |
    667c:	f8d1 2508 	ldr.w	r2, [r1, #1288]	; 0x508
                       ((bit_width << TIMER_BITMODE_BITMODE_Pos) &
    6680:	f003 0303 	and.w	r3, r3, #3
    p_reg->BITMODE = (p_reg->BITMODE & ~TIMER_BITMODE_BITMODE_Msk) |
    6684:	f022 0203 	bic.w	r2, r2, #3
    6688:	4313      	orrs	r3, r2
    668a:	f8c1 3508 	str.w	r3, [r1, #1288]	; 0x508
    nrf_timer_prescaler_set(p_instance->p_reg, (uint32_t)p_config->frequency);
    668e:	6823      	ldr	r3, [r4, #0]
    6690:	782a      	ldrb	r2, [r5, #0]
}

NRF_STATIC_INLINE void nrf_timer_prescaler_set(NRF_TIMER_Type * p_reg, uint32_t prescaler_factor)
{
    NRFX_ASSERT(prescaler_factor <= NRF_TIMER_PRESCALER_MAX);
    p_reg->PRESCALER = prescaler_factor;
    6692:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    6696:	230c      	movs	r3, #12
    6698:	fb03 6607 	mla	r6, r3, r7, r6
    669c:	2301      	movs	r3, #1
    669e:	7233      	strb	r3, [r6, #8]
}
    66a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (nrf_timer_task_t)NRFX_OFFSETOF(NRF_TIMER_Type, TASKS_CAPTURE[channel]);
}

NRF_STATIC_INLINE nrf_timer_event_t nrf_timer_compare_event_get(uint32_t channel)
{
    return (nrf_timer_event_t)NRFX_OFFSETOF(NRF_TIMER_Type, EVENTS_COMPARE[channel]);
    66a2:	0092      	lsls	r2, r2, #2
    66a4:	f502 72a0 	add.w	r2, r2, #320	; 0x140
    66a8:	3301      	adds	r3, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    66aa:	f840 c002 	str.w	ip, [r0, r2]
    66ae:	5882      	ldr	r2, [r0, r2]
    for (i = 0; i < p_instance->cc_channel_count; ++i)
    66b0:	e7cd      	b.n	664e <nrfx_timer_init+0x1e>
        return err_code;
    66b2:	4803      	ldr	r0, [pc, #12]	; (66c0 <nrfx_timer_init+0x90>)
    66b4:	e7f4      	b.n	66a0 <nrfx_timer_init+0x70>
    66b6:	bf00      	nop
    66b8:	20000be0 	.word	0x20000be0
    66bc:	0bad0000 	.word	0x0bad0000
    66c0:	0bad0005 	.word	0x0bad0005

000066c4 <nrfx_timer_disable>:
}

void nrfx_timer_disable(nrfx_timer_t const * p_instance)
{
    NRFX_ASSERT(m_cb[p_instance->instance_id].state != NRFX_DRV_STATE_UNINITIALIZED);
    nrf_timer_task_trigger(p_instance->p_reg, NRF_TIMER_TASK_SHUTDOWN);
    66c4:	6803      	ldr	r3, [r0, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    66c6:	2201      	movs	r2, #1
    66c8:	611a      	str	r2, [r3, #16]
    m_cb[p_instance->instance_id].state = NRFX_DRV_STATE_INITIALIZED;
    66ca:	7901      	ldrb	r1, [r0, #4]
    66cc:	4b02      	ldr	r3, [pc, #8]	; (66d8 <nrfx_timer_disable+0x14>)
    66ce:	200c      	movs	r0, #12
    66d0:	fb00 3301 	mla	r3, r0, r1, r3
    66d4:	721a      	strb	r2, [r3, #8]
    NRFX_LOG_INFO("Disabled instance: %d.", p_instance->instance_id);
}
    66d6:	4770      	bx	lr
    66d8:	20000be0 	.word	0x20000be0

000066dc <nrfx_timer_uninit>:
{
    66dc:	b538      	push	{r3, r4, r5, lr}
    66de:	4604      	mov	r4, r0
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    66e0:	6800      	ldr	r0, [r0, #0]
    NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
    66e2:	f340 3007 	sbfx	r0, r0, #12, #8
    66e6:	f7fc faef 	bl	2cc8 <arch_irq_disable>
    nrf_timer_shorts_disable(p_instance->p_reg, DISABLE_ALL);
    66ea:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS &= ~(mask);
    66ec:	2500      	movs	r5, #0
    66ee:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    66f2:	f8c3 5200 	str.w	r5, [r3, #512]	; 0x200
    nrf_timer_int_disable(p_instance->p_reg, DISABLE_ALL);
    66f6:	6823      	ldr	r3, [r4, #0]
    p_reg->INTENCLR = mask;
    66f8:	f04f 32ff 	mov.w	r2, #4294967295
    66fc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    nrfx_timer_disable(p_instance);
    6700:	4620      	mov	r0, r4
    6702:	f7ff ffdf 	bl	66c4 <nrfx_timer_disable>
    m_cb[p_instance->instance_id].state = NRFX_DRV_STATE_UNINITIALIZED;
    6706:	7922      	ldrb	r2, [r4, #4]
    6708:	4b02      	ldr	r3, [pc, #8]	; (6714 <nrfx_timer_uninit+0x38>)
    670a:	210c      	movs	r1, #12
    670c:	fb01 3302 	mla	r3, r1, r2, r3
    6710:	721d      	strb	r5, [r3, #8]
}
    6712:	bd38      	pop	{r3, r4, r5, pc}
    6714:	20000be0 	.word	0x20000be0

00006718 <nrfx_timer_2_irq_handler>:
}
#endif

#if NRFX_CHECK(NRFX_TIMER2_ENABLED)
void nrfx_timer_2_irq_handler(void)
{
    6718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    671c:	4c0f      	ldr	r4, [pc, #60]	; (675c <nrfx_timer_2_irq_handler+0x44>)
    return p_reg->INTENSET & mask;
    671e:	4f10      	ldr	r7, [pc, #64]	; (6760 <nrfx_timer_2_irq_handler+0x48>)
            if (p_cb->handler)
    6720:	4e10      	ldr	r6, [pc, #64]	; (6764 <nrfx_timer_2_irq_handler+0x4c>)
{
    6722:	2500      	movs	r5, #0
}

NRF_STATIC_INLINE nrf_timer_int_mask_t nrf_timer_compare_int_get(uint32_t channel)
{
    return (nrf_timer_int_mask_t)
    6724:	f44f 3880 	mov.w	r8, #65536	; 0x10000
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6728:	6823      	ldr	r3, [r4, #0]
        if (nrf_timer_event_check(p_reg, event) &&
    672a:	b17b      	cbz	r3, 674c <nrfx_timer_2_irq_handler+0x34>
    return p_reg->INTENSET & mask;
    672c:	f8d7 3304 	ldr.w	r3, [r7, #772]	; 0x304
    return (nrf_timer_int_mask_t)
    6730:	fa08 f205 	lsl.w	r2, r8, r5
    6734:	421a      	tst	r2, r3
    6736:	d009      	beq.n	674c <nrfx_timer_2_irq_handler+0x34>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6738:	2300      	movs	r3, #0
    673a:	6023      	str	r3, [r4, #0]
    673c:	6823      	ldr	r3, [r4, #0]
            if (p_cb->handler)
    673e:	6833      	ldr	r3, [r6, #0]
    6740:	b123      	cbz	r3, 674c <nrfx_timer_2_irq_handler+0x34>
                p_cb->handler(event, p_cb->context);
    6742:	f504 40c0 	add.w	r0, r4, #24576	; 0x6000
    6746:	6871      	ldr	r1, [r6, #4]
    6748:	b280      	uxth	r0, r0
    674a:	4798      	blx	r3
    for (i = 0; i < channel_count; ++i)
    674c:	3501      	adds	r5, #1
    674e:	2d04      	cmp	r5, #4
    6750:	f104 0404 	add.w	r4, r4, #4
    6754:	d1e8      	bne.n	6728 <nrfx_timer_2_irq_handler+0x10>
    irq_handler(NRF_TIMER2, &m_cb[NRFX_TIMER2_INST_IDX],
        NRF_TIMER_CC_CHANNEL_COUNT(2));
}
    6756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    675a:	bf00      	nop
    675c:	4000a140 	.word	0x4000a140
    6760:	4000a000 	.word	0x4000a000
    6764:	20000be0 	.word	0x20000be0

00006768 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    6768:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    676a:	4c11      	ldr	r4, [pc, #68]	; (67b0 <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    676c:	4a11      	ldr	r2, [pc, #68]	; (67b4 <_DoInit+0x4c>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    676e:	4912      	ldr	r1, [pc, #72]	; (67b8 <_DoInit+0x50>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    6770:	2303      	movs	r3, #3
    6772:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    6774:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    6776:	4b11      	ldr	r3, [pc, #68]	; (67bc <_DoInit+0x54>)
  p->aUp[0].sName         = "Terminal";
    6778:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    677a:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    677c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    6780:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    6782:	2300      	movs	r3, #0
    6784:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    6786:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    6788:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    678a:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    678c:	4a0c      	ldr	r2, [pc, #48]	; (67c0 <_DoInit+0x58>)
    678e:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    6790:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    6792:	2210      	movs	r2, #16
    6794:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    6796:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    6798:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    679a:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    679c:	f002 fa56 	bl	8c4c <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    67a0:	4908      	ldr	r1, [pc, #32]	; (67c4 <_DoInit+0x5c>)
    67a2:	4620      	mov	r0, r4
    67a4:	f002 fa52 	bl	8c4c <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    67a8:	2320      	movs	r3, #32
    67aa:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    67ac:	bd10      	pop	{r4, pc}
    67ae:	bf00      	nop
    67b0:	20000bec 	.word	0x20000bec
    67b4:	0000aa8d 	.word	0x0000aa8d
    67b8:	0000aa96 	.word	0x0000aa96
    67bc:	20000fec 	.word	0x20000fec
    67c0:	20000fdc 	.word	0x20000fdc
    67c4:	0000aa9a 	.word	0x0000aa9a

000067c8 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    67c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    67cc:	4f21      	ldr	r7, [pc, #132]	; (6854 <SEGGER_RTT_WriteSkipNoLock+0x8c>)
    67ce:	f04f 0b18 	mov.w	fp, #24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    67d2:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
    67d4:	fb0b 7200 	mla	r2, fp, r0, r7
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    67d8:	4606      	mov	r6, r0
  RdOff = pRing->RdOff;
    67da:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    67dc:	6a55      	ldr	r5, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    67de:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    67e0:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    67e2:	d831      	bhi.n	6848 <SEGGER_RTT_WriteSkipNoLock+0x80>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    67e4:	f8d2 a020 	ldr.w	sl, [r2, #32]
    67e8:	ebaa 0905 	sub.w	r9, sl, r5
    67ec:	f109 32ff 	add.w	r2, r9, #4294967295
    if (Avail >= NumBytes) {                            // Case 1)?
    67f0:	4294      	cmp	r4, r2
    67f2:	d811      	bhi.n	6818 <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    67f4:	2318      	movs	r3, #24
    67f6:	fb06 3303 	mla	r3, r6, r3, r3
    67fa:	443b      	add	r3, r7
      memcpy((void*)pDst, pData, NumBytes);
    67fc:	4622      	mov	r2, r4
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    67fe:	6858      	ldr	r0, [r3, #4]
      memcpy((void*)pDst, pData, NumBytes);
    6800:	4641      	mov	r1, r8
    6802:	4428      	add	r0, r5
    6804:	f002 fa3c 	bl	8c80 <memcpy>
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
    6808:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
    680a:	2318      	movs	r3, #24
    680c:	fb03 7306 	mla	r3, r3, r6, r7
      return 1;
    6810:	2001      	movs	r0, #1
      pRing->WrOff = NumBytes;
    6812:	625c      	str	r4, [r3, #36]	; 0x24
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
    6814:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
    6818:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    681a:	429c      	cmp	r4, r3
    681c:	d818      	bhi.n	6850 <SEGGER_RTT_WriteSkipNoLock+0x88>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    681e:	fb00 bb0b 	mla	fp, r0, fp, fp
    6822:	44bb      	add	fp, r7
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    6824:	464a      	mov	r2, r9
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    6826:	f8db 0004 	ldr.w	r0, [fp, #4]
    682a:	442c      	add	r4, r5
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    682c:	4428      	add	r0, r5
    682e:	f002 fa27 	bl	8c80 <memcpy>
      if (NumBytes) {
    6832:	ebb4 040a 	subs.w	r4, r4, sl
    6836:	d0e8      	beq.n	680a <SEGGER_RTT_WriteSkipNoLock+0x42>
        memcpy((void*)pDst, pData + Rem, NumBytes);
    6838:	f8db 0004 	ldr.w	r0, [fp, #4]
    683c:	4622      	mov	r2, r4
    683e:	eb08 0109 	add.w	r1, r8, r9
    6842:	f002 fa1d 	bl	8c80 <memcpy>
      return 1;
    6846:	e7e0      	b.n	680a <SEGGER_RTT_WriteSkipNoLock+0x42>
    Avail = RdOff - WrOff - 1u;
    6848:	3b01      	subs	r3, #1
    684a:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    684c:	42a3      	cmp	r3, r4
    684e:	d2d1      	bcs.n	67f4 <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
    6850:	2000      	movs	r0, #0
    6852:	e7df      	b.n	6814 <SEGGER_RTT_WriteSkipNoLock+0x4c>
    6854:	20000bec 	.word	0x20000bec

00006858 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    6858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
    685a:	4b14      	ldr	r3, [pc, #80]	; (68ac <SEGGER_RTT_WriteNoLock+0x54>)
    685c:	2718      	movs	r7, #24
    685e:	fb00 7507 	mla	r5, r0, r7, r7
    6862:	441d      	add	r5, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    6864:	fb07 3300 	mla	r3, r7, r0, r3
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    6868:	460e      	mov	r6, r1
  switch (pRing->Flags) {
    686a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    686c:	2b01      	cmp	r3, #1
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    686e:	4614      	mov	r4, r2
  switch (pRing->Flags) {
    6870:	d00a      	beq.n	6888 <SEGGER_RTT_WriteNoLock+0x30>
    6872:	2b02      	cmp	r3, #2
    6874:	d014      	beq.n	68a0 <SEGGER_RTT_WriteNoLock+0x48>
    6876:	b923      	cbnz	r3, 6882 <SEGGER_RTT_WriteNoLock+0x2a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
    6878:	4628      	mov	r0, r5
    687a:	f002 fd2d 	bl	92d8 <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
    687e:	4284      	cmp	r4, r0
    6880:	d908      	bls.n	6894 <SEGGER_RTT_WriteNoLock+0x3c>
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    break;
  default:
    Status = 0u;
    6882:	2400      	movs	r4, #0
  }
  //
  // Finish up.
  //
  return Status;
}
    6884:	4620      	mov	r0, r4
    6886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
    6888:	4628      	mov	r0, r5
    688a:	f002 fd25 	bl	92d8 <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
    688e:	4284      	cmp	r4, r0
    6890:	bf28      	it	cs
    6892:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
    6894:	4622      	mov	r2, r4
    6896:	4631      	mov	r1, r6
    6898:	4628      	mov	r0, r5
    689a:	f002 fd26 	bl	92ea <_WriteNoCheck>
    break;
    689e:	e7f1      	b.n	6884 <SEGGER_RTT_WriteNoLock+0x2c>
    Status = _WriteBlocking(pRing, pData, NumBytes);
    68a0:	4628      	mov	r0, r5
}
    68a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
    68a6:	f002 bd3b 	b.w	9320 <_WriteBlocking>
    68aa:	bf00      	nop
    68ac:	20000bec 	.word	0x20000bec

000068b0 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    68b0:	4b03      	ldr	r3, [pc, #12]	; (68c0 <SEGGER_RTT_HasDataUp+0x10>)
    68b2:	2218      	movs	r2, #24
    68b4:	fb02 3300 	mla	r3, r2, r0, r3
    68b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
    68ba:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
    68bc:	1a80      	subs	r0, r0, r2
    68be:	4770      	bx	lr
    68c0:	20000bec 	.word	0x20000bec

000068c4 <zephyr_rtt_mutex_lock>:
	return z_impl_k_mutex_lock(mutex, timeout);
    68c4:	4803      	ldr	r0, [pc, #12]	; (68d4 <zephyr_rtt_mutex_lock+0x10>)
    68c6:	f04f 32ff 	mov.w	r2, #4294967295
    68ca:	f04f 33ff 	mov.w	r3, #4294967295
    68ce:	f000 ba8d 	b.w	6dec <z_impl_k_mutex_lock>
    68d2:	bf00      	nop
    68d4:	20000214 	.word	0x20000214

000068d8 <zephyr_rtt_mutex_unlock>:
	return z_impl_k_mutex_unlock(mutex);
    68d8:	4801      	ldr	r0, [pc, #4]	; (68e0 <zephyr_rtt_mutex_unlock+0x8>)
    68da:	f000 bb01 	b.w	6ee0 <z_impl_k_mutex_unlock>
    68de:	bf00      	nop
    68e0:	20000214 	.word	0x20000214

000068e4 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    68e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    68e8:	b086      	sub	sp, #24
    68ea:	4605      	mov	r5, r0
    68ec:	af00      	add	r7, sp, #0
    68ee:	460e      	mov	r6, r1
	__asm__ volatile(
    68f0:	f04f 0340 	mov.w	r3, #64	; 0x40
    68f4:	f3ef 8811 	mrs	r8, BASEPRI
    68f8:	f383 8812 	msr	BASEPRI_MAX, r3
    68fc:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    6900:	f000 ffde 	bl	78c0 <z_impl_z_current_get>
    6904:	2d04      	cmp	r5, #4
    6906:	bf96      	itet	ls
    6908:	4b2c      	ldrls	r3, [pc, #176]	; (69bc <z_fatal_error+0xd8>)
    690a:	4b2d      	ldrhi	r3, [pc, #180]	; (69c0 <z_fatal_error+0xdc>)
    690c:	f853 3025 	ldrls.w	r3, [r3, r5, lsl #2]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    6910:	46e9      	mov	r9, sp
    6912:	b08a      	sub	sp, #40	; 0x28
    6914:	4604      	mov	r4, r0
    6916:	466a      	mov	r2, sp
    6918:	492a      	ldr	r1, [pc, #168]	; (69c4 <z_fatal_error+0xe0>)
    691a:	61d3      	str	r3, [r2, #28]
    691c:	f240 3301 	movw	r3, #769	; 0x301
    6920:	8493      	strh	r3, [r2, #36]	; 0x24
    6922:	f04f 0a00 	mov.w	sl, #0
    6926:	4b28      	ldr	r3, [pc, #160]	; (69c8 <z_fatal_error+0xe4>)
    6928:	f8c2 a020 	str.w	sl, [r2, #32]
    692c:	e9c2 1505 	strd	r1, r5, [r2, #20]
    6930:	f842 3f10 	str.w	r3, [r2, #16]!
    6934:	4825      	ldr	r0, [pc, #148]	; (69cc <z_fatal_error+0xe8>)
    6936:	4653      	mov	r3, sl
    6938:	f44f 5131 	mov.w	r1, #11328	; 0x2c40
    693c:	f7fb fcc0 	bl	22c0 <z_impl_z_log_msg_static_create>
    6940:	46cd      	mov	sp, r9
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    6942:	b17e      	cbz	r6, 6964 <z_fatal_error+0x80>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    6944:	69f3      	ldr	r3, [r6, #28]
    6946:	f3c3 0308 	ubfx	r3, r3, #0, #9
    694a:	b15b      	cbz	r3, 6964 <z_fatal_error+0x80>
		LOG_ERR("Fault during interrupt handling\n");
    694c:	4b20      	ldr	r3, [pc, #128]	; (69d0 <z_fatal_error+0xec>)
    694e:	617b      	str	r3, [r7, #20]
    6950:	2302      	movs	r3, #2
    6952:	613b      	str	r3, [r7, #16]
    6954:	481d      	ldr	r0, [pc, #116]	; (69cc <z_fatal_error+0xe8>)
    6956:	4653      	mov	r3, sl
    6958:	f107 0210 	add.w	r2, r7, #16
    695c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6960:	f7fb fcae 	bl	22c0 <z_impl_z_log_msg_static_create>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    6964:	b12c      	cbz	r4, 6972 <z_fatal_error+0x8e>
    6966:	4620      	mov	r0, r4
    6968:	f002 fd63 	bl	9432 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    696c:	b108      	cbz	r0, 6972 <z_fatal_error+0x8e>
    696e:	7803      	ldrb	r3, [r0, #0]
    6970:	b903      	cbnz	r3, 6974 <z_fatal_error+0x90>
		thread_name = "unknown";
    6972:	4818      	ldr	r0, [pc, #96]	; (69d4 <z_fatal_error+0xf0>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    6974:	46e9      	mov	r9, sp
    6976:	b08a      	sub	sp, #40	; 0x28
    6978:	466a      	mov	r2, sp
    697a:	4b17      	ldr	r3, [pc, #92]	; (69d8 <z_fatal_error+0xf4>)
    697c:	61d0      	str	r0, [r2, #28]
    697e:	e9c2 3405 	strd	r3, r4, [r2, #20]
    6982:	f240 3301 	movw	r3, #769	; 0x301
    6986:	8413      	strh	r3, [r2, #32]
    6988:	4b14      	ldr	r3, [pc, #80]	; (69dc <z_fatal_error+0xf8>)
    698a:	f842 3f10 	str.w	r3, [r2, #16]!
    698e:	2300      	movs	r3, #0
    6990:	480e      	ldr	r0, [pc, #56]	; (69cc <z_fatal_error+0xe8>)
    6992:	f44f 5111 	mov.w	r1, #9280	; 0x2440
    6996:	f7fb fc93 	bl	22c0 <z_impl_z_log_msg_static_create>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
    699a:	4631      	mov	r1, r6
    699c:	46cd      	mov	sp, r9
    699e:	4628      	mov	r0, r5
    69a0:	f7fe f83e 	bl	4a20 <k_sys_fatal_error_handler>
	__asm__ volatile(
    69a4:	f388 8811 	msr	BASEPRI, r8
    69a8:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    69ac:	4620      	mov	r0, r4
    69ae:	f7fc fe0d 	bl	35cc <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    69b2:	3718      	adds	r7, #24
    69b4:	46bd      	mov	sp, r7
    69b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    69ba:	bf00      	nop
    69bc:	00009f98 	.word	0x00009f98
    69c0:	0000aaa1 	.word	0x0000aaa1
    69c4:	0000aab7 	.word	0x0000aab7
    69c8:	01000005 	.word	0x01000005
    69cc:	00009d78 	.word	0x00009d78
    69d0:	0000aadf 	.word	0x0000aadf
    69d4:	0000aaaf 	.word	0x0000aaaf
    69d8:	0000ab00 	.word	0x0000ab00
    69dc:	01000004 	.word	0x01000004

000069e0 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    69e0:	4b10      	ldr	r3, [pc, #64]	; (6a24 <z_sys_init_run_level+0x44>)
{
    69e2:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    69e4:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    69e8:	3001      	adds	r0, #1
    69ea:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    69ee:	42a6      	cmp	r6, r4
    69f0:	d800      	bhi.n	69f4 <z_sys_init_run_level+0x14>
			}
		} else {
			(void)entry->init_fn.sys();
		}
	}
}
    69f2:	bd70      	pop	{r4, r5, r6, pc}
			int rc = entry->init_fn.dev(dev);
    69f4:	e9d4 3500 	ldrd	r3, r5, [r4]
		if (dev != NULL) {
    69f8:	b18d      	cbz	r5, 6a1e <z_sys_init_run_level+0x3e>
			int rc = entry->init_fn.dev(dev);
    69fa:	4628      	mov	r0, r5
    69fc:	4798      	blx	r3
			if (rc != 0) {
    69fe:	b138      	cbz	r0, 6a10 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    6a00:	2800      	cmp	r0, #0
    6a02:	bfb8      	it	lt
    6a04:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    6a06:	68eb      	ldr	r3, [r5, #12]
				if (rc > UINT8_MAX) {
    6a08:	28ff      	cmp	r0, #255	; 0xff
    6a0a:	bfa8      	it	ge
    6a0c:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    6a0e:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    6a10:	68ea      	ldr	r2, [r5, #12]
    6a12:	7853      	ldrb	r3, [r2, #1]
    6a14:	f043 0301 	orr.w	r3, r3, #1
    6a18:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    6a1a:	3408      	adds	r4, #8
    6a1c:	e7e7      	b.n	69ee <z_sys_init_run_level+0xe>
			(void)entry->init_fn.sys();
    6a1e:	4798      	blx	r3
    6a20:	e7fb      	b.n	6a1a <z_sys_init_run_level+0x3a>
    6a22:	bf00      	nop
    6a24:	00009fac 	.word	0x00009fac

00006a28 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    6a28:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    6a2a:	4b0a      	ldr	r3, [pc, #40]	; (6a54 <bg_thread_main+0x2c>)
    6a2c:	2201      	movs	r2, #1

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    6a2e:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
    6a30:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
    6a32:	f7ff ffd5 	bl	69e0 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    6a36:	f001 f9ff 	bl	7e38 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
    6a3a:	2004      	movs	r0, #4
    6a3c:	f7ff ffd0 	bl	69e0 <z_sys_init_run_level>

	z_init_static_threads();
    6a40:	f000 f95c 	bl	6cfc <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern int main(void);

	(void)main();
    6a44:	f7f9 fe76 	bl	734 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    6a48:	4a03      	ldr	r2, [pc, #12]	; (6a58 <bg_thread_main+0x30>)
    6a4a:	7b13      	ldrb	r3, [r2, #12]
    6a4c:	f023 0301 	bic.w	r3, r3, #1
    6a50:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    6a52:	bd08      	pop	{r3, pc}
    6a54:	200013ec 	.word	0x200013ec
    6a58:	20000838 	.word	0x20000838

00006a5c <z_bss_zero>:
{
    6a5c:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    6a5e:	4803      	ldr	r0, [pc, #12]	; (6a6c <z_bss_zero+0x10>)
    6a60:	4a03      	ldr	r2, [pc, #12]	; (6a70 <z_bss_zero+0x14>)
    6a62:	2100      	movs	r1, #0
    6a64:	1a12      	subs	r2, r2, r0
    6a66:	f002 fc98 	bl	939a <z_early_memset>
}
    6a6a:	bd08      	pop	{r3, pc}
    6a6c:	20000258 	.word	0x20000258
    6a70:	200013f0 	.word	0x200013f0

00006a74 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    6a74:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    6a76:	2300      	movs	r3, #0
{
    6a78:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    6a7a:	2201      	movs	r2, #1
    6a7c:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    6a80:	4e13      	ldr	r6, [pc, #76]	; (6ad0 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    6a82:	4d14      	ldr	r5, [pc, #80]	; (6ad4 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    6a84:	9301      	str	r3, [sp, #4]
    6a86:	220f      	movs	r2, #15
    6a88:	e9cd 3202 	strd	r3, r2, [sp, #8]
    6a8c:	4912      	ldr	r1, [pc, #72]	; (6ad8 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    6a8e:	2314      	movs	r3, #20
    6a90:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    6a94:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    6a98:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    6a9a:	f44f 70a0 	mov.w	r0, #320	; 0x140
    6a9e:	fb00 1104 	mla	r1, r0, r4, r1
    6aa2:	4b0e      	ldr	r3, [pc, #56]	; (6adc <z_init_cpu+0x68>)
    6aa4:	9500      	str	r5, [sp, #0]
    6aa6:	f44f 7280 	mov.w	r2, #256	; 0x100
    6aaa:	4630      	mov	r0, r6
    6aac:	f000 f8c8 	bl	6c40 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    6ab0:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    6ab2:	4a0b      	ldr	r2, [pc, #44]	; (6ae0 <z_init_cpu+0x6c>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    6ab4:	60ee      	str	r6, [r5, #12]
    6ab6:	f023 0304 	bic.w	r3, r3, #4
    6aba:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    6abc:	f44f 6304 	mov.w	r3, #2112	; 0x840
    6ac0:	fb04 3303 	mla	r3, r4, r3, r3
    6ac4:	4413      	add	r3, r2
	_kernel.cpus[id].id = id;
    6ac6:	742c      	strb	r4, [r5, #16]
	_kernel.cpus[id].irq_stack =
    6ac8:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    6aca:	b006      	add	sp, #24
    6acc:	bd70      	pop	{r4, r5, r6, pc}
    6ace:	bf00      	nop
    6ad0:	200007b8 	.word	0x200007b8
    6ad4:	20000c94 	.word	0x20000c94
    6ad8:	200023c0 	.word	0x200023c0
    6adc:	00006db5 	.word	0x00006db5
    6ae0:	20001b80 	.word	0x20001b80

00006ae4 <z_cstart>:
 * @return Does not return
 */
__boot_func
FUNC_NO_STACK_PROTECTOR
FUNC_NORETURN void z_cstart(void)
{
    6ae4:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    6ae6:	2000      	movs	r0, #0
{
    6ae8:	b0a6      	sub	sp, #152	; 0x98
	z_sys_init_run_level(INIT_LEVEL_EARLY);
    6aea:	f7ff ff79 	bl	69e0 <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    6aee:	4b2d      	ldr	r3, [pc, #180]	; (6ba4 <z_cstart+0xc0>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    6af0:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    6af4:	4d2c      	ldr	r5, [pc, #176]	; (6ba8 <z_cstart+0xc4>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
    6af6:	4e2d      	ldr	r6, [pc, #180]	; (6bac <z_cstart+0xc8>)
    6af8:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    6afa:	4f2d      	ldr	r7, [pc, #180]	; (6bb0 <z_cstart+0xcc>)
    6afc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    6b00:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    6b02:	23e0      	movs	r3, #224	; 0xe0
    6b04:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    6b08:	2400      	movs	r4, #0
    6b0a:	2320      	movs	r3, #32
    6b0c:	77eb      	strb	r3, [r5, #31]
    6b0e:	762c      	strb	r4, [r5, #24]
    6b10:	766c      	strb	r4, [r5, #25]
    6b12:	76ac      	strb	r4, [r5, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    6b14:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    6b16:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    6b1a:	626b      	str	r3, [r5, #36]	; 0x24
    6b1c:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    6b20:	f7fc fcc8 	bl	34b4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    6b24:	f7fc f83c 	bl	2ba0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    6b28:	f04f 33ff 	mov.w	r3, #4294967295
    6b2c:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    6b2e:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    6b30:	f7fc fe1c 	bl	376c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    6b34:	f7fc fd60 	bl	35f8 <z_arm_configure_static_mpu_regions>

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    6b38:	f7fb fa4e 	bl	1fd8 <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
    6b3c:	f240 1301 	movw	r3, #257	; 0x101
    6b40:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    6b44:	ab06      	add	r3, sp, #24
    6b46:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    6b48:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	dummy_thread->resource_pool = NULL;
    6b4c:	9423      	str	r4, [sp, #140]	; 0x8c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    6b4e:	f002 fc18 	bl	9382 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
    6b52:	2001      	movs	r0, #1
    6b54:	f7ff ff44 	bl	69e0 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    6b58:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
    6b5a:	4d16      	ldr	r5, [pc, #88]	; (6bb4 <z_cstart+0xd0>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
    6b5c:	f7ff ff40 	bl	69e0 <z_sys_init_run_level>
	z_sched_init();
    6b60:	f000 fe0a 	bl	7778 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    6b64:	4b14      	ldr	r3, [pc, #80]	; (6bb8 <z_cstart+0xd4>)
	_kernel.ready_q.cache = &z_main_thread;
    6b66:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    6b68:	9305      	str	r3, [sp, #20]
    6b6a:	2301      	movs	r3, #1
    6b6c:	4913      	ldr	r1, [pc, #76]	; (6bbc <z_cstart+0xd8>)
    6b6e:	9400      	str	r4, [sp, #0]
    6b70:	e9cd 4303 	strd	r4, r3, [sp, #12]
    6b74:	f44f 6280 	mov.w	r2, #1024	; 0x400
    6b78:	463b      	mov	r3, r7
    6b7a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    6b7e:	4628      	mov	r0, r5
    6b80:	f000 f85e 	bl	6c40 <z_setup_new_thread>
    6b84:	7b6a      	ldrb	r2, [r5, #13]
    6b86:	4606      	mov	r6, r0
    6b88:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    6b8c:	4628      	mov	r0, r5
    6b8e:	736a      	strb	r2, [r5, #13]
    6b90:	f002 fd67 	bl	9662 <z_ready_thread>
	z_init_cpu(0);
    6b94:	4620      	mov	r0, r4
    6b96:	f7ff ff6d 	bl	6a74 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    6b9a:	463a      	mov	r2, r7
    6b9c:	4631      	mov	r1, r6
    6b9e:	4628      	mov	r0, r5
    6ba0:	f7fc f97c 	bl	2e9c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    6ba4:	200023c0 	.word	0x200023c0
    6ba8:	e000ed00 	.word	0xe000ed00
    6bac:	20000c94 	.word	0x20000c94
    6bb0:	00006a29 	.word	0x00006a29
    6bb4:	20000838 	.word	0x20000838
    6bb8:	00009fc9 	.word	0x00009fc9
    6bbc:	20002500 	.word	0x20002500

00006bc0 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(void)
{
    6bc0:	b538      	push	{r3, r4, r5, lr}
	int rc = 0;

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    6bc2:	4c06      	ldr	r4, [pc, #24]	; (6bdc <init_mem_slab_module+0x1c>)
    6bc4:	4d06      	ldr	r5, [pc, #24]	; (6be0 <init_mem_slab_module+0x20>)
	int rc = 0;
    6bc6:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    6bc8:	42ac      	cmp	r4, r5
    6bca:	d300      	bcc.n	6bce <init_mem_slab_module+0xe>
		z_object_init(slab);
	}

out:
	return rc;
}
    6bcc:	bd38      	pop	{r3, r4, r5, pc}
		rc = create_free_list(slab);
    6bce:	4620      	mov	r0, r4
    6bd0:	f002 fbe7 	bl	93a2 <create_free_list>
		if (rc < 0) {
    6bd4:	2800      	cmp	r0, #0
    6bd6:	dbf9      	blt.n	6bcc <init_mem_slab_module+0xc>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    6bd8:	341c      	adds	r4, #28
    6bda:	e7f5      	b.n	6bc8 <init_mem_slab_module+0x8>
    6bdc:	200001f8 	.word	0x200001f8
    6be0:	20000214 	.word	0x20000214

00006be4 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    6be4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    6be6:	460c      	mov	r4, r1
	__asm__ volatile(
    6be8:	f04f 0540 	mov.w	r5, #64	; 0x40
    6bec:	f3ef 8111 	mrs	r1, BASEPRI
    6bf0:	f385 8812 	msr	BASEPRI_MAX, r5
    6bf4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    6bf8:	6945      	ldr	r5, [r0, #20]
    6bfa:	b15d      	cbz	r5, 6c14 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    6bfc:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    6bfe:	682b      	ldr	r3, [r5, #0]
    6c00:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    6c02:	6983      	ldr	r3, [r0, #24]
    6c04:	3301      	adds	r3, #1
    6c06:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    6c08:	2000      	movs	r0, #0
	__asm__ volatile(
    6c0a:	f381 8811 	msr	BASEPRI, r1
    6c0e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    6c12:	e011      	b.n	6c38 <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    6c14:	ea52 0603 	orrs.w	r6, r2, r3
    6c18:	d103      	bne.n	6c22 <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    6c1a:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    6c1c:	f06f 000b 	mvn.w	r0, #11
    6c20:	e7f3      	b.n	6c0a <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    6c22:	e9cd 2300 	strd	r2, r3, [sp]
    6c26:	4602      	mov	r2, r0
    6c28:	3008      	adds	r0, #8
    6c2a:	f000 fcaf 	bl	758c <z_pend_curr>
		if (result == 0) {
    6c2e:	b918      	cbnz	r0, 6c38 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    6c30:	4b02      	ldr	r3, [pc, #8]	; (6c3c <k_mem_slab_alloc+0x58>)
    6c32:	689b      	ldr	r3, [r3, #8]
    6c34:	695b      	ldr	r3, [r3, #20]
    6c36:	6023      	str	r3, [r4, #0]
}
    6c38:	b002      	add	sp, #8
    6c3a:	bd70      	pop	{r4, r5, r6, pc}
    6c3c:	20000c94 	.word	0x20000c94

00006c40 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    6c40:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    6c44:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    6c46:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    6c48:	2604      	movs	r6, #4
    6c4a:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    6c4c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    6c4e:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    6c50:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    6c54:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6c56:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    6c58:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6c5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    6c5e:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6c60:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    6c64:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    6c66:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    6c6a:	e9c0 761a 	strd	r7, r6, [r0, #104]	; 0x68
	thread_base->pended_on = NULL;
    6c6e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    6c70:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    6c72:	6705      	str	r5, [r0, #112]	; 0x70
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6c74:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6c78:	9202      	str	r2, [sp, #8]
    6c7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6c7c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    6c7e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6c80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6c82:	9200      	str	r2, [sp, #0]
    6c84:	4642      	mov	r2, r8
{
    6c86:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6c88:	f7fc f8d6 	bl	2e38 <arch_new_thread>
	if (!_current) {
    6c8c:	4b04      	ldr	r3, [pc, #16]	; (6ca0 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    6c8e:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    6c90:	689b      	ldr	r3, [r3, #8]
    6c92:	b103      	cbz	r3, 6c96 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    6c94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	return stack_ptr;
    6c96:	6763      	str	r3, [r4, #116]	; 0x74
}
    6c98:	4640      	mov	r0, r8
    6c9a:	b004      	add	sp, #16
    6c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6ca0:	20000c94 	.word	0x20000c94

00006ca4 <z_impl_k_thread_create>:
{
    6ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ca6:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    6ca8:	2500      	movs	r5, #0
    6caa:	9505      	str	r5, [sp, #20]
    6cac:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6cae:	9504      	str	r5, [sp, #16]
    6cb0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6cb2:	9503      	str	r5, [sp, #12]
    6cb4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    6cb6:	9502      	str	r5, [sp, #8]
{
    6cb8:	e9dd 7612 	ldrd	r7, r6, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    6cbc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6cbe:	9501      	str	r5, [sp, #4]
    6cc0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6cc2:	9500      	str	r5, [sp, #0]
{
    6cc4:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    6cc6:	f7ff ffbb 	bl	6c40 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    6cca:	f1b6 3fff 	cmp.w	r6, #4294967295
    6cce:	bf08      	it	eq
    6cd0:	f1b7 3fff 	cmpeq.w	r7, #4294967295
    6cd4:	d005      	beq.n	6ce2 <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    6cd6:	ea56 0307 	orrs.w	r3, r6, r7
    6cda:	d105      	bne.n	6ce8 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    6cdc:	4620      	mov	r0, r4
    6cde:	f000 fccb 	bl	7678 <z_sched_start>
}
    6ce2:	4620      	mov	r0, r4
    6ce4:	b007      	add	sp, #28
    6ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    6ce8:	4903      	ldr	r1, [pc, #12]	; (6cf8 <z_impl_k_thread_create+0x54>)
    6cea:	463a      	mov	r2, r7
    6cec:	4633      	mov	r3, r6
    6cee:	f104 0018 	add.w	r0, r4, #24
    6cf2:	f000 febd 	bl	7a70 <z_add_timeout>
    6cf6:	e7f4      	b.n	6ce2 <z_impl_k_thread_create+0x3e>
    6cf8:	000096eb 	.word	0x000096eb

00006cfc <z_init_static_threads>:
{
    6cfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6d00:	4c29      	ldr	r4, [pc, #164]	; (6da8 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    6d02:	4d2a      	ldr	r5, [pc, #168]	; (6dac <z_init_static_threads+0xb0>)
{
    6d04:	b087      	sub	sp, #28
    6d06:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    6d08:	42ae      	cmp	r6, r5
    6d0a:	f104 042c 	add.w	r4, r4, #44	; 0x2c
    6d0e:	d30f      	bcc.n	6d30 <z_init_static_threads+0x34>
	k_sched_lock();
    6d10:	f000 fd02 	bl	7718 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    6d14:	4c24      	ldr	r4, [pc, #144]	; (6da8 <z_init_static_threads+0xac>)
    6d16:	f8df 9098 	ldr.w	r9, [pc, #152]	; 6db0 <z_init_static_threads+0xb4>
    6d1a:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    6d1e:	f240 37e7 	movw	r7, #999	; 0x3e7
    6d22:	42ac      	cmp	r4, r5
    6d24:	d320      	bcc.n	6d68 <z_init_static_threads+0x6c>
}
    6d26:	b007      	add	sp, #28
    6d28:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    6d2c:	f000 bd08 	b.w	7740 <k_sched_unlock>
		z_setup_new_thread(
    6d30:	f854 3c04 	ldr.w	r3, [r4, #-4]
    6d34:	9305      	str	r3, [sp, #20]
    6d36:	f854 3c0c 	ldr.w	r3, [r4, #-12]
    6d3a:	9304      	str	r3, [sp, #16]
    6d3c:	f854 3c10 	ldr.w	r3, [r4, #-16]
    6d40:	9303      	str	r3, [sp, #12]
    6d42:	f854 3c14 	ldr.w	r3, [r4, #-20]
    6d46:	9302      	str	r3, [sp, #8]
    6d48:	f854 3c18 	ldr.w	r3, [r4, #-24]
    6d4c:	9301      	str	r3, [sp, #4]
    6d4e:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    6d52:	9300      	str	r3, [sp, #0]
    6d54:	e954 2309 	ldrd	r2, r3, [r4, #-36]	; 0x24
    6d58:	e954 010b 	ldrd	r0, r1, [r4, #-44]	; 0x2c
    6d5c:	f7ff ff70 	bl	6c40 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    6d60:	f854 3c2c 	ldr.w	r3, [r4, #-44]
    6d64:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    6d66:	e7ce      	b.n	6d06 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    6d68:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6d6a:	1c5a      	adds	r2, r3, #1
    6d6c:	d00d      	beq.n	6d8a <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    6d6e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    6d72:	2100      	movs	r1, #0
    6d74:	4638      	mov	r0, r7
    6d76:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    6d7a:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    6d7e:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    6d82:	d104      	bne.n	6d8e <z_init_static_threads+0x92>
	z_sched_start(thread);
    6d84:	4640      	mov	r0, r8
    6d86:	f000 fc77 	bl	7678 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    6d8a:	342c      	adds	r4, #44	; 0x2c
    6d8c:	e7c9      	b.n	6d22 <z_init_static_threads+0x26>
    6d8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6d92:	2300      	movs	r3, #0
    6d94:	f7f9 f9a4 	bl	e0 <__aeabi_uldivmod>
    6d98:	4602      	mov	r2, r0
    6d9a:	460b      	mov	r3, r1
    6d9c:	f108 0018 	add.w	r0, r8, #24
    6da0:	4649      	mov	r1, r9
    6da2:	f000 fe65 	bl	7a70 <z_add_timeout>
    6da6:	e7f0      	b.n	6d8a <z_init_static_threads+0x8e>
    6da8:	00009ce4 	.word	0x00009ce4
    6dac:	00009ce4 	.word	0x00009ce4
    6db0:	000096eb 	.word	0x000096eb

00006db4 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    6db4:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    6db6:	4c0b      	ldr	r4, [pc, #44]	; (6de4 <idle+0x30>)
	return !z_sys_post_kernel;
    6db8:	4d0b      	ldr	r5, [pc, #44]	; (6de8 <idle+0x34>)
	__asm__ volatile(
    6dba:	f04f 0240 	mov.w	r2, #64	; 0x40
    6dbe:	f3ef 8311 	mrs	r3, BASEPRI
    6dc2:	f382 8812 	msr	BASEPRI_MAX, r2
    6dc6:	f3bf 8f6f 	isb	sy
    6dca:	f002 fd3c 	bl	9846 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    6dce:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    6dd0:	6160      	str	r0, [r4, #20]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    6dd2:	b913      	cbnz	r3, 6dda <idle+0x26>
	arch_cpu_idle();
    6dd4:	f7fb feea 	bl	2bac <arch_cpu_idle>
}
    6dd8:	e7ef      	b.n	6dba <idle+0x6>
    6dda:	f7fb fe13 	bl	2a04 <pm_system_suspend>
    6dde:	2800      	cmp	r0, #0
    6de0:	d1eb      	bne.n	6dba <idle+0x6>
    6de2:	e7f7      	b.n	6dd4 <idle+0x20>
    6de4:	20000c94 	.word	0x20000c94
    6de8:	200013ec 	.word	0x200013ec

00006dec <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    6dec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    6df0:	4604      	mov	r4, r0
    6df2:	4617      	mov	r7, r2
    6df4:	461e      	mov	r6, r3
    6df6:	f04f 0340 	mov.w	r3, #64	; 0x40
    6dfa:	f3ef 8811 	mrs	r8, BASEPRI
    6dfe:	f383 8812 	msr	BASEPRI_MAX, r3
    6e02:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    6e06:	68c3      	ldr	r3, [r0, #12]
    6e08:	4a33      	ldr	r2, [pc, #204]	; (6ed8 <z_impl_k_mutex_lock+0xec>)
    6e0a:	b17b      	cbz	r3, 6e2c <z_impl_k_mutex_lock+0x40>
    6e0c:	6880      	ldr	r0, [r0, #8]
    6e0e:	6891      	ldr	r1, [r2, #8]
    6e10:	4288      	cmp	r0, r1
    6e12:	d019      	beq.n	6e48 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    6e14:	ea57 0306 	orrs.w	r3, r7, r6
    6e18:	d118      	bne.n	6e4c <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    6e1a:	f388 8811 	msr	BASEPRI, r8
    6e1e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    6e22:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    6e26:	b002      	add	sp, #8
    6e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    6e2c:	6891      	ldr	r1, [r2, #8]
    6e2e:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    6e32:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    6e34:	3301      	adds	r3, #1
    6e36:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    6e38:	6893      	ldr	r3, [r2, #8]
    6e3a:	60a3      	str	r3, [r4, #8]
    6e3c:	f388 8811 	msr	BASEPRI, r8
    6e40:	f3bf 8f6f 	isb	sy
		return 0;
    6e44:	2000      	movs	r0, #0
    6e46:	e7ee      	b.n	6e26 <z_impl_k_mutex_lock+0x3a>
					_current->base.prio :
    6e48:	6921      	ldr	r1, [r4, #16]
    6e4a:	e7f2      	b.n	6e32 <z_impl_k_mutex_lock+0x46>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    6e4c:	f991 100e 	ldrsb.w	r1, [r1, #14]
    6e50:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    6e54:	4299      	cmp	r1, r3
    6e56:	bfa8      	it	ge
    6e58:	4619      	movge	r1, r3
    6e5a:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    6e5e:	4291      	cmp	r1, r2
    6e60:	bfb8      	it	lt
    6e62:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    6e64:	428b      	cmp	r3, r1
    6e66:	dd2e      	ble.n	6ec6 <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    6e68:	f002 faee 	bl	9448 <adjust_owner_prio.isra.0>
    6e6c:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    6e6e:	e9cd 7600 	strd	r7, r6, [sp]
    6e72:	481a      	ldr	r0, [pc, #104]	; (6edc <z_impl_k_mutex_lock+0xf0>)
    6e74:	4622      	mov	r2, r4
    6e76:	4641      	mov	r1, r8
    6e78:	f000 fb88 	bl	758c <z_pend_curr>
	if (got_mutex == 0) {
    6e7c:	2800      	cmp	r0, #0
    6e7e:	d0e1      	beq.n	6e44 <z_impl_k_mutex_lock+0x58>
	__asm__ volatile(
    6e80:	f04f 0340 	mov.w	r3, #64	; 0x40
    6e84:	f3ef 8611 	mrs	r6, BASEPRI
    6e88:	f383 8812 	msr	BASEPRI_MAX, r3
    6e8c:	f3bf 8f6f 	isb	sy
	if (likely(mutex->owner != NULL)) {
    6e90:	68a0      	ldr	r0, [r4, #8]
    6e92:	b1d0      	cbz	r0, 6eca <z_impl_k_mutex_lock+0xde>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    6e94:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    6e96:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6e98:	429c      	cmp	r4, r3
    6e9a:	d00a      	beq.n	6eb2 <z_impl_k_mutex_lock+0xc6>
    6e9c:	b14b      	cbz	r3, 6eb2 <z_impl_k_mutex_lock+0xc6>
    6e9e:	f993 300e 	ldrsb.w	r3, [r3, #14]
    6ea2:	4299      	cmp	r1, r3
    6ea4:	bfa8      	it	ge
    6ea6:	4619      	movge	r1, r3
    6ea8:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    6eac:	4299      	cmp	r1, r3
    6eae:	bfb8      	it	lt
    6eb0:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
    6eb2:	f002 fac9 	bl	9448 <adjust_owner_prio.isra.0>
    6eb6:	b140      	cbz	r0, 6eca <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    6eb8:	4808      	ldr	r0, [pc, #32]	; (6edc <z_impl_k_mutex_lock+0xf0>)
    6eba:	4631      	mov	r1, r6
    6ebc:	f000 fbca 	bl	7654 <z_reschedule>
	return -EAGAIN;
    6ec0:	f06f 000a 	mvn.w	r0, #10
    6ec4:	e7af      	b.n	6e26 <z_impl_k_mutex_lock+0x3a>
	bool resched = false;
    6ec6:	2500      	movs	r5, #0
    6ec8:	e7d1      	b.n	6e6e <z_impl_k_mutex_lock+0x82>
	if (resched) {
    6eca:	2d00      	cmp	r5, #0
    6ecc:	d1f4      	bne.n	6eb8 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    6ece:	f386 8811 	msr	BASEPRI, r6
    6ed2:	f3bf 8f6f 	isb	sy
    6ed6:	e7f3      	b.n	6ec0 <z_impl_k_mutex_lock+0xd4>
    6ed8:	20000c94 	.word	0x20000c94
    6edc:	200013ed 	.word	0x200013ed

00006ee0 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    6ee0:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    6ee2:	6883      	ldr	r3, [r0, #8]
{
    6ee4:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    6ee6:	b36b      	cbz	r3, 6f44 <z_impl_k_mutex_unlock+0x64>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    6ee8:	4a19      	ldr	r2, [pc, #100]	; (6f50 <z_impl_k_mutex_unlock+0x70>)
    6eea:	6892      	ldr	r2, [r2, #8]
    6eec:	4293      	cmp	r3, r2
    6eee:	d12c      	bne.n	6f4a <z_impl_k_mutex_unlock+0x6a>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    6ef0:	68c3      	ldr	r3, [r0, #12]
    6ef2:	2b01      	cmp	r3, #1
    6ef4:	d903      	bls.n	6efe <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
    6ef6:	3b01      	subs	r3, #1
    6ef8:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
    6efa:	2000      	movs	r0, #0
}
    6efc:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    6efe:	f04f 0340 	mov.w	r3, #64	; 0x40
    6f02:	f3ef 8511 	mrs	r5, BASEPRI
    6f06:	f383 8812 	msr	BASEPRI_MAX, r3
    6f0a:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    6f0e:	6901      	ldr	r1, [r0, #16]
    6f10:	6880      	ldr	r0, [r0, #8]
    6f12:	f002 fa99 	bl	9448 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    6f16:	4620      	mov	r0, r4
    6f18:	f002 fc02 	bl	9720 <z_unpend_first_thread>
	mutex->owner = new_owner;
    6f1c:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    6f1e:	b158      	cbz	r0, 6f38 <z_impl_k_mutex_unlock+0x58>
		mutex->owner_orig_prio = new_owner->base.prio;
    6f20:	f990 200e 	ldrsb.w	r2, [r0, #14]
    6f24:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    6f26:	2200      	movs	r2, #0
    6f28:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    6f2a:	f002 fb9a 	bl	9662 <z_ready_thread>
		z_reschedule(&lock, key);
    6f2e:	4809      	ldr	r0, [pc, #36]	; (6f54 <z_impl_k_mutex_unlock+0x74>)
    6f30:	4629      	mov	r1, r5
    6f32:	f000 fb8f 	bl	7654 <z_reschedule>
    6f36:	e7e0      	b.n	6efa <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
    6f38:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    6f3a:	f385 8811 	msr	BASEPRI, r5
    6f3e:	f3bf 8f6f 	isb	sy
    6f42:	e7da      	b.n	6efa <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
    6f44:	f06f 0015 	mvn.w	r0, #21
    6f48:	e7d8      	b.n	6efc <z_impl_k_mutex_unlock+0x1c>
		return -EPERM;
    6f4a:	f04f 30ff 	mov.w	r0, #4294967295
    6f4e:	e7d5      	b.n	6efc <z_impl_k_mutex_unlock+0x1c>
    6f50:	20000c94 	.word	0x20000c94
    6f54:	200013ed 	.word	0x200013ed

00006f58 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
    6f58:	b537      	push	{r0, r1, r2, r4, r5, lr}
    6f5a:	4611      	mov	r1, r2
	__asm__ volatile(
    6f5c:	f04f 0240 	mov.w	r2, #64	; 0x40
    6f60:	f3ef 8511 	mrs	r5, BASEPRI
    6f64:	f382 8812 	msr	BASEPRI_MAX, r2
    6f68:	f3bf 8f6f 	isb	sy
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
    6f6c:	6804      	ldr	r4, [r0, #0]
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
    6f6e:	b19c      	cbz	r4, 6f98 <z_impl_k_queue_get+0x40>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    6f70:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    6f72:	6842      	ldr	r2, [r0, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    6f74:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    6f78:	4294      	cmp	r4, r2
	list->head = node;
    6f7a:	6003      	str	r3, [r0, #0]
	list->tail = node;
    6f7c:	bf08      	it	eq
    6f7e:	6043      	streq	r3, [r0, #4]
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
    6f80:	2101      	movs	r1, #1
    6f82:	4620      	mov	r0, r4
    6f84:	f002 fad5 	bl	9532 <z_queue_node_peek>
    6f88:	4604      	mov	r4, r0
	__asm__ volatile(
    6f8a:	f385 8811 	msr	BASEPRI, r5
    6f8e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
    6f92:	4620      	mov	r0, r4
    6f94:	b003      	add	sp, #12
    6f96:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    6f98:	ea51 0203 	orrs.w	r2, r1, r3
    6f9c:	d0f5      	beq.n	6f8a <z_impl_k_queue_get+0x32>
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    6f9e:	f100 0208 	add.w	r2, r0, #8
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
    6fa2:	e9cd 1300 	strd	r1, r3, [sp]
    6fa6:	4610      	mov	r0, r2
    6fa8:	4629      	mov	r1, r5
    6faa:	f000 faef 	bl	758c <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
    6fae:	2800      	cmp	r0, #0
    6fb0:	d1ef      	bne.n	6f92 <z_impl_k_queue_get+0x3a>
    6fb2:	4b02      	ldr	r3, [pc, #8]	; (6fbc <z_impl_k_queue_get+0x64>)
    6fb4:	689b      	ldr	r3, [r3, #8]
    6fb6:	695c      	ldr	r4, [r3, #20]
    6fb8:	e7eb      	b.n	6f92 <z_impl_k_queue_get+0x3a>
    6fba:	bf00      	nop
    6fbc:	20000c94 	.word	0x20000c94

00006fc0 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    6fc0:	b538      	push	{r3, r4, r5, lr}
    6fc2:	4604      	mov	r4, r0
	__asm__ volatile(
    6fc4:	f04f 0340 	mov.w	r3, #64	; 0x40
    6fc8:	f3ef 8511 	mrs	r5, BASEPRI
    6fcc:	f383 8812 	msr	BASEPRI_MAX, r3
    6fd0:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    6fd4:	f002 fba4 	bl	9720 <z_unpend_first_thread>

	if (thread != NULL) {
    6fd8:	b148      	cbz	r0, 6fee <z_impl_k_sem_give+0x2e>
    6fda:	2200      	movs	r2, #0
    6fdc:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    6fde:	f002 fb40 	bl	9662 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    6fe2:	4629      	mov	r1, r5
    6fe4:	4808      	ldr	r0, [pc, #32]	; (7008 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x8>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    6fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    6fea:	f000 bb33 	b.w	7654 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    6fee:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    6ff2:	429a      	cmp	r2, r3
    6ff4:	bf18      	it	ne
    6ff6:	3301      	addne	r3, #1
    6ff8:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
    6ffa:	2102      	movs	r1, #2
    6ffc:	f104 0010 	add.w	r0, r4, #16
    7000:	f002 fce0 	bl	99c4 <z_handle_obj_poll_events>
}
    7004:	e7ed      	b.n	6fe2 <z_impl_k_sem_give+0x22>
    7006:	bf00      	nop
    7008:	200013ed 	.word	0x200013ed

0000700c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    700c:	b513      	push	{r0, r1, r4, lr}
    700e:	f04f 0440 	mov.w	r4, #64	; 0x40
    7012:	f3ef 8111 	mrs	r1, BASEPRI
    7016:	f384 8812 	msr	BASEPRI_MAX, r4
    701a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    701e:	6884      	ldr	r4, [r0, #8]
    7020:	b144      	cbz	r4, 7034 <z_impl_k_sem_take+0x28>
		sem->count--;
    7022:	3c01      	subs	r4, #1
    7024:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    7026:	f381 8811 	msr	BASEPRI, r1
    702a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    702e:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    7030:	b002      	add	sp, #8
    7032:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    7034:	ea52 0403 	orrs.w	r4, r2, r3
    7038:	d106      	bne.n	7048 <z_impl_k_sem_take+0x3c>
    703a:	f381 8811 	msr	BASEPRI, r1
    703e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    7042:	f06f 000f 	mvn.w	r0, #15
    7046:	e7f3      	b.n	7030 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    7048:	e9cd 2300 	strd	r2, r3, [sp]
    704c:	4602      	mov	r2, r0
    704e:	4802      	ldr	r0, [pc, #8]	; (7058 <z_impl_k_sem_take+0x4c>)
    7050:	f000 fa9c 	bl	758c <z_pend_curr>
	return ret;
    7054:	e7ec      	b.n	7030 <z_impl_k_sem_take+0x24>
    7056:	bf00      	nop
    7058:	200013ed 	.word	0x200013ed

0000705c <z_impl_k_sem_reset>:

void z_impl_k_sem_reset(struct k_sem *sem)
{
    705c:	b570      	push	{r4, r5, r6, lr}
    705e:	4604      	mov	r4, r0
	__asm__ volatile(
    7060:	f04f 0340 	mov.w	r3, #64	; 0x40
    7064:	f3ef 8511 	mrs	r5, BASEPRI
    7068:	f383 8812 	msr	BASEPRI_MAX, r3
    706c:	f3bf 8f6f 	isb	sy
    7070:	f06f 060a 	mvn.w	r6, #10
	struct k_thread *thread;
	k_spinlock_key_t key = k_spin_lock(&lock);

	while (true) {
		thread = z_unpend_first_thread(&sem->wait_q);
    7074:	4620      	mov	r0, r4
    7076:	f002 fb53 	bl	9720 <z_unpend_first_thread>
		if (thread == NULL) {
    707a:	b118      	cbz	r0, 7084 <z_impl_k_sem_reset+0x28>
    707c:	67c6      	str	r6, [r0, #124]	; 0x7c
			break;
		}
		arch_thread_return_value_set(thread, -EAGAIN);
		z_ready_thread(thread);
    707e:	f002 faf0 	bl	9662 <z_ready_thread>
		thread = z_unpend_first_thread(&sem->wait_q);
    7082:	e7f7      	b.n	7074 <z_impl_k_sem_reset+0x18>
	}
	sem->count = 0;
    7084:	60a0      	str	r0, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
    7086:	2102      	movs	r1, #2
    7088:	f104 0010 	add.w	r0, r4, #16
    708c:	f002 fc9a 	bl	99c4 <z_handle_obj_poll_events>

	SYS_PORT_TRACING_OBJ_FUNC(k_sem, reset, sem);

	handle_poll_events(sem);

	z_reschedule(&lock, key);
    7090:	4629      	mov	r1, r5
    7092:	4802      	ldr	r0, [pc, #8]	; (709c <z_impl_k_sem_reset+0x40>)
}
    7094:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_reschedule(&lock, key);
    7098:	f000 badc 	b.w	7654 <z_reschedule>
    709c:	200013ed 	.word	0x200013ed

000070a0 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    70a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return list->head;
    70a4:	4e4a      	ldr	r6, [pc, #296]	; (71d0 <work_queue_main+0x130>)
    70a6:	b085      	sub	sp, #20
    70a8:	4604      	mov	r4, r0
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
					   K_FOREVER, NULL);
    70aa:	f04f 38ff 	mov.w	r8, #4294967295
    70ae:	f04f 39ff 	mov.w	r9, #4294967295
    70b2:	f04f 0340 	mov.w	r3, #64	; 0x40
    70b6:	f3ef 8711 	mrs	r7, BASEPRI
    70ba:	f383 8812 	msr	BASEPRI_MAX, r3
    70be:	f3bf 8f6f 	isb	sy
    70c2:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    70c6:	b98d      	cbnz	r5, 70ec <work_queue_main+0x4c>
		} else if (flag_test_and_clear(&queue->flags,
    70c8:	2102      	movs	r1, #2
    70ca:	f104 0098 	add.w	r0, r4, #152	; 0x98
    70ce:	f002 fa57 	bl	9580 <flag_test_and_clear>
    70d2:	2800      	cmp	r0, #0
    70d4:	d143      	bne.n	715e <work_queue_main+0xbe>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
    70d6:	2300      	movs	r3, #0
    70d8:	e9cd 8900 	strd	r8, r9, [sp]
    70dc:	9302      	str	r3, [sp, #8]
    70de:	f104 0288 	add.w	r2, r4, #136	; 0x88
    70e2:	4639      	mov	r1, r7
    70e4:	483b      	ldr	r0, [pc, #236]	; (71d4 <work_queue_main+0x134>)
    70e6:	f000 fc51 	bl	798c <z_sched_wait>
			continue;
    70ea:	e7e2      	b.n	70b2 <work_queue_main+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    70ec:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
	return node->next;
    70f0:	682b      	ldr	r3, [r5, #0]
	list->head = node;
    70f2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    70f6:	4295      	cmp	r5, r2
	list->tail = node;
    70f8:	bf08      	it	eq
    70fa:	f8c4 3084 	streq.w	r3, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    70fe:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    7102:	f043 0302 	orr.w	r3, r3, #2
    7106:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    710a:	68eb      	ldr	r3, [r5, #12]
    710c:	f023 0304 	bic.w	r3, r3, #4
    7110:	f043 0301 	orr.w	r3, r3, #1
    7114:	60eb      	str	r3, [r5, #12]
			handler = work->handler;
    7116:	686b      	ldr	r3, [r5, #4]
	__asm__ volatile(
    7118:	f387 8811 	msr	BASEPRI, r7
    711c:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
    7120:	4628      	mov	r0, r5
    7122:	4798      	blx	r3
	__asm__ volatile(
    7124:	f04f 0340 	mov.w	r3, #64	; 0x40
    7128:	f3ef 8b11 	mrs	fp, BASEPRI
    712c:	f383 8812 	msr	BASEPRI_MAX, r3
    7130:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
    7134:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    7136:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    7138:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    713c:	d419      	bmi.n	7172 <work_queue_main+0xd2>
	*flagp &= ~BIT(bit);
    713e:	60ea      	str	r2, [r5, #12]
    7140:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    7144:	f023 0302 	bic.w	r3, r3, #2
    7148:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__asm__ volatile(
    714c:	f38b 8811 	msr	BASEPRI, fp
    7150:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    7154:	05db      	lsls	r3, r3, #23
    7156:	d4ac      	bmi.n	70b2 <work_queue_main+0x12>
	z_impl_k_yield();
    7158:	f000 fb16 	bl	7788 <z_impl_k_yield>
}
    715c:	e7a9      	b.n	70b2 <work_queue_main+0x12>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    715e:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    7162:	2200      	movs	r2, #0
    7164:	2101      	movs	r1, #1
    7166:	4628      	mov	r0, r5
    7168:	f002 fb34 	bl	97d4 <z_sched_wake>
    716c:	2800      	cmp	r0, #0
    716e:	d1f8      	bne.n	7162 <work_queue_main+0xc2>
    7170:	e7b1      	b.n	70d6 <work_queue_main+0x36>
	return list->head;
    7172:	6830      	ldr	r0, [r6, #0]
	*flagp &= ~BIT(bit);
    7174:	f023 0303 	bic.w	r3, r3, #3
    7178:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    717a:	2800      	cmp	r0, #0
    717c:	d0e0      	beq.n	7140 <work_queue_main+0xa0>
	return node->next;
    717e:	2700      	movs	r7, #0
    7180:	f8d0 a000 	ldr.w	sl, [r0]
	parent->next = child;
    7184:	463b      	mov	r3, r7
    7186:	2800      	cmp	r0, #0
    7188:	d0da      	beq.n	7140 <work_queue_main+0xa0>
		if (wc->work == work) {
    718a:	6842      	ldr	r2, [r0, #4]
    718c:	4295      	cmp	r5, r2
			sys_slist_remove(&pending_cancels, prev, &wc->node);
    718e:	4601      	mov	r1, r0
		if (wc->work == work) {
    7190:	d10c      	bne.n	71ac <work_queue_main+0x10c>
	return node->next;
    7192:	6801      	ldr	r1, [r0, #0]
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    7194:	b99f      	cbnz	r7, 71be <work_queue_main+0x11e>
    7196:	6872      	ldr	r2, [r6, #4]
	list->head = node;
    7198:	6031      	str	r1, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
    719a:	4282      	cmp	r2, r0
    719c:	d100      	bne.n	71a0 <work_queue_main+0x100>
	list->tail = node;
    719e:	6071      	str	r1, [r6, #4]
	parent->next = child;
    71a0:	f840 3b08 	str.w	r3, [r0], #8
	z_impl_k_sem_give(sem);
    71a4:	f7ff ff0c 	bl	6fc0 <z_impl_k_sem_give>
}
    71a8:	4639      	mov	r1, r7
    71aa:	2300      	movs	r3, #0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    71ac:	f1ba 0f00 	cmp.w	sl, #0
    71b0:	d00b      	beq.n	71ca <work_queue_main+0x12a>
	return node->next;
    71b2:	f8da 2000 	ldr.w	r2, [sl]
    71b6:	4650      	mov	r0, sl
    71b8:	460f      	mov	r7, r1
    71ba:	4692      	mov	sl, r2
    71bc:	e7e3      	b.n	7186 <work_queue_main+0xe6>
	parent->next = child;
    71be:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    71c0:	6872      	ldr	r2, [r6, #4]
    71c2:	4282      	cmp	r2, r0
	list->tail = node;
    71c4:	bf08      	it	eq
    71c6:	6077      	streq	r7, [r6, #4]
}
    71c8:	e7ea      	b.n	71a0 <work_queue_main+0x100>
    71ca:	4652      	mov	r2, sl
    71cc:	e7f3      	b.n	71b6 <work_queue_main+0x116>
    71ce:	bf00      	nop
    71d0:	20000cb8 	.word	0x20000cb8
    71d4:	200013ed 	.word	0x200013ed

000071d8 <submit_to_queue_locked>:
{
    71d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
    71da:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    71dc:	079a      	lsls	r2, r3, #30
{
    71de:	4604      	mov	r4, r0
    71e0:	460f      	mov	r7, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    71e2:	f3c3 0640 	ubfx	r6, r3, #1, #1
    71e6:	d42c      	bmi.n	7242 <submit_to_queue_locked+0x6a>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    71e8:	075b      	lsls	r3, r3, #29
    71ea:	d41a      	bmi.n	7222 <submit_to_queue_locked+0x4a>
		if (*queuep == NULL) {
    71ec:	680b      	ldr	r3, [r1, #0]
    71ee:	b90b      	cbnz	r3, 71f4 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    71f0:	6883      	ldr	r3, [r0, #8]
    71f2:	600b      	str	r3, [r1, #0]
	return (*flagp & BIT(bit)) != 0U;
    71f4:	68e3      	ldr	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    71f6:	07dd      	lsls	r5, r3, #31
			*queuep = work->queue;
    71f8:	bf44      	itt	mi
    71fa:	68a3      	ldrmi	r3, [r4, #8]
    71fc:	603b      	strmi	r3, [r7, #0]
		int rc = queue_submit_locked(*queuep, work);
    71fe:	683d      	ldr	r5, [r7, #0]
			ret = 2;
    7200:	bf4c      	ite	mi
    7202:	2602      	movmi	r6, #2
		ret = 1;
    7204:	2601      	movpl	r6, #1
	if (queue == NULL) {
    7206:	2d00      	cmp	r5, #0
    7208:	d03a      	beq.n	7280 <submit_to_queue_locked+0xa8>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    720a:	4b1f      	ldr	r3, [pc, #124]	; (7288 <submit_to_queue_locked+0xb0>)
    720c:	689b      	ldr	r3, [r3, #8]
    720e:	42ab      	cmp	r3, r5
    7210:	d00a      	beq.n	7228 <submit_to_queue_locked+0x50>
	return (*flagp & BIT(bit)) != 0U;
    7212:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7216:	07d8      	lsls	r0, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    7218:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    721c:	d414      	bmi.n	7248 <submit_to_queue_locked+0x70>
		ret = -EBUSY;
    721e:	f06f 0612 	mvn.w	r6, #18
		*queuep = NULL;
    7222:	2300      	movs	r3, #0
    7224:	603b      	str	r3, [r7, #0]
	return ret;
    7226:	e025      	b.n	7274 <submit_to_queue_locked+0x9c>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    7228:	f002 f8fa 	bl	9420 <k_is_in_isr>
    722c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    7230:	2800      	cmp	r0, #0
    7232:	d1f0      	bne.n	7216 <submit_to_queue_locked+0x3e>
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    7234:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    7236:	f3c3 02c0 	ubfx	r2, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    723a:	d5f0      	bpl.n	721e <submit_to_queue_locked+0x46>
	} else if (plugged && !draining) {
    723c:	b152      	cbz	r2, 7254 <submit_to_queue_locked+0x7c>
    723e:	075b      	lsls	r3, r3, #29
    7240:	d408      	bmi.n	7254 <submit_to_queue_locked+0x7c>
		ret = -EBUSY;
    7242:	f06f 060f 	mvn.w	r6, #15
    7246:	e7ec      	b.n	7222 <submit_to_queue_locked+0x4a>
	} else if (draining && !chained) {
    7248:	2a00      	cmp	r2, #0
    724a:	d1fa      	bne.n	7242 <submit_to_queue_locked+0x6a>
	return (*flagp & BIT(bit)) != 0U;
    724c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	} else if (plugged && !draining) {
    7250:	2b00      	cmp	r3, #0
    7252:	d1f6      	bne.n	7242 <submit_to_queue_locked+0x6a>
	parent->next = child;
    7254:	2300      	movs	r3, #0
    7256:	6023      	str	r3, [r4, #0]
	return list->tail;
    7258:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
Z_GENLIST_APPEND(slist, snode)
    725c:	b963      	cbnz	r3, 7278 <submit_to_queue_locked+0xa0>
	list->head = node;
    725e:	e9c5 4420 	strd	r4, r4, [r5, #128]	; 0x80
		(void)notify_queue_locked(queue);
    7262:	4628      	mov	r0, r5
    7264:	f002 f997 	bl	9596 <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
    7268:	68e3      	ldr	r3, [r4, #12]
    726a:	f043 0304 	orr.w	r3, r3, #4
    726e:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    7270:	683b      	ldr	r3, [r7, #0]
    7272:	60a3      	str	r3, [r4, #8]
}
    7274:	4630      	mov	r0, r6
    7276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    7278:	601c      	str	r4, [r3, #0]
	list->tail = node;
    727a:	f8c5 4084 	str.w	r4, [r5, #132]	; 0x84
}
    727e:	e7f0      	b.n	7262 <submit_to_queue_locked+0x8a>
		return -EINVAL;
    7280:	f06f 0615 	mvn.w	r6, #21
    7284:	e7cd      	b.n	7222 <submit_to_queue_locked+0x4a>
    7286:	bf00      	nop
    7288:	20000c94 	.word	0x20000c94

0000728c <k_work_submit>:
{
    728c:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
    728e:	4801      	ldr	r0, [pc, #4]	; (7294 <k_work_submit+0x8>)
    7290:	f002 b99c 	b.w	95cc <k_work_submit_to_queue>
    7294:	200008d8 	.word	0x200008d8

00007298 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    7298:	b5f0      	push	{r4, r5, r6, r7, lr}
    729a:	b089      	sub	sp, #36	; 0x24
    729c:	4604      	mov	r4, r0
	list->head = NULL;
    729e:	2000      	movs	r0, #0
	list->tail = NULL;
    72a0:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
    72a4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    72a6:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    72aa:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
    72ae:	f104 0090 	add.w	r0, r4, #144	; 0x90
    72b2:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    72b6:	b31d      	cbz	r5, 7300 <k_work_queue_start+0x68>
    72b8:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    72ba:	2800      	cmp	r0, #0
    72bc:	f240 1001 	movw	r0, #257	; 0x101
    72c0:	bf08      	it	eq
    72c2:	2001      	moveq	r0, #1
	*flagp = flags;
    72c4:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    72c8:	2000      	movs	r0, #0
    72ca:	f04f 36ff 	mov.w	r6, #4294967295
    72ce:	f04f 37ff 	mov.w	r7, #4294967295
    72d2:	e9cd 3003 	strd	r3, r0, [sp, #12]
    72d6:	e9cd 0001 	strd	r0, r0, [sp, #4]
    72da:	e9cd 6706 	strd	r6, r7, [sp, #24]
    72de:	4b09      	ldr	r3, [pc, #36]	; (7304 <k_work_queue_start+0x6c>)
    72e0:	9400      	str	r4, [sp, #0]
    72e2:	4620      	mov	r0, r4
    72e4:	f7ff fcde 	bl	6ca4 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    72e8:	b125      	cbz	r5, 72f4 <k_work_queue_start+0x5c>
    72ea:	6829      	ldr	r1, [r5, #0]
    72ec:	b111      	cbz	r1, 72f4 <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
    72ee:	4620      	mov	r0, r4
    72f0:	f002 f89c 	bl	942c <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    72f4:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    72f6:	b009      	add	sp, #36	; 0x24
    72f8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    72fc:	f002 b89b 	b.w	9436 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    7300:	2001      	movs	r0, #1
    7302:	e7df      	b.n	72c4 <k_work_queue_start+0x2c>
    7304:	000070a1 	.word	0x000070a1

00007308 <sliceable>:
{
	bool ret = is_preempt(thread)
		&& slice_time(thread) != 0
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
		&& !z_is_thread_prevented_from_running(thread)
		&& !z_is_idle_thread_object(thread);
    7308:	89c3      	ldrh	r3, [r0, #14]
    730a:	2b7f      	cmp	r3, #127	; 0x7f
    730c:	d812      	bhi.n	7334 <sliceable+0x2c>
	int ret = slice_ticks;
    730e:	4b0a      	ldr	r3, [pc, #40]	; (7338 <sliceable+0x30>)
    7310:	681b      	ldr	r3, [r3, #0]
		&& slice_time(thread) != 0
    7312:	b163      	cbz	r3, 732e <sliceable+0x26>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    7314:	4b09      	ldr	r3, [pc, #36]	; (733c <sliceable+0x34>)
    7316:	f990 200e 	ldrsb.w	r2, [r0, #14]
    731a:	681b      	ldr	r3, [r3, #0]
    731c:	429a      	cmp	r2, r3
    731e:	db09      	blt.n	7334 <sliceable+0x2c>
		&& !z_is_thread_prevented_from_running(thread)
    7320:	7b43      	ldrb	r3, [r0, #13]
    7322:	06db      	lsls	r3, r3, #27
    7324:	d106      	bne.n	7334 <sliceable+0x2c>
		&& !z_is_idle_thread_object(thread);
    7326:	4b06      	ldr	r3, [pc, #24]	; (7340 <sliceable+0x38>)
    7328:	1ac3      	subs	r3, r0, r3
    732a:	bf18      	it	ne
    732c:	2301      	movne	r3, #1
#ifdef CONFIG_TIMESLICE_PER_THREAD
	ret |= thread->base.slice_ticks != 0;
#endif

	return ret;
}
    732e:	f003 0001 	and.w	r0, r3, #1
    7332:	4770      	bx	lr
		&& !z_is_idle_thread_object(thread);
    7334:	2300      	movs	r3, #0
    7336:	e7fa      	b.n	732e <sliceable+0x26>
    7338:	20000cc8 	.word	0x20000cc8
    733c:	20000cc4 	.word	0x20000cc4
    7340:	200007b8 	.word	0x200007b8

00007344 <slice_timeout>:

static void slice_timeout(struct _timeout *t)
{
	int cpu = ARRAY_INDEX(slice_timeouts, t);
    7344:	4b04      	ldr	r3, [pc, #16]	; (7358 <slice_timeout+0x14>)
    7346:	1ac0      	subs	r0, r0, r3
    7348:	4b04      	ldr	r3, [pc, #16]	; (735c <slice_timeout+0x18>)
    734a:	10c0      	asrs	r0, r0, #3
    734c:	4358      	muls	r0, r3

	slice_expired[cpu] = true;
    734e:	4b04      	ldr	r3, [pc, #16]	; (7360 <slice_timeout+0x1c>)
    7350:	2201      	movs	r2, #1
    7352:	541a      	strb	r2, [r3, r0]
	 * the specific core, but that's not part of the API yet.
	 */
	if (IS_ENABLED(CONFIG_SMP) && cpu != _current_cpu->id) {
		flag_ipi();
	}
}
    7354:	4770      	bx	lr
    7356:	bf00      	nop
    7358:	200008b8 	.word	0x200008b8
    735c:	aaaaaaab 	.word	0xaaaaaaab
    7360:	200013ed 	.word	0x200013ed

00007364 <z_reset_time_slice>:

void z_reset_time_slice(struct k_thread *curr)
{
    7364:	b570      	push	{r4, r5, r6, lr}
	int cpu = _current_cpu->id;
    7366:	4b0e      	ldr	r3, [pc, #56]	; (73a0 <z_reset_time_slice+0x3c>)

	z_abort_timeout(&slice_timeouts[cpu]);
    7368:	4c0e      	ldr	r4, [pc, #56]	; (73a4 <z_reset_time_slice+0x40>)
	int cpu = _current_cpu->id;
    736a:	7c1e      	ldrb	r6, [r3, #16]
	z_abort_timeout(&slice_timeouts[cpu]);
    736c:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    7370:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
{
    7374:	4605      	mov	r5, r0
	z_abort_timeout(&slice_timeouts[cpu]);
    7376:	4620      	mov	r0, r4
    7378:	f002 fa4f 	bl	981a <z_abort_timeout>
	slice_expired[cpu] = false;
    737c:	4b0a      	ldr	r3, [pc, #40]	; (73a8 <z_reset_time_slice+0x44>)
    737e:	2200      	movs	r2, #0
	if (sliceable(curr)) {
    7380:	4628      	mov	r0, r5
	slice_expired[cpu] = false;
    7382:	559a      	strb	r2, [r3, r6]
	if (sliceable(curr)) {
    7384:	f7ff ffc0 	bl	7308 <sliceable>
    7388:	b148      	cbz	r0, 739e <z_reset_time_slice+0x3a>
	int ret = slice_ticks;
    738a:	4b08      	ldr	r3, [pc, #32]	; (73ac <z_reset_time_slice+0x48>)
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    738c:	4908      	ldr	r1, [pc, #32]	; (73b0 <z_reset_time_slice+0x4c>)
			      K_TICKS(slice_time(curr) - 1));
    738e:	681a      	ldr	r2, [r3, #0]
    7390:	3a01      	subs	r2, #1
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    7392:	4620      	mov	r0, r4
    7394:	17d3      	asrs	r3, r2, #31
	}
}
    7396:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_add_timeout(&slice_timeouts[cpu], slice_timeout,
    739a:	f000 bb69 	b.w	7a70 <z_add_timeout>
}
    739e:	bd70      	pop	{r4, r5, r6, pc}
    73a0:	20000c94 	.word	0x20000c94
    73a4:	200008b8 	.word	0x200008b8
    73a8:	200013ed 	.word	0x200013ed
    73ac:	20000cc8 	.word	0x20000cc8
    73b0:	00007345 	.word	0x00007345

000073b4 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    73b4:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    73b6:	4d0d      	ldr	r5, [pc, #52]	; (73ec <update_cache+0x38>)
    73b8:	462b      	mov	r3, r5
    73ba:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    73be:	429c      	cmp	r4, r3
    73c0:	d000      	beq.n	73c4 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    73c2:	b904      	cbnz	r4, 73c6 <update_cache+0x12>
    73c4:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    73c6:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    73c8:	b938      	cbnz	r0, 73da <update_cache+0x26>
	if (z_is_thread_prevented_from_running(_current)) {
    73ca:	7b5a      	ldrb	r2, [r3, #13]
    73cc:	06d2      	lsls	r2, r2, #27
    73ce:	d104      	bne.n	73da <update_cache+0x26>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    73d0:	69a2      	ldr	r2, [r4, #24]
    73d2:	b912      	cbnz	r2, 73da <update_cache+0x26>
	if (is_preempt(_current) || is_metairq(thread)) {
    73d4:	89da      	ldrh	r2, [r3, #14]
    73d6:	2a7f      	cmp	r2, #127	; 0x7f
    73d8:	d805      	bhi.n	73e6 <update_cache+0x32>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    73da:	429c      	cmp	r4, r3
    73dc:	d002      	beq.n	73e4 <update_cache+0x30>
			z_reset_time_slice(thread);
    73de:	4620      	mov	r0, r4
    73e0:	f7ff ffc0 	bl	7364 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    73e4:	4623      	mov	r3, r4
    73e6:	61ab      	str	r3, [r5, #24]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    73e8:	bd38      	pop	{r3, r4, r5, pc}
    73ea:	bf00      	nop
    73ec:	20000c94 	.word	0x20000c94

000073f0 <move_thread_to_end_of_prio_q>:
{
    73f0:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    73f2:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    73f6:	7b43      	ldrb	r3, [r0, #13]
    73f8:	2a00      	cmp	r2, #0
{
    73fa:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    73fc:	da04      	bge.n	7408 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    73fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7402:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    7404:	f002 f8f3 	bl	95ee <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    7408:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    740a:	4a15      	ldr	r2, [pc, #84]	; (7460 <move_thread_to_end_of_prio_q+0x70>)
    740c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7410:	4610      	mov	r0, r2
    7412:	734b      	strb	r3, [r1, #13]
    7414:	f850 3f1c 	ldr.w	r3, [r0, #28]!
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    7418:	6a14      	ldr	r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    741a:	4283      	cmp	r3, r0
    741c:	bf08      	it	eq
    741e:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7420:	b923      	cbnz	r3, 742c <move_thread_to_end_of_prio_q+0x3c>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    7422:	e9c1 0400 	strd	r0, r4, [r1]

	tail->next = node;
    7426:	6021      	str	r1, [r4, #0]
	list->tail = node;
    7428:	6211      	str	r1, [r2, #32]
}
    742a:	e00c      	b.n	7446 <move_thread_to_end_of_prio_q+0x56>
	int32_t b1 = thread_1->base.prio;
    742c:	f991 500e 	ldrsb.w	r5, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    7430:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    7434:	42b5      	cmp	r5, r6
    7436:	d00e      	beq.n	7456 <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
    7438:	42ae      	cmp	r6, r5
    743a:	dd0c      	ble.n	7456 <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    743c:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    743e:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    7442:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    7444:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    7446:	6890      	ldr	r0, [r2, #8]
    7448:	1a43      	subs	r3, r0, r1
    744a:	4258      	negs	r0, r3
}
    744c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    7450:	4158      	adcs	r0, r3
    7452:	f7ff bfaf 	b.w	73b4 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    7456:	429c      	cmp	r4, r3
    7458:	d0e3      	beq.n	7422 <move_thread_to_end_of_prio_q+0x32>
    745a:	681b      	ldr	r3, [r3, #0]
    745c:	e7e0      	b.n	7420 <move_thread_to_end_of_prio_q+0x30>
    745e:	bf00      	nop
    7460:	20000c94 	.word	0x20000c94

00007464 <ready_thread>:
{
    7464:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    7466:	f990 300d 	ldrsb.w	r3, [r0, #13]
    746a:	7b42      	ldrb	r2, [r0, #13]
    746c:	2b00      	cmp	r3, #0
    746e:	db29      	blt.n	74c4 <ready_thread+0x60>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    7470:	06d3      	lsls	r3, r2, #27
    7472:	d127      	bne.n	74c4 <ready_thread+0x60>
	return node->next != NULL;
    7474:	6983      	ldr	r3, [r0, #24]
    7476:	bb2b      	cbnz	r3, 74c4 <ready_thread+0x60>
	return list->head == list;
    7478:	4913      	ldr	r1, [pc, #76]	; (74c8 <ready_thread+0x64>)
	thread->base.thread_state |= _THREAD_QUEUED;
    747a:	f062 027f 	orn	r2, r2, #127	; 0x7f
    747e:	7342      	strb	r2, [r0, #13]
    7480:	460a      	mov	r2, r1
    7482:	f852 4f1c 	ldr.w	r4, [r2, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7486:	4294      	cmp	r4, r2
    7488:	bf18      	it	ne
    748a:	4623      	movne	r3, r4
	return (node == list->tail) ? NULL : node->next;
    748c:	6a0c      	ldr	r4, [r1, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    748e:	b923      	cbnz	r3, 749a <ready_thread+0x36>
	node->prev = tail;
    7490:	e9c0 2400 	strd	r2, r4, [r0]
	tail->next = node;
    7494:	6020      	str	r0, [r4, #0]
	list->tail = node;
    7496:	6208      	str	r0, [r1, #32]
}
    7498:	e00c      	b.n	74b4 <ready_thread+0x50>
	int32_t b1 = thread_1->base.prio;
    749a:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    749e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    74a2:	42b5      	cmp	r5, r6
    74a4:	d00a      	beq.n	74bc <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    74a6:	42ae      	cmp	r6, r5
    74a8:	dd08      	ble.n	74bc <ready_thread+0x58>
	sys_dnode_t *const prev = successor->prev;
    74aa:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    74ac:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    74b0:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    74b2:	6058      	str	r0, [r3, #4]
}
    74b4:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    74b6:	2000      	movs	r0, #0
    74b8:	f7ff bf7c 	b.w	73b4 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    74bc:	42a3      	cmp	r3, r4
    74be:	d0e7      	beq.n	7490 <ready_thread+0x2c>
    74c0:	681b      	ldr	r3, [r3, #0]
    74c2:	e7e4      	b.n	748e <ready_thread+0x2a>
}
    74c4:	bc70      	pop	{r4, r5, r6}
    74c6:	4770      	bx	lr
    74c8:	20000c94 	.word	0x20000c94

000074cc <unready_thread>:
{
    74cc:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    74ce:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    74d2:	7b43      	ldrb	r3, [r0, #13]
    74d4:	2a00      	cmp	r2, #0
{
    74d6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    74d8:	da04      	bge.n	74e4 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    74da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    74de:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    74e0:	f002 f885 	bl	95ee <sys_dlist_remove>
	update_cache(thread == _current);
    74e4:	4b04      	ldr	r3, [pc, #16]	; (74f8 <unready_thread+0x2c>)
    74e6:	6898      	ldr	r0, [r3, #8]
    74e8:	1a43      	subs	r3, r0, r1
    74ea:	4258      	negs	r0, r3
    74ec:	4158      	adcs	r0, r3
}
    74ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    74f2:	f7ff bf5f 	b.w	73b4 <update_cache>
    74f6:	bf00      	nop
    74f8:	20000c94 	.word	0x20000c94

000074fc <pend_locked>:
{
    74fc:	b570      	push	{r4, r5, r6, lr}
    74fe:	4615      	mov	r5, r2
    7500:	461c      	mov	r4, r3
    7502:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
    7504:	f002 f885 	bl	9612 <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7508:	f1b4 3fff 	cmp.w	r4, #4294967295
    750c:	bf08      	it	eq
    750e:	f1b5 3fff 	cmpeq.w	r5, #4294967295
    7512:	d008      	beq.n	7526 <pend_locked+0x2a>
    7514:	462a      	mov	r2, r5
    7516:	4623      	mov	r3, r4
    7518:	f106 0018 	add.w	r0, r6, #24
    751c:	4902      	ldr	r1, [pc, #8]	; (7528 <pend_locked+0x2c>)
}
    751e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    7522:	f000 baa5 	b.w	7a70 <z_add_timeout>
    7526:	bd70      	pop	{r4, r5, r6, pc}
    7528:	000096eb 	.word	0x000096eb

0000752c <z_time_slice>:
{
    752c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    752e:	f04f 0340 	mov.w	r3, #64	; 0x40
    7532:	f3ef 8511 	mrs	r5, BASEPRI
    7536:	f383 8812 	msr	BASEPRI_MAX, r3
    753a:	f3bf 8f6f 	isb	sy
	struct k_thread *curr = _current;
    753e:	4b10      	ldr	r3, [pc, #64]	; (7580 <z_time_slice+0x54>)
	if (pending_current == curr) {
    7540:	4a10      	ldr	r2, [pc, #64]	; (7584 <z_time_slice+0x58>)
	struct k_thread *curr = _current;
    7542:	689c      	ldr	r4, [r3, #8]
	if (pending_current == curr) {
    7544:	6810      	ldr	r0, [r2, #0]
    7546:	42a0      	cmp	r0, r4
    7548:	d106      	bne.n	7558 <z_time_slice+0x2c>
		z_reset_time_slice(curr);
    754a:	f7ff ff0b 	bl	7364 <z_reset_time_slice>
	__asm__ volatile(
    754e:	f385 8811 	msr	BASEPRI, r5
    7552:	f3bf 8f6f 	isb	sy
}
    7556:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    7558:	2100      	movs	r1, #0
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    755a:	7c1b      	ldrb	r3, [r3, #16]
	pending_current = NULL;
    755c:	6011      	str	r1, [r2, #0]
	if (slice_expired[_current_cpu->id] && sliceable(curr)) {
    755e:	4a0a      	ldr	r2, [pc, #40]	; (7588 <z_time_slice+0x5c>)
    7560:	5cd3      	ldrb	r3, [r2, r3]
    7562:	2b00      	cmp	r3, #0
    7564:	d0f3      	beq.n	754e <z_time_slice+0x22>
    7566:	4620      	mov	r0, r4
    7568:	f7ff fece 	bl	7308 <sliceable>
    756c:	2800      	cmp	r0, #0
    756e:	d0ee      	beq.n	754e <z_time_slice+0x22>
		if (!z_is_thread_prevented_from_running(curr)) {
    7570:	7b63      	ldrb	r3, [r4, #13]
    7572:	06db      	lsls	r3, r3, #27
    7574:	d102      	bne.n	757c <z_time_slice+0x50>
			move_thread_to_end_of_prio_q(curr);
    7576:	4620      	mov	r0, r4
    7578:	f7ff ff3a 	bl	73f0 <move_thread_to_end_of_prio_q>
		z_reset_time_slice(curr);
    757c:	4620      	mov	r0, r4
    757e:	e7e4      	b.n	754a <z_time_slice+0x1e>
    7580:	20000c94 	.word	0x20000c94
    7584:	20000cc0 	.word	0x20000cc0
    7588:	200013ed 	.word	0x200013ed

0000758c <z_pend_curr>:
{
    758c:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
    758e:	480c      	ldr	r0, [pc, #48]	; (75c0 <z_pend_curr+0x34>)
    7590:	4d0c      	ldr	r5, [pc, #48]	; (75c4 <z_pend_curr+0x38>)
    7592:	6886      	ldr	r6, [r0, #8]
    7594:	602e      	str	r6, [r5, #0]
{
    7596:	460c      	mov	r4, r1
    7598:	4611      	mov	r1, r2
    759a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
	__asm__ volatile(
    759e:	f04f 0640 	mov.w	r6, #64	; 0x40
    75a2:	f3ef 8511 	mrs	r5, BASEPRI
    75a6:	f386 8812 	msr	BASEPRI_MAX, r6
    75aa:	f3bf 8f6f 	isb	sy
	pend_locked(_current, wait_q, timeout);
    75ae:	6880      	ldr	r0, [r0, #8]
    75b0:	f7ff ffa4 	bl	74fc <pend_locked>
	ret = arch_swap(key);
    75b4:	4620      	mov	r0, r4
}
    75b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    75ba:	f7fb bbe9 	b.w	2d90 <arch_swap>
    75be:	bf00      	nop
    75c0:	20000c94 	.word	0x20000c94
    75c4:	20000cc0 	.word	0x20000cc0

000075c8 <z_set_prio>:
{
    75c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    75ca:	4604      	mov	r4, r0
    75cc:	f04f 0340 	mov.w	r3, #64	; 0x40
    75d0:	f3ef 8611 	mrs	r6, BASEPRI
    75d4:	f383 8812 	msr	BASEPRI_MAX, r3
    75d8:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    75dc:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    75de:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    75e0:	b249      	sxtb	r1, r1
    75e2:	d119      	bne.n	7618 <z_set_prio+0x50>
	return node->next != NULL;
    75e4:	6985      	ldr	r5, [r0, #24]
    75e6:	b9bd      	cbnz	r5, 7618 <z_set_prio+0x50>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    75e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    75ec:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    75ee:	f001 fffe 	bl	95ee <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    75f2:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    75f4:	4a16      	ldr	r2, [pc, #88]	; (7650 <z_set_prio+0x88>)
				thread->base.prio = prio;
    75f6:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    75f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
    75fc:	7343      	strb	r3, [r0, #13]
    75fe:	4613      	mov	r3, r2
    7600:	f853 0f1c 	ldr.w	r0, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7604:	4298      	cmp	r0, r3
    7606:	bf18      	it	ne
    7608:	4605      	movne	r5, r0
	return (node == list->tail) ? NULL : node->next;
    760a:	6a10      	ldr	r0, [r2, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    760c:	b95d      	cbnz	r5, 7626 <z_set_prio+0x5e>
	node->prev = tail;
    760e:	e9c4 3000 	strd	r3, r0, [r4]
	tail->next = node;
    7612:	6004      	str	r4, [r0, #0]
	list->tail = node;
    7614:	6214      	str	r4, [r2, #32]
}
    7616:	e011      	b.n	763c <z_set_prio+0x74>
			thread->base.prio = prio;
    7618:	73a1      	strb	r1, [r4, #14]
    761a:	2000      	movs	r0, #0
	__asm__ volatile(
    761c:	f386 8811 	msr	BASEPRI, r6
    7620:	f3bf 8f6f 	isb	sy
}
    7624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int32_t b2 = thread_2->base.prio;
    7626:	f995 700e 	ldrsb.w	r7, [r5, #14]
	if (b1 != b2) {
    762a:	42b9      	cmp	r1, r7
    762c:	d00b      	beq.n	7646 <z_set_prio+0x7e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    762e:	428f      	cmp	r7, r1
    7630:	dd09      	ble.n	7646 <z_set_prio+0x7e>
	sys_dnode_t *const prev = successor->prev;
    7632:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
    7634:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    7638:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    763a:	606c      	str	r4, [r5, #4]
			update_cache(1);
    763c:	2001      	movs	r0, #1
    763e:	f7ff feb9 	bl	73b4 <update_cache>
    7642:	2001      	movs	r0, #1
    7644:	e7ea      	b.n	761c <z_set_prio+0x54>
	return (node == list->tail) ? NULL : node->next;
    7646:	42a8      	cmp	r0, r5
    7648:	d0e1      	beq.n	760e <z_set_prio+0x46>
    764a:	682d      	ldr	r5, [r5, #0]
    764c:	e7de      	b.n	760c <z_set_prio+0x44>
    764e:	bf00      	nop
    7650:	20000c94 	.word	0x20000c94

00007654 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    7654:	b949      	cbnz	r1, 766a <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    7656:	f3ef 8005 	mrs	r0, IPSR
    765a:	b930      	cbnz	r0, 766a <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    765c:	4b05      	ldr	r3, [pc, #20]	; (7674 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    765e:	699a      	ldr	r2, [r3, #24]
    7660:	689b      	ldr	r3, [r3, #8]
    7662:	429a      	cmp	r2, r3
    7664:	d001      	beq.n	766a <z_reschedule+0x16>
    7666:	f7fb bb93 	b.w	2d90 <arch_swap>
    766a:	f381 8811 	msr	BASEPRI, r1
    766e:	f3bf 8f6f 	isb	sy
}
    7672:	4770      	bx	lr
    7674:	20000c94 	.word	0x20000c94

00007678 <z_sched_start>:
{
    7678:	b510      	push	{r4, lr}
	__asm__ volatile(
    767a:	f04f 0240 	mov.w	r2, #64	; 0x40
    767e:	f3ef 8411 	mrs	r4, BASEPRI
    7682:	f382 8812 	msr	BASEPRI_MAX, r2
    7686:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    768a:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    768c:	0751      	lsls	r1, r2, #29
    768e:	d404      	bmi.n	769a <z_sched_start+0x22>
	__asm__ volatile(
    7690:	f384 8811 	msr	BASEPRI, r4
    7694:	f3bf 8f6f 	isb	sy
}
    7698:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    769a:	f022 0204 	bic.w	r2, r2, #4
    769e:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    76a0:	f7ff fee0 	bl	7464 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    76a4:	4621      	mov	r1, r4
    76a6:	4802      	ldr	r0, [pc, #8]	; (76b0 <z_sched_start+0x38>)
}
    76a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    76ac:	f7ff bfd2 	b.w	7654 <z_reschedule>
    76b0:	200013ee 	.word	0x200013ee

000076b4 <z_impl_k_thread_suspend>:
{
    76b4:	b570      	push	{r4, r5, r6, lr}
    76b6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    76b8:	3018      	adds	r0, #24
    76ba:	f002 f8ae 	bl	981a <z_abort_timeout>
	__asm__ volatile(
    76be:	f04f 0340 	mov.w	r3, #64	; 0x40
    76c2:	f3ef 8611 	mrs	r6, BASEPRI
    76c6:	f383 8812 	msr	BASEPRI_MAX, r3
    76ca:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    76ce:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    76d2:	7b63      	ldrb	r3, [r4, #13]
    76d4:	2a00      	cmp	r2, #0
    76d6:	da05      	bge.n	76e4 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    76d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    76dc:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    76de:	4620      	mov	r0, r4
    76e0:	f001 ff85 	bl	95ee <sys_dlist_remove>
		update_cache(thread == _current);
    76e4:	4d0b      	ldr	r5, [pc, #44]	; (7714 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    76e6:	7b63      	ldrb	r3, [r4, #13]
    76e8:	68a8      	ldr	r0, [r5, #8]
    76ea:	f043 0310 	orr.w	r3, r3, #16
    76ee:	7363      	strb	r3, [r4, #13]
    76f0:	1b03      	subs	r3, r0, r4
    76f2:	4258      	negs	r0, r3
    76f4:	4158      	adcs	r0, r3
    76f6:	f7ff fe5d 	bl	73b4 <update_cache>
	__asm__ volatile(
    76fa:	f386 8811 	msr	BASEPRI, r6
    76fe:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    7702:	68ab      	ldr	r3, [r5, #8]
    7704:	42a3      	cmp	r3, r4
    7706:	d103      	bne.n	7710 <z_impl_k_thread_suspend+0x5c>
}
    7708:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    770c:	f002 b848 	b.w	97a0 <z_reschedule_unlocked>
}
    7710:	bd70      	pop	{r4, r5, r6, pc}
    7712:	bf00      	nop
    7714:	20000c94 	.word	0x20000c94

00007718 <k_sched_lock>:
	__asm__ volatile(
    7718:	f04f 0340 	mov.w	r3, #64	; 0x40
    771c:	f3ef 8111 	mrs	r1, BASEPRI
    7720:	f383 8812 	msr	BASEPRI_MAX, r3
    7724:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    7728:	4b04      	ldr	r3, [pc, #16]	; (773c <k_sched_lock+0x24>)
    772a:	689a      	ldr	r2, [r3, #8]
    772c:	7bd3      	ldrb	r3, [r2, #15]
    772e:	3b01      	subs	r3, #1
    7730:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    7732:	f381 8811 	msr	BASEPRI, r1
    7736:	f3bf 8f6f 	isb	sy
}
    773a:	4770      	bx	lr
    773c:	20000c94 	.word	0x20000c94

00007740 <k_sched_unlock>:
{
    7740:	b510      	push	{r4, lr}
	__asm__ volatile(
    7742:	f04f 0340 	mov.w	r3, #64	; 0x40
    7746:	f3ef 8411 	mrs	r4, BASEPRI
    774a:	f383 8812 	msr	BASEPRI_MAX, r3
    774e:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    7752:	4b08      	ldr	r3, [pc, #32]	; (7774 <k_sched_unlock+0x34>)
    7754:	689a      	ldr	r2, [r3, #8]
    7756:	7bd3      	ldrb	r3, [r2, #15]
    7758:	3301      	adds	r3, #1
    775a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    775c:	2000      	movs	r0, #0
    775e:	f7ff fe29 	bl	73b4 <update_cache>
	__asm__ volatile(
    7762:	f384 8811 	msr	BASEPRI, r4
    7766:	f3bf 8f6f 	isb	sy
}
    776a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    776e:	f002 b817 	b.w	97a0 <z_reschedule_unlocked>
    7772:	bf00      	nop
    7774:	20000c94 	.word	0x20000c94

00007778 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    7778:	4b02      	ldr	r3, [pc, #8]	; (7784 <z_sched_init+0xc>)
    777a:	f103 021c 	add.w	r2, r3, #28
	list->tail = (sys_dnode_t *)list;
    777e:	e9c3 2207 	strd	r2, r2, [r3, #28]
		init_ready_q(&_kernel.cpus[i].ready_q);
	}
#else
	init_ready_q(&_kernel.ready_q);
#endif
}
    7782:	4770      	bx	lr
    7784:	20000c94 	.word	0x20000c94

00007788 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
    7788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    778a:	f04f 0340 	mov.w	r3, #64	; 0x40
    778e:	f3ef 8511 	mrs	r5, BASEPRI
    7792:	f383 8812 	msr	BASEPRI_MAX, r3
    7796:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    779a:	4919      	ldr	r1, [pc, #100]	; (7800 <z_impl_k_yield+0x78>)
    779c:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    779e:	7b43      	ldrb	r3, [r0, #13]
    77a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    77a4:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    77a6:	f001 ff22 	bl	95ee <sys_dlist_remove>
	}
	queue_thread(_current);
    77aa:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    77ac:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    77ae:	4608      	mov	r0, r1
    77b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
    77b4:	735a      	strb	r2, [r3, #13]
    77b6:	f850 2f1c 	ldr.w	r2, [r0, #28]!
	return (node == list->tail) ? NULL : node->next;
    77ba:	6a0c      	ldr	r4, [r1, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    77bc:	4282      	cmp	r2, r0
    77be:	bf08      	it	eq
    77c0:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    77c2:	b922      	cbnz	r2, 77ce <z_impl_k_yield+0x46>
	node->prev = tail;
    77c4:	e9c3 0400 	strd	r0, r4, [r3]
	tail->next = node;
    77c8:	6023      	str	r3, [r4, #0]
	list->tail = node;
    77ca:	620b      	str	r3, [r1, #32]
}
    77cc:	e00c      	b.n	77e8 <z_impl_k_yield+0x60>
	int32_t b1 = thread_1->base.prio;
    77ce:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    77d2:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
    77d6:	42be      	cmp	r6, r7
    77d8:	d00e      	beq.n	77f8 <z_impl_k_yield+0x70>
		if (z_sched_prio_cmp(thread, t) > 0) {
    77da:	42b7      	cmp	r7, r6
    77dc:	dd0c      	ble.n	77f8 <z_impl_k_yield+0x70>
	sys_dnode_t *const prev = successor->prev;
    77de:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    77e0:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    77e4:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    77e6:	6053      	str	r3, [r2, #4]
	update_cache(1);
    77e8:	2001      	movs	r0, #1
    77ea:	f7ff fde3 	bl	73b4 <update_cache>
    77ee:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    77f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    77f4:	f7fb bacc 	b.w	2d90 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    77f8:	42a2      	cmp	r2, r4
    77fa:	d0e3      	beq.n	77c4 <z_impl_k_yield+0x3c>
    77fc:	6812      	ldr	r2, [r2, #0]
    77fe:	e7e0      	b.n	77c2 <z_impl_k_yield+0x3a>
    7800:	20000c94 	.word	0x20000c94

00007804 <z_tick_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	LOG_DBG("thread %p for %lu ticks", _current, (unsigned long)ticks);

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    7804:	ea50 0301 	orrs.w	r3, r0, r1
{
    7808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    780c:	4605      	mov	r5, r0
    780e:	460e      	mov	r6, r1
	if (ticks == 0) {
    7810:	d103      	bne.n	781a <z_tick_sleep+0x16>
	z_impl_k_yield();
    7812:	f7ff ffb9 	bl	7788 <z_impl_k_yield>
		k_yield();
		return 0;
    7816:	2000      	movs	r0, #0
    7818:	e02c      	b.n	7874 <z_tick_sleep+0x70>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    781a:	1c83      	adds	r3, r0, #2
    781c:	f171 33ff 	sbcs.w	r3, r1, #4294967295
    7820:	db2a      	blt.n	7878 <z_tick_sleep+0x74>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    7822:	f002 f820 	bl	9866 <sys_clock_tick_get_32>
    7826:	182c      	adds	r4, r5, r0
    7828:	f04f 0340 	mov.w	r3, #64	; 0x40
    782c:	f3ef 8811 	mrs	r8, BASEPRI
    7830:	f383 8812 	msr	BASEPRI_MAX, r3
    7834:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    7838:	4f11      	ldr	r7, [pc, #68]	; (7880 <z_tick_sleep+0x7c>)
    783a:	4b12      	ldr	r3, [pc, #72]	; (7884 <z_tick_sleep+0x80>)
    783c:	68b8      	ldr	r0, [r7, #8]
    783e:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    7840:	f7ff fe44 	bl	74cc <unready_thread>
	z_add_thread_timeout(_current, timeout);
    7844:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7846:	4910      	ldr	r1, [pc, #64]	; (7888 <z_tick_sleep+0x84>)
    7848:	462a      	mov	r2, r5
    784a:	4633      	mov	r3, r6
    784c:	3018      	adds	r0, #24
    784e:	f000 f90f 	bl	7a70 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    7852:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    7854:	7b53      	ldrb	r3, [r2, #13]
    7856:	f043 0310 	orr.w	r3, r3, #16
    785a:	7353      	strb	r3, [r2, #13]
    785c:	4640      	mov	r0, r8
    785e:	f7fb fa97 	bl	2d90 <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    7862:	f002 f800 	bl	9866 <sys_clock_tick_get_32>
    7866:	1a20      	subs	r0, r4, r0
    7868:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    786c:	2801      	cmp	r0, #1
    786e:	f173 0300 	sbcs.w	r3, r3, #0
    7872:	dbd0      	blt.n	7816 <z_tick_sleep+0x12>
		return ticks;
	}
#endif

	return 0;
}
    7874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    7878:	f06f 0401 	mvn.w	r4, #1
    787c:	1a24      	subs	r4, r4, r0
    787e:	e7d3      	b.n	7828 <z_tick_sleep+0x24>
    7880:	20000c94 	.word	0x20000c94
    7884:	20000cc0 	.word	0x20000cc0
    7888:	000096eb 	.word	0x000096eb

0000788c <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    788c:	f1b1 3fff 	cmp.w	r1, #4294967295
    7890:	bf08      	it	eq
    7892:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    7896:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7898:	d106      	bne.n	78a8 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    789a:	4b08      	ldr	r3, [pc, #32]	; (78bc <z_impl_k_sleep+0x30>)
    789c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    789e:	f7ff ff09 	bl	76b4 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    78a2:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    78a6:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    78a8:	f7ff ffac 	bl	7804 <z_tick_sleep>
    78ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    78b0:	fb80 0303 	smull	r0, r3, r0, r3
    78b4:	0bc0      	lsrs	r0, r0, #15
    78b6:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    78ba:	e7f4      	b.n	78a6 <z_impl_k_sleep+0x1a>
    78bc:	20000c94 	.word	0x20000c94

000078c0 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    78c0:	4b01      	ldr	r3, [pc, #4]	; (78c8 <z_impl_z_current_get+0x8>)
    78c2:	6898      	ldr	r0, [r3, #8]
    78c4:	4770      	bx	lr
    78c6:	bf00      	nop
    78c8:	20000c94 	.word	0x20000c94

000078cc <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    78cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    78d0:	4604      	mov	r4, r0
    78d2:	f04f 0340 	mov.w	r3, #64	; 0x40
    78d6:	f3ef 8611 	mrs	r6, BASEPRI
    78da:	f383 8812 	msr	BASEPRI_MAX, r3
    78de:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
    78e2:	7b03      	ldrb	r3, [r0, #12]
    78e4:	07d9      	lsls	r1, r3, #31
    78e6:	d50b      	bpl.n	7900 <z_thread_abort+0x34>
	__asm__ volatile(
    78e8:	f386 8811 	msr	BASEPRI, r6
    78ec:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
    78f0:	4040      	eors	r0, r0
    78f2:	f380 8811 	msr	BASEPRI, r0
    78f6:	f04f 0004 	mov.w	r0, #4
    78fa:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    78fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    7900:	7b43      	ldrb	r3, [r0, #13]
    7902:	071a      	lsls	r2, r3, #28
    7904:	d504      	bpl.n	7910 <z_thread_abort+0x44>
    7906:	f386 8811 	msr	BASEPRI, r6
    790a:	f3bf 8f6f 	isb	sy
    790e:	e7f5      	b.n	78fc <z_thread_abort+0x30>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    7910:	f023 0220 	bic.w	r2, r3, #32
    7914:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    7918:	09d2      	lsrs	r2, r2, #7
    791a:	d120      	bne.n	795e <z_thread_abort+0x92>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    791c:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    791e:	68a3      	ldr	r3, [r4, #8]
    7920:	b113      	cbz	r3, 7928 <z_thread_abort+0x5c>
			unpend_thread_no_timeout(thread);
    7922:	4620      	mov	r0, r4
    7924:	f001 fe6b 	bl	95fe <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    7928:	f104 0018 	add.w	r0, r4, #24
    792c:	f001 ff75 	bl	981a <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    7930:	f104 0758 	add.w	r7, r4, #88	; 0x58
    7934:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    7938:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    793a:	42bd      	cmp	r5, r7
    793c:	d000      	beq.n	7940 <z_thread_abort+0x74>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    793e:	b9b5      	cbnz	r5, 796e <z_thread_abort+0xa2>
		update_cache(1);
    7940:	2001      	movs	r0, #1
    7942:	f7ff fd37 	bl	73b4 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    7946:	4b10      	ldr	r3, [pc, #64]	; (7988 <z_thread_abort+0xbc>)
    7948:	689b      	ldr	r3, [r3, #8]
    794a:	42a3      	cmp	r3, r4
    794c:	d1db      	bne.n	7906 <z_thread_abort+0x3a>
    794e:	f3ef 8305 	mrs	r3, IPSR
    7952:	2b00      	cmp	r3, #0
    7954:	d1d7      	bne.n	7906 <z_thread_abort+0x3a>
    7956:	4630      	mov	r0, r6
    7958:	f7fb fa1a 	bl	2d90 <arch_swap>
	return ret;
    795c:	e7d3      	b.n	7906 <z_thread_abort+0x3a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    795e:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    7962:	f043 0308 	orr.w	r3, r3, #8
    7966:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    7968:	f001 fe41 	bl	95ee <sys_dlist_remove>
}
    796c:	e7d7      	b.n	791e <z_thread_abort+0x52>
		unpend_thread_no_timeout(thread);
    796e:	4628      	mov	r0, r5
    7970:	f001 fe45 	bl	95fe <unpend_thread_no_timeout>
    7974:	f105 0018 	add.w	r0, r5, #24
    7978:	f001 ff4f 	bl	981a <z_abort_timeout>
    797c:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
		ready_thread(thread);
    7980:	4628      	mov	r0, r5
    7982:	f7ff fd6f 	bl	7464 <ready_thread>
    7986:	e7d7      	b.n	7938 <z_thread_abort+0x6c>
    7988:	20000c94 	.word	0x20000c94

0000798c <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    798c:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    798e:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    7992:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    7994:	e9cd 6700 	strd	r6, r7, [sp]
    7998:	f7ff fdf8 	bl	758c <z_pend_curr>

	if (data != NULL) {
    799c:	b11c      	cbz	r4, 79a6 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    799e:	4b03      	ldr	r3, [pc, #12]	; (79ac <z_sched_wait+0x20>)
    79a0:	689b      	ldr	r3, [r3, #8]
    79a2:	695b      	ldr	r3, [r3, #20]
    79a4:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    79a6:	b002      	add	sp, #8
    79a8:	bdd0      	pop	{r4, r6, r7, pc}
    79aa:	bf00      	nop
    79ac:	20000c94 	.word	0x20000c94

000079b0 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    79b0:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    79b2:	4806      	ldr	r0, [pc, #24]	; (79cc <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    79b4:	4a06      	ldr	r2, [pc, #24]	; (79d0 <z_data_copy+0x20>)
    79b6:	4907      	ldr	r1, [pc, #28]	; (79d4 <z_data_copy+0x24>)
    79b8:	1a12      	subs	r2, r2, r0
    79ba:	f001 fcf0 	bl	939e <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    79be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    79c2:	4a05      	ldr	r2, [pc, #20]	; (79d8 <z_data_copy+0x28>)
    79c4:	4905      	ldr	r1, [pc, #20]	; (79dc <z_data_copy+0x2c>)
    79c6:	4806      	ldr	r0, [pc, #24]	; (79e0 <z_data_copy+0x30>)
    79c8:	f001 bce9 	b.w	939e <z_early_memcpy>
    79cc:	20000000 	.word	0x20000000
    79d0:	20000258 	.word	0x20000258
    79d4:	0000aba0 	.word	0x0000aba0
    79d8:	00000000 	.word	0x00000000
    79dc:	0000aba0 	.word	0x0000aba0
    79e0:	20000000 	.word	0x20000000

000079e4 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    79e4:	4b03      	ldr	r3, [pc, #12]	; (79f4 <elapsed+0x10>)
    79e6:	681b      	ldr	r3, [r3, #0]
    79e8:	b90b      	cbnz	r3, 79ee <elapsed+0xa>
    79ea:	f7fd b80f 	b.w	4a0c <sys_clock_elapsed>
}
    79ee:	2000      	movs	r0, #0
    79f0:	4770      	bx	lr
    79f2:	bf00      	nop
    79f4:	20000ccc 	.word	0x20000ccc

000079f8 <next_timeout>:

static int32_t next_timeout(void)
{
    79f8:	b510      	push	{r4, lr}
	return list->head == list;
    79fa:	4b0e      	ldr	r3, [pc, #56]	; (7a34 <next_timeout+0x3c>)
    79fc:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    79fe:	429c      	cmp	r4, r3
    7a00:	d104      	bne.n	7a0c <next_timeout+0x14>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    7a02:	f7ff ffef 	bl	79e4 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    7a06:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

	return ret;
}
    7a0a:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    7a0c:	f7ff ffea 	bl	79e4 <elapsed>
	if ((to == NULL) ||
    7a10:	2c00      	cmp	r4, #0
    7a12:	d0f8      	beq.n	7a06 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    7a14:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    7a18:	1a1b      	subs	r3, r3, r0
    7a1a:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    7a1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    7a22:	f172 0100 	sbcs.w	r1, r2, #0
    7a26:	daee      	bge.n	7a06 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    7a28:	2a00      	cmp	r2, #0
    7a2a:	bfac      	ite	ge
    7a2c:	4618      	movge	r0, r3
    7a2e:	2000      	movlt	r0, #0
	return ret;
    7a30:	e7eb      	b.n	7a0a <next_timeout+0x12>
    7a32:	bf00      	nop
    7a34:	20000168 	.word	0x20000168

00007a38 <remove_timeout>:
{
    7a38:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7a3a:	b170      	cbz	r0, 7a5a <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    7a3c:	4b0b      	ldr	r3, [pc, #44]	; (7a6c <remove_timeout+0x34>)
    7a3e:	685b      	ldr	r3, [r3, #4]
    7a40:	4298      	cmp	r0, r3
    7a42:	d00a      	beq.n	7a5a <remove_timeout+0x22>
    7a44:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
    7a46:	b143      	cbz	r3, 7a5a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    7a48:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    7a4c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    7a50:	1912      	adds	r2, r2, r4
    7a52:	eb41 0105 	adc.w	r1, r1, r5
    7a56:	e9c3 2104 	strd	r2, r1, [r3, #16]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    7a5a:	e9d0 3200 	ldrd	r3, r2, [r0]

	prev->next = next;
    7a5e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7a60:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7a62:	2300      	movs	r3, #0
	node->prev = NULL;
    7a64:	e9c0 3300 	strd	r3, r3, [r0]
}
    7a68:	bd30      	pop	{r4, r5, pc}
    7a6a:	bf00      	nop
    7a6c:	20000168 	.word	0x20000168

00007a70 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7a70:	f1b3 3fff 	cmp.w	r3, #4294967295
    7a74:	bf08      	it	eq
    7a76:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    7a7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7a7c:	4604      	mov	r4, r0
    7a7e:	461d      	mov	r5, r3
    7a80:	4616      	mov	r6, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7a82:	d05c      	beq.n	7b3e <z_add_timeout+0xce>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    7a84:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    7a86:	f04f 0340 	mov.w	r3, #64	; 0x40
    7a8a:	f3ef 8711 	mrs	r7, BASEPRI
    7a8e:	f383 8812 	msr	BASEPRI_MAX, r3
    7a92:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    7a96:	3201      	adds	r2, #1
    7a98:	f175 33ff 	sbcs.w	r3, r5, #4294967295
    7a9c:	da24      	bge.n	7ae8 <z_add_timeout+0x78>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    7a9e:	492d      	ldr	r1, [pc, #180]	; (7b54 <z_add_timeout+0xe4>)
    7aa0:	e9d1 2000 	ldrd	r2, r0, [r1]
    7aa4:	f06f 0301 	mvn.w	r3, #1
    7aa8:	1a9b      	subs	r3, r3, r2
    7aaa:	f04f 32ff 	mov.w	r2, #4294967295
    7aae:	eb62 0000 	sbc.w	r0, r2, r0
    7ab2:	1b9e      	subs	r6, r3, r6
    7ab4:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
    7ab8:	2e01      	cmp	r6, #1
    7aba:	f170 0300 	sbcs.w	r3, r0, #0
    7abe:	da01      	bge.n	7ac4 <z_add_timeout+0x54>
    7ac0:	2601      	movs	r6, #1
    7ac2:	2000      	movs	r0, #0
    7ac4:	e9c4 6004 	strd	r6, r0, [r4, #16]
	return list->head == list;
    7ac8:	4e23      	ldr	r6, [pc, #140]	; (7b58 <z_add_timeout+0xe8>)
    7aca:	f8d6 c000 	ldr.w	ip, [r6]
	return (node == list->tail) ? NULL : node->next;
    7ace:	6875      	ldr	r5, [r6, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7ad0:	45b4      	cmp	ip, r6
    7ad2:	bf08      	it	eq
    7ad4:	f04f 0c00 	moveq.w	ip, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    7ad8:	f1bc 0f00 	cmp.w	ip, #0
    7adc:	d10d      	bne.n	7afa <z_add_timeout+0x8a>
	node->prev = tail;
    7ade:	e9c4 6500 	strd	r6, r5, [r4]
	tail->next = node;
    7ae2:	602c      	str	r4, [r5, #0]
	list->tail = node;
    7ae4:	6074      	str	r4, [r6, #4]
}
    7ae6:	e01c      	b.n	7b22 <z_add_timeout+0xb2>
			to->dticks = timeout.ticks + 1 + elapsed();
    7ae8:	f7ff ff7c 	bl	79e4 <elapsed>
    7aec:	3601      	adds	r6, #1
    7aee:	f145 0500 	adc.w	r5, r5, #0
    7af2:	1836      	adds	r6, r6, r0
    7af4:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    7af8:	e7e4      	b.n	7ac4 <z_add_timeout+0x54>
			if (t->dticks > to->dticks) {
    7afa:	e9dc 2004 	ldrd	r2, r0, [ip, #16]
    7afe:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
    7b02:	4293      	cmp	r3, r2
    7b04:	eb71 0e00 	sbcs.w	lr, r1, r0
    7b08:	da1a      	bge.n	7b40 <z_add_timeout+0xd0>
				t->dticks -= to->dticks;
    7b0a:	1ad2      	subs	r2, r2, r3
	sys_dnode_t *const prev = successor->prev;
    7b0c:	f8dc 3004 	ldr.w	r3, [ip, #4]
    7b10:	eb60 0001 	sbc.w	r0, r0, r1
    7b14:	e9cc 2004 	strd	r2, r0, [ip, #16]
	node->next = successor;
    7b18:	e9c4 c300 	strd	ip, r3, [r4]
	prev->next = node;
    7b1c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    7b1e:	f8cc 4004 	str.w	r4, [ip, #4]
	return list->head == list;
    7b22:	6833      	ldr	r3, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7b24:	42b3      	cmp	r3, r6
    7b26:	d006      	beq.n	7b36 <z_add_timeout+0xc6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    7b28:	429c      	cmp	r4, r3
    7b2a:	d104      	bne.n	7b36 <z_add_timeout+0xc6>
			sys_clock_set_timeout(next_timeout(), false);
    7b2c:	f7ff ff64 	bl	79f8 <next_timeout>
    7b30:	2100      	movs	r1, #0
    7b32:	f7fc ff39 	bl	49a8 <sys_clock_set_timeout>
	__asm__ volatile(
    7b36:	f387 8811 	msr	BASEPRI, r7
    7b3a:	f3bf 8f6f 	isb	sy
		}
	}
}
    7b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
    7b40:	1a9b      	subs	r3, r3, r2
    7b42:	eb61 0100 	sbc.w	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    7b46:	45ac      	cmp	ip, r5
    7b48:	e9c4 3104 	strd	r3, r1, [r4, #16]
    7b4c:	d0c7      	beq.n	7ade <z_add_timeout+0x6e>
    7b4e:	f8dc c000 	ldr.w	ip, [ip]
    7b52:	e7c1      	b.n	7ad8 <z_add_timeout+0x68>
    7b54:	200008d0 	.word	0x200008d0
    7b58:	20000168 	.word	0x20000168

00007b5c <sys_clock_announce>:
	}
	return ret;
}

void sys_clock_announce(int32_t ticks)
{
    7b5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__asm__ volatile(
    7b60:	f04f 0340 	mov.w	r3, #64	; 0x40
    7b64:	f3ef 8c11 	mrs	ip, BASEPRI
    7b68:	f383 8812 	msr	BASEPRI_MAX, r3
    7b6c:	f3bf 8f6f 	isb	sy
	return list->head == list;
    7b70:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 7c24 <sys_clock_announce+0xc8>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    7b74:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 7c28 <sys_clock_announce+0xcc>
	for (t = first();
	     (t != NULL) && (t->dticks <= announce_remaining);
	     t = first()) {
		int dt = t->dticks;

		curr_tick += dt;
    7b78:	4f2c      	ldr	r7, [pc, #176]	; (7c2c <sys_clock_announce+0xd0>)
	announce_remaining = ticks;
    7b7a:	f8c9 0000 	str.w	r0, [r9]
    7b7e:	f8da 0000 	ldr.w	r0, [sl]
		t->dticks = 0;
    7b82:	2400      	movs	r4, #0
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7b84:	4550      	cmp	r0, sl
    7b86:	bf08      	it	eq
    7b88:	2000      	moveq	r0, #0
    7b8a:	2500      	movs	r5, #0
		curr_tick += dt;
    7b8c:	e9d7 2100 	ldrd	r2, r1, [r7]
	     (t != NULL) && (t->dticks <= announce_remaining);
    7b90:	f8d9 3000 	ldr.w	r3, [r9]
    7b94:	46e0      	mov	r8, ip
    7b96:	b380      	cbz	r0, 7bfa <sys_clock_announce+0x9e>
    7b98:	e9d0 6c04 	ldrd	r6, ip, [r0, #16]
    7b9c:	ea4f 7ee3 	mov.w	lr, r3, asr #31
    7ba0:	42b3      	cmp	r3, r6
    7ba2:	eb7e 0b0c 	sbcs.w	fp, lr, ip
    7ba6:	da05      	bge.n	7bb4 <sys_clock_announce+0x58>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (t != NULL) {
		t->dticks -= announce_remaining;
    7ba8:	1af6      	subs	r6, r6, r3
    7baa:	eb6c 040e 	sbc.w	r4, ip, lr
    7bae:	e9c0 6404 	strd	r6, r4, [r0, #16]
    7bb2:	e022      	b.n	7bfa <sys_clock_announce+0x9e>
		curr_tick += dt;
    7bb4:	18b2      	adds	r2, r6, r2
    7bb6:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
		t->dticks = 0;
    7bba:	e9c0 4504 	strd	r4, r5, [r0, #16]
		curr_tick += dt;
    7bbe:	e9c7 2100 	strd	r2, r1, [r7]
		remove_timeout(t);
    7bc2:	f7ff ff39 	bl	7a38 <remove_timeout>
	__asm__ volatile(
    7bc6:	f388 8811 	msr	BASEPRI, r8
    7bca:	f3bf 8f6f 	isb	sy
		t->fn(t);
    7bce:	6883      	ldr	r3, [r0, #8]
    7bd0:	4798      	blx	r3
	__asm__ volatile(
    7bd2:	f04f 0340 	mov.w	r3, #64	; 0x40
    7bd6:	f3ef 8811 	mrs	r8, BASEPRI
    7bda:	f383 8812 	msr	BASEPRI_MAX, r3
    7bde:	f3bf 8f6f 	isb	sy
		announce_remaining -= dt;
    7be2:	f8d9 3000 	ldr.w	r3, [r9]
	return list->head == list;
    7be6:	f8da 0000 	ldr.w	r0, [sl]
    7bea:	1b9b      	subs	r3, r3, r6
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7bec:	4550      	cmp	r0, sl
	k.key = arch_irq_lock();
    7bee:	46c4      	mov	ip, r8
    7bf0:	f8c9 3000 	str.w	r3, [r9]
    7bf4:	d1ca      	bne.n	7b8c <sys_clock_announce+0x30>
		curr_tick += dt;
    7bf6:	e9d7 2100 	ldrd	r2, r1, [r7]
	}

	curr_tick += announce_remaining;
    7bfa:	189a      	adds	r2, r3, r2
    7bfc:	eb41 73e3 	adc.w	r3, r1, r3, asr #31
	announce_remaining = 0;
    7c00:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    7c02:	e9c7 2300 	strd	r2, r3, [r7]
	announce_remaining = 0;
    7c06:	f8c9 4000 	str.w	r4, [r9]

	sys_clock_set_timeout(next_timeout(), false);
    7c0a:	f7ff fef5 	bl	79f8 <next_timeout>
    7c0e:	4621      	mov	r1, r4
    7c10:	f7fc feca 	bl	49a8 <sys_clock_set_timeout>
	__asm__ volatile(
    7c14:	f388 8811 	msr	BASEPRI, r8
    7c18:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&timeout_lock, key);

#ifdef CONFIG_TIMESLICING
	z_time_slice();
#endif
}
    7c1c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	z_time_slice();
    7c20:	f7ff bc84 	b.w	752c <z_time_slice>
    7c24:	20000168 	.word	0x20000168
    7c28:	20000ccc 	.word	0x20000ccc
    7c2c:	200008d0 	.word	0x200008d0

00007c30 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    7c30:	b510      	push	{r4, lr}
	__asm__ volatile(
    7c32:	f04f 0340 	mov.w	r3, #64	; 0x40
    7c36:	f3ef 8411 	mrs	r4, BASEPRI
    7c3a:	f383 8812 	msr	BASEPRI_MAX, r3
    7c3e:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
    7c42:	f7ff fecf 	bl	79e4 <elapsed>
    7c46:	4a06      	ldr	r2, [pc, #24]	; (7c60 <sys_clock_tick_get+0x30>)
    7c48:	4603      	mov	r3, r0
    7c4a:	e9d2 0100 	ldrd	r0, r1, [r2]
    7c4e:	1818      	adds	r0, r3, r0
    7c50:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
	__asm__ volatile(
    7c54:	f384 8811 	msr	BASEPRI, r4
    7c58:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    7c5c:	bd10      	pop	{r4, pc}
    7c5e:	bf00      	nop
    7c60:	200008d0 	.word	0x200008d0

00007c64 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    7c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7c66:	4604      	mov	r4, r0
	__asm__ volatile(
    7c68:	f04f 0340 	mov.w	r3, #64	; 0x40
    7c6c:	f3ef 8711 	mrs	r7, BASEPRI
    7c70:	f383 8812 	msr	BASEPRI_MAX, r3
    7c74:	f3bf 8f6f 	isb	sy
	 * interrupt. Then, the timeout structure for this timer will turn out
	 * to be linked to the timeout list. And in such case, since the timer
	 * was restarted, its expiration handler should not be executed then,
	 * so the function exits immediately.
	 */
	if (sys_dnode_is_linked(&t->node)) {
    7c78:	6802      	ldr	r2, [r0, #0]
    7c7a:	b122      	cbz	r2, 7c86 <z_timer_expiration_handler+0x22>
	__asm__ volatile(
    7c7c:	f387 8811 	msr	BASEPRI, r7
    7c80:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    7c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    7c86:	e9d0 360a 	ldrd	r3, r6, [r0, #40]	; 0x28
    7c8a:	1c58      	adds	r0, r3, #1
    7c8c:	f146 0100 	adc.w	r1, r6, #0
    7c90:	2802      	cmp	r0, #2
    7c92:	f171 0100 	sbcs.w	r1, r1, #0
    7c96:	d327      	bcc.n	7ce8 <z_timer_expiration_handler+0x84>
		next.ticks = MAX(next.ticks - 1, 0);
    7c98:	2b01      	cmp	r3, #1
    7c9a:	f176 0100 	sbcs.w	r1, r6, #0
    7c9e:	bfbc      	itt	lt
    7ca0:	2301      	movlt	r3, #1
    7ca2:	4616      	movlt	r6, r2
    7ca4:	1e5d      	subs	r5, r3, #1
    7ca6:	f146 36ff 	adc.w	r6, r6, #4294967295
	return z_impl_k_uptime_ticks();
    7caa:	f001 fde0 	bl	986e <z_impl_k_uptime_ticks>
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1 + next.ticks);
    7cae:	3001      	adds	r0, #1
    7cb0:	f141 0100 	adc.w	r1, r1, #0
    7cb4:	1940      	adds	r0, r0, r5
    7cb6:	eb46 0101 	adc.w	r1, r6, r1
    7cba:	2801      	cmp	r0, #1
    7cbc:	f171 0100 	sbcs.w	r1, r1, #0
    7cc0:	db3a      	blt.n	7d38 <z_timer_expiration_handler+0xd4>
    7cc2:	f001 fdd4 	bl	986e <z_impl_k_uptime_ticks>
    7cc6:	3001      	adds	r0, #1
    7cc8:	f141 0100 	adc.w	r1, r1, #0
    7ccc:	f06f 0201 	mvn.w	r2, #1
    7cd0:	1940      	adds	r0, r0, r5
    7cd2:	eb46 0301 	adc.w	r3, r6, r1
    7cd6:	1a12      	subs	r2, r2, r0
    7cd8:	f04f 31ff 	mov.w	r1, #4294967295
    7cdc:	eb61 0303 	sbc.w	r3, r1, r3
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    7ce0:	4918      	ldr	r1, [pc, #96]	; (7d44 <z_timer_expiration_handler+0xe0>)
    7ce2:	4620      	mov	r0, r4
    7ce4:	f7ff fec4 	bl	7a70 <z_add_timeout>
	timer->status += 1U;
    7ce8:	6b23      	ldr	r3, [r4, #48]	; 0x30
    7cea:	3301      	adds	r3, #1
    7cec:	6323      	str	r3, [r4, #48]	; 0x30
	if (timer->expiry_fn != NULL) {
    7cee:	6a23      	ldr	r3, [r4, #32]
    7cf0:	b173      	cbz	r3, 7d10 <z_timer_expiration_handler+0xac>
    7cf2:	f387 8811 	msr	BASEPRI, r7
    7cf6:	f3bf 8f6f 	isb	sy
		timer->expiry_fn(timer);
    7cfa:	6a23      	ldr	r3, [r4, #32]
    7cfc:	4620      	mov	r0, r4
    7cfe:	4798      	blx	r3
	__asm__ volatile(
    7d00:	f04f 0340 	mov.w	r3, #64	; 0x40
    7d04:	f3ef 8711 	mrs	r7, BASEPRI
    7d08:	f383 8812 	msr	BASEPRI_MAX, r3
    7d0c:	f3bf 8f6f 	isb	sy
	return list->head == list;
    7d10:	f854 5f18 	ldr.w	r5, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7d14:	42a5      	cmp	r5, r4
    7d16:	d0b1      	beq.n	7c7c <z_timer_expiration_handler+0x18>
	if (thread == NULL) {
    7d18:	2d00      	cmp	r5, #0
    7d1a:	d0af      	beq.n	7c7c <z_timer_expiration_handler+0x18>
	z_unpend_thread_no_timeout(thread);
    7d1c:	4628      	mov	r0, r5
    7d1e:	f001 fcb0 	bl	9682 <z_unpend_thread_no_timeout>
    7d22:	2300      	movs	r3, #0
    7d24:	67eb      	str	r3, [r5, #124]	; 0x7c
	__asm__ volatile(
    7d26:	f387 8811 	msr	BASEPRI, r7
    7d2a:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    7d2e:	4628      	mov	r0, r5
}
    7d30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    7d34:	f001 bc95 	b.w	9662 <z_ready_thread>
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1 + next.ticks);
    7d38:	f06f 0201 	mvn.w	r2, #1
    7d3c:	f04f 33ff 	mov.w	r3, #4294967295
    7d40:	e7ce      	b.n	7ce0 <z_timer_expiration_handler+0x7c>
    7d42:	bf00      	nop
    7d44:	00007c65 	.word	0x00007c65

00007d48 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    7d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer, duration, period);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
    7d50:	bf08      	it	eq
    7d52:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    7d56:	e9dd 6708 	ldrd	r6, r7, [sp, #32]
    7d5a:	4605      	mov	r5, r0
    7d5c:	461c      	mov	r4, r3
    7d5e:	4691      	mov	r9, r2
    7d60:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7d62:	d01c      	beq.n	7d9e <z_impl_k_timer_start+0x56>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (Z_TICK_ABS(duration.ticks) < 0) {
    7d64:	1c53      	adds	r3, r2, #1
    7d66:	f174 33ff 	sbcs.w	r3, r4, #4294967295
    7d6a:	db09      	blt.n	7d80 <z_impl_k_timer_start+0x38>
		duration.ticks = MAX(duration.ticks - 1, 0);
    7d6c:	2a01      	cmp	r2, #1
    7d6e:	f174 0300 	sbcs.w	r3, r4, #0
    7d72:	bfbc      	itt	lt
    7d74:	2201      	movlt	r2, #1
    7d76:	2400      	movlt	r4, #0
    7d78:	f112 39ff 	adds.w	r9, r2, #4294967295
    7d7c:	f144 38ff 	adc.w	r8, r4, #4294967295
	}

	(void)z_abort_timeout(&timer->timeout);
    7d80:	4628      	mov	r0, r5
    7d82:	f001 fd4a 	bl	981a <z_abort_timeout>
	timer->period = period;
    7d86:	e9c5 670a 	strd	r6, r7, [r5, #40]	; 0x28
	timer->status = 0U;
    7d8a:	2300      	movs	r3, #0
    7d8c:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    7d8e:	464a      	mov	r2, r9
    7d90:	4643      	mov	r3, r8
    7d92:	4628      	mov	r0, r5
    7d94:	4903      	ldr	r1, [pc, #12]	; (7da4 <z_impl_k_timer_start+0x5c>)
		     duration);
}
    7d96:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    7d9a:	f7ff be69 	b.w	7a70 <z_add_timeout>
}
    7d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7da2:	bf00      	nop
    7da4:	00007c65 	.word	0x00007c65

00007da8 <z_impl_k_poll_signal_raise>:
}
#include <syscalls/k_poll_signal_check_mrsh.c>
#endif

int z_impl_k_poll_signal_raise(struct k_poll_signal *sig, int result)
{
    7da8:	b538      	push	{r3, r4, r5, lr}
    7daa:	4603      	mov	r3, r0
	__asm__ volatile(
    7dac:	f04f 0240 	mov.w	r2, #64	; 0x40
    7db0:	f3ef 8511 	mrs	r5, BASEPRI
    7db4:	f382 8812 	msr	BASEPRI_MAX, r2
    7db8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_poll_event *poll_event;

	sig->result = result;
    7dbc:	60c1      	str	r1, [r0, #12]
	sig->signaled = 1U;
    7dbe:	2101      	movs	r1, #1
    7dc0:	6081      	str	r1, [r0, #8]
	return list->head == list;
    7dc2:	6800      	ldr	r0, [r0, #0]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
    7dc4:	4283      	cmp	r3, r0
    7dc6:	d106      	bne.n	7dd6 <z_impl_k_poll_signal_raise+0x2e>
	__asm__ volatile(
    7dc8:	f385 8811 	msr	BASEPRI, r5
    7dcc:	f3bf 8f6f 	isb	sy
	if (poll_event == NULL) {
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, 0);

		return 0;
    7dd0:	2400      	movs	r4, #0

	SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, rc);

	z_reschedule(&lock, key);
	return rc;
}
    7dd2:	4620      	mov	r0, r4
    7dd4:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const next = node->next;
    7dd6:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    7dda:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7ddc:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7dde:	2300      	movs	r3, #0
	node->prev = NULL;
    7de0:	e9c0 3300 	strd	r3, r3, [r0]
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    7de4:	f001 fd94 	bl	9910 <signal_poll_event>
	z_reschedule(&lock, key);
    7de8:	4629      	mov	r1, r5
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    7dea:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
    7dec:	4801      	ldr	r0, [pc, #4]	; (7df4 <z_impl_k_poll_signal_raise+0x4c>)
    7dee:	f7ff fc31 	bl	7654 <z_reschedule>
	return rc;
    7df2:	e7ee      	b.n	7dd2 <z_impl_k_poll_signal_raise+0x2a>
    7df4:	200013ee 	.word	0x200013ee

00007df8 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
    7df8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    7dfa:	4606      	mov	r6, r0
    7dfc:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
    7dfe:	f001 fb0f 	bl	9420 <k_is_in_isr>
    7e02:	b978      	cbnz	r0, 7e24 <z_thread_aligned_alloc+0x2c>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
    7e04:	4b0b      	ldr	r3, [pc, #44]	; (7e34 <z_thread_aligned_alloc+0x3c>)
    7e06:	689b      	ldr	r3, [r3, #8]
    7e08:	6f5c      	ldr	r4, [r3, #116]	; 0x74
	}

	if (heap != NULL) {
    7e0a:	b17c      	cbz	r4, 7e2c <z_thread_aligned_alloc+0x34>
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
    7e0c:	1d2a      	adds	r2, r5, #4
    7e0e:	d209      	bcs.n	7e24 <z_thread_aligned_alloc+0x2c>
	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
    7e10:	2000      	movs	r0, #0
    7e12:	2100      	movs	r1, #0
    7e14:	e9cd 0100 	strd	r0, r1, [sp]
    7e18:	f046 0104 	orr.w	r1, r6, #4
    7e1c:	4620      	mov	r0, r4
    7e1e:	f001 fdee 	bl	99fe <k_heap_aligned_alloc>
	if (mem == NULL) {
    7e22:	b908      	cbnz	r0, 7e28 <z_thread_aligned_alloc+0x30>
		ret = z_heap_aligned_alloc(heap, align, size);
	} else {
		ret = NULL;
    7e24:	2400      	movs	r4, #0
	}

	return ret;
    7e26:	e001      	b.n	7e2c <z_thread_aligned_alloc+0x34>
	*heap_ref = heap;
    7e28:	6004      	str	r4, [r0, #0]
	mem = ++heap_ref;
    7e2a:	1d04      	adds	r4, r0, #4
}
    7e2c:	4620      	mov	r0, r4
    7e2e:	b002      	add	sp, #8
    7e30:	bd70      	pop	{r4, r5, r6, pc}
    7e32:	bf00      	nop
    7e34:	20000c94 	.word	0x20000c94

00007e38 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
    7e38:	4801      	ldr	r0, [pc, #4]	; (7e40 <boot_banner+0x8>)
    7e3a:	f000 b8a0 	b.w	7f7e <printk>
    7e3e:	bf00      	nop
    7e40:	0000ab65 	.word	0x0000ab65

00007e44 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(void)
{
    7e44:	b538      	push	{r3, r4, r5, lr}
	STRUCT_SECTION_FOREACH(k_heap, h) {
    7e46:	4c06      	ldr	r4, [pc, #24]	; (7e60 <statics_init+0x1c>)
    7e48:	4d06      	ldr	r5, [pc, #24]	; (7e64 <statics_init+0x20>)
    7e4a:	42ac      	cmp	r4, r5
    7e4c:	d301      	bcc.n	7e52 <statics_init+0xe>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    7e4e:	2000      	movs	r0, #0
    7e50:	bd38      	pop	{r3, r4, r5, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    7e52:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    7e56:	4620      	mov	r0, r4
    7e58:	f001 fdc9 	bl	99ee <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    7e5c:	3414      	adds	r4, #20
    7e5e:	e7f4      	b.n	7e4a <statics_init+0x6>
    7e60:	20000214 	.word	0x20000214
    7e64:	20000214 	.word	0x20000214

00007e68 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(void)
{
    7e68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_work_queue_config cfg = {
    7e6a:	4b09      	ldr	r3, [pc, #36]	; (7e90 <k_sys_work_q_init+0x28>)
    7e6c:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    7e6e:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    7e70:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    7e72:	9300      	str	r3, [sp, #0]
    7e74:	4907      	ldr	r1, [pc, #28]	; (7e94 <k_sys_work_q_init+0x2c>)
    7e76:	4808      	ldr	r0, [pc, #32]	; (7e98 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    7e78:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    7e7c:	f04f 33ff 	mov.w	r3, #4294967295
    7e80:	f44f 6280 	mov.w	r2, #1024	; 0x400
    7e84:	f7ff fa08 	bl	7298 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    7e88:	4620      	mov	r0, r4
    7e8a:	b004      	add	sp, #16
    7e8c:	bd10      	pop	{r4, pc}
    7e8e:	bf00      	nop
    7e90:	0000ab95 	.word	0x0000ab95
    7e94:	20002940 	.word	0x20002940
    7e98:	200008d8 	.word	0x200008d8

00007e9c <z_log_msg_static_create.constprop.0>:
    7e9c:	2300      	movs	r3, #0
    7e9e:	f7fa ba0f 	b.w	22c0 <z_impl_z_log_msg_static_create>

00007ea2 <z_log_msg_static_create.constprop.0>:
    7ea2:	2300      	movs	r3, #0
    7ea4:	f7fa ba0c 	b.w	22c0 <z_impl_z_log_msg_static_create>

00007ea8 <cbpprintf_external>:
{
    7ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7eac:	4606      	mov	r6, r0
    7eae:	460d      	mov	r5, r1
    7eb0:	4617      	mov	r7, r2
	if (buf == NULL) {
    7eb2:	4698      	mov	r8, r3
    7eb4:	b32b      	cbz	r3, 7f02 <cbpprintf_external+0x5a>
	args_size = hdr->hdr.desc.len * sizeof(int);
    7eb6:	f898 4000 	ldrb.w	r4, [r8]
	s_nbr     = hdr->hdr.desc.str_cnt;
    7eba:	f893 9001 	ldrb.w	r9, [r3, #1]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    7ebe:	78db      	ldrb	r3, [r3, #3]
	args_size = hdr->hdr.desc.len * sizeof(int);
    7ec0:	00a4      	lsls	r4, r4, #2
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    7ec2:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	ros_nbr   = hdr->hdr.desc.ro_str_cnt;
    7ec6:	f898 3002 	ldrb.w	r3, [r8, #2]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
    7eca:	441c      	add	r4, r3
    7ecc:	4444      	add	r4, r8
	for (i = 0; i < s_nbr; i++) {
    7ece:	f04f 0a00 	mov.w	sl, #0
    7ed2:	45ca      	cmp	sl, r9
    7ed4:	d309      	bcc.n	7eea <cbpprintf_external+0x42>
	return formatter(out, ctx, fmt, u.ap);
    7ed6:	f8d8 2004 	ldr.w	r2, [r8, #4]
    7eda:	f108 0308 	add.w	r3, r8, #8
    7ede:	4639      	mov	r1, r7
    7ee0:	4630      	mov	r0, r6
    7ee2:	46ac      	mov	ip, r5
}
    7ee4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
    7ee8:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
    7eea:	f814 3b01 	ldrb.w	r3, [r4], #1
		*ps = s;
    7eee:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
		s += strlen(s) + 1;
    7ef2:	4620      	mov	r0, r4
    7ef4:	f000 feb4 	bl	8c60 <strlen>
    7ef8:	3001      	adds	r0, #1
    7efa:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    7efc:	f10a 0a01 	add.w	sl, sl, #1
    7f00:	e7e7      	b.n	7ed2 <cbpprintf_external+0x2a>
}
    7f02:	f06f 0015 	mvn.w	r0, #21
    7f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00007f0a <is_ptr>:
{
    7f0a:	b570      	push	{r4, r5, r6, lr}
	int cnt = 0;
    7f0c:	2500      	movs	r5, #0
{
    7f0e:	4602      	mov	r2, r0
	bool mod = false;
    7f10:	4628      	mov	r0, r5
	while ((c = *fmt++) != '\0') {
    7f12:	4614      	mov	r4, r2
    7f14:	f814 3b01 	ldrb.w	r3, [r4], #1
    7f18:	b90b      	cbnz	r3, 7f1e <is_ptr+0x14>
					return false;
    7f1a:	4618      	mov	r0, r3
    7f1c:	e009      	b.n	7f32 <is_ptr+0x28>
		if (mod) {
    7f1e:	b198      	cbz	r0, 7f48 <is_ptr+0x3e>
			if (cnt == n) {
    7f20:	428d      	cmp	r5, r1
    7f22:	d107      	bne.n	7f34 <is_ptr+0x2a>
				if (c == 'p') {
    7f24:	2b70      	cmp	r3, #112	; 0x70
    7f26:	d004      	beq.n	7f32 <is_ptr+0x28>
				} else if (is_fmt_spec(c)) {
    7f28:	f1a3 0240 	sub.w	r2, r3, #64	; 0x40
    7f2c:	2a3a      	cmp	r2, #58	; 0x3a
    7f2e:	d80b      	bhi.n	7f48 <is_ptr+0x3e>
					return false;
    7f30:	2000      	movs	r0, #0
}
    7f32:	bd70      	pop	{r4, r5, r6, pc}
			} else if (is_fmt_spec(c)) {
    7f34:	f1a3 0640 	sub.w	r6, r3, #64	; 0x40
    7f38:	2e3a      	cmp	r6, #58	; 0x3a
    7f3a:	d805      	bhi.n	7f48 <is_ptr+0x3e>
	while ((c = *fmt++) != '\0') {
    7f3c:	7853      	ldrb	r3, [r2, #1]
				cnt++;
    7f3e:	3501      	adds	r5, #1
	while ((c = *fmt++) != '\0') {
    7f40:	1c94      	adds	r4, r2, #2
    7f42:	2b00      	cmp	r3, #0
    7f44:	d0e9      	beq.n	7f1a <is_ptr+0x10>
    7f46:	2000      	movs	r0, #0
		if (c == '%') {
    7f48:	2b25      	cmp	r3, #37	; 0x25
			mod = !mod;
    7f4a:	bf08      	it	eq
    7f4c:	f080 0001 	eoreq.w	r0, r0, #1
	while ((c = *fmt++) != '\0') {
    7f50:	4622      	mov	r2, r4
    7f52:	e7de      	b.n	7f12 <is_ptr+0x8>

00007f54 <arch_printk_char_out>:
}
    7f54:	2000      	movs	r0, #0
    7f56:	4770      	bx	lr

00007f58 <str_out>:
{
    7f58:	b530      	push	{r4, r5, lr}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    7f5a:	688a      	ldr	r2, [r1, #8]
    7f5c:	680c      	ldr	r4, [r1, #0]
		ctx->str[ctx->count++] = '\0';
    7f5e:	1c55      	adds	r5, r2, #1
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    7f60:	b114      	cbz	r4, 7f68 <str_out+0x10>
    7f62:	684b      	ldr	r3, [r1, #4]
    7f64:	4293      	cmp	r3, r2
    7f66:	dc01      	bgt.n	7f6c <str_out+0x14>
		ctx->count++;
    7f68:	608d      	str	r5, [r1, #8]
}
    7f6a:	bd30      	pop	{r4, r5, pc}
	if (ctx->count == ctx->max - 1) {
    7f6c:	3b01      	subs	r3, #1
    7f6e:	4293      	cmp	r3, r2
		ctx->str[ctx->count++] = '\0';
    7f70:	bf08      	it	eq
    7f72:	2200      	moveq	r2, #0
    7f74:	608d      	str	r5, [r1, #8]
    7f76:	bf0c      	ite	eq
    7f78:	54e2      	strbeq	r2, [r4, r3]
		ctx->str[ctx->count++] = c;
    7f7a:	54a0      	strbne	r0, [r4, r2]
    7f7c:	e7f5      	b.n	7f6a <str_out+0x12>

00007f7e <printk>:
{
    7f7e:	b40f      	push	{r0, r1, r2, r3}
    7f80:	b507      	push	{r0, r1, r2, lr}
    7f82:	a904      	add	r1, sp, #16
    7f84:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    7f88:	9101      	str	r1, [sp, #4]
		z_log_vprintk(fmt, ap);
    7f8a:	f000 fdc1 	bl	8b10 <z_log_vprintk>
}
    7f8e:	b003      	add	sp, #12
    7f90:	f85d eb04 	ldr.w	lr, [sp], #4
    7f94:	b004      	add	sp, #16
    7f96:	4770      	bx	lr

00007f98 <snprintk>:
{
    7f98:	b40c      	push	{r2, r3}
    7f9a:	b507      	push	{r0, r1, r2, lr}
    7f9c:	ab04      	add	r3, sp, #16
    7f9e:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
    7fa2:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
    7fa4:	f7f9 fa1e 	bl	13e4 <vsnprintk>
}
    7fa8:	b003      	add	sp, #12
    7faa:	f85d eb04 	ldr.w	lr, [sp], #4
    7fae:	b002      	add	sp, #8
    7fb0:	4770      	bx	lr

00007fb2 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    7fb2:	4604      	mov	r4, r0
    7fb4:	b508      	push	{r3, lr}
    7fb6:	4608      	mov	r0, r1
    7fb8:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    7fba:	461a      	mov	r2, r3
    7fbc:	47a0      	blx	r4
	return z_impl_z_current_get();
    7fbe:	f7ff fc7f 	bl	78c0 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    7fc2:	f7fb fb03 	bl	35cc <z_impl_k_thread_abort>

00007fc6 <chunk_size>:
	void *cmem = &buf[c];

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
    7fc6:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    7fca:	8840      	ldrh	r0, [r0, #2]
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
}
    7fcc:	0840      	lsrs	r0, r0, #1
    7fce:	4770      	bx	lr

00007fd0 <free_list_add>:
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    7fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7fd2:	4603      	mov	r3, r0
	if (!solo_free_header(h, c)) {
		int bidx = bucket_idx(h, chunk_size(h, c));
    7fd4:	f7ff fff7 	bl	7fc6 <chunk_size>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    7fd8:	fab0 f080 	clz	r0, r0
    7fdc:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    7fe0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
	void *cmem = &buf[c];
    7fe4:	00ca      	lsls	r2, r1, #3
    7fe6:	f8dc 6010 	ldr.w	r6, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    7fea:	1d17      	adds	r7, r2, #4
{
    7fec:	460c      	mov	r4, r1
    7fee:	3206      	adds	r2, #6
    7ff0:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
    7ff2:	b956      	cbnz	r6, 800a <CONFIG_PM_SRAM_SIZE+0xa>
		h->avail_buckets |= BIT(bidx);
    7ff4:	2101      	movs	r1, #1
    7ff6:	fa01 f000 	lsl.w	r0, r1, r0
    7ffa:	68d9      	ldr	r1, [r3, #12]
    7ffc:	4301      	orrs	r1, r0
    7ffe:	60d9      	str	r1, [r3, #12]
		b->next = c;
    8000:	f8cc 4010 	str.w	r4, [ip, #16]
    8004:	53dd      	strh	r5, [r3, r7]
    8006:	529d      	strh	r5, [r3, r2]
		free_list_add_bidx(h, c, bidx);
	}
}
    8008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    800a:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    800c:	3104      	adds	r1, #4
    800e:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    8010:	53d8      	strh	r0, [r3, r7]
    8012:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    8016:	529e      	strh	r6, [r3, r2]
    8018:	80c5      	strh	r5, [r0, #6]
    801a:	525d      	strh	r5, [r3, r1]
    801c:	e7f4      	b.n	8008 <CONFIG_PM_SRAM_SIZE+0x8>

0000801e <free_list_remove_bidx>:
{
    801e:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
    8020:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
    8024:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
    8026:	4299      	cmp	r1, r3
    8028:	f102 0104 	add.w	r1, r2, #4
    802c:	d10a      	bne.n	8044 <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
    802e:	2301      	movs	r3, #1
    8030:	fa03 f202 	lsl.w	r2, r3, r2
    8034:	68c3      	ldr	r3, [r0, #12]
    8036:	ea23 0302 	bic.w	r3, r3, r2
    803a:	60c3      	str	r3, [r0, #12]
		b->next = 0;
    803c:	2300      	movs	r3, #0
    803e:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
    8042:	bd10      	pop	{r4, pc}
    8044:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
    8046:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
    804a:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
    804e:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
    8052:	80cb      	strh	r3, [r1, #6]
    8054:	8082      	strh	r2, [r0, #4]
}
    8056:	e7f4      	b.n	8042 <free_list_remove_bidx+0x24>

00008058 <free_list_remove>:
{
    8058:	b508      	push	{r3, lr}
    805a:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    805c:	f7ff ffb3 	bl	7fc6 <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    8060:	fab0 f280 	clz	r2, r0
		free_list_remove_bidx(h, c, bidx);
    8064:	f1c2 021f 	rsb	r2, r2, #31
    8068:	4618      	mov	r0, r3
}
    806a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		free_list_remove_bidx(h, c, bidx);
    806e:	f7ff bfd6 	b.w	801e <free_list_remove_bidx>

00008072 <alloc_chunk>:

	return chunk_sz - (addr - chunk_base);
}

static chunkid_t alloc_chunk(struct z_heap *h, chunksz_t sz)
{
    8072:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8076:	fab1 f581 	clz	r5, r1
    807a:	f1c5 091f 	rsb	r9, r5, #31
	 * course.  But even in pathological situations we still
	 * maintain our constant time performance and at worst see
	 * fragmentation waste of the order of the block allocated
	 * only.
	 */
	if (b->next) {
    807e:	eb00 0889 	add.w	r8, r0, r9, lsl #2
{
    8082:	4603      	mov	r3, r0
	if (b->next) {
    8084:	f8d8 2010 	ldr.w	r2, [r8, #16]
{
    8088:	460e      	mov	r6, r1
	if (b->next) {
    808a:	b1c2      	cbz	r2, 80be <alloc_chunk+0x4c>
    808c:	2703      	movs	r7, #3
		chunkid_t first = b->next;
		int i = CONFIG_SYS_HEAP_ALLOC_LOOPS;
		do {
			chunkid_t c = b->next;
    808e:	f8d8 4010 	ldr.w	r4, [r8, #16]
			if (chunk_size(h, c) >= sz) {
    8092:	4618      	mov	r0, r3
    8094:	4621      	mov	r1, r4
    8096:	f7ff ff96 	bl	7fc6 <chunk_size>
    809a:	42b0      	cmp	r0, r6
    809c:	d306      	bcc.n	80ac <alloc_chunk+0x3a>
				free_list_remove_bidx(h, c, bi);
    809e:	464a      	mov	r2, r9

	if (bmask != 0U) {
		int minbucket = __builtin_ctz(bmask);
		chunkid_t c = h->buckets[minbucket].next;

		free_list_remove_bidx(h, c, minbucket);
    80a0:	4618      	mov	r0, r3
    80a2:	f7ff ffbc 	bl	801e <free_list_remove_bidx>
		CHECK(chunk_size(h, c) >= sz);
		return c;
	}

	return 0;
}
    80a6:	4620      	mov	r0, r4
    80a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
    80ac:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
		} while (--i && b->next != first);
    80b0:	3f01      	subs	r7, #1
    80b2:	88e0      	ldrh	r0, [r4, #6]
			b->next = next_free_chunk(h, c);
    80b4:	f8c8 0010 	str.w	r0, [r8, #16]
		} while (--i && b->next != first);
    80b8:	d001      	beq.n	80be <alloc_chunk+0x4c>
    80ba:	4282      	cmp	r2, r0
    80bc:	d1e7      	bne.n	808e <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
    80be:	f1c5 0220 	rsb	r2, r5, #32
    80c2:	f04f 34ff 	mov.w	r4, #4294967295
    80c6:	4094      	lsls	r4, r2
    80c8:	68da      	ldr	r2, [r3, #12]
	if (bmask != 0U) {
    80ca:	4014      	ands	r4, r2
    80cc:	d0eb      	beq.n	80a6 <alloc_chunk+0x34>
		int minbucket = __builtin_ctz(bmask);
    80ce:	fa94 f2a4 	rbit	r2, r4
    80d2:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
    80d6:	1d11      	adds	r1, r2, #4
    80d8:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
    80dc:	4621      	mov	r1, r4
    80de:	e7df      	b.n	80a0 <alloc_chunk+0x2e>

000080e0 <merge_chunks>:
{
    80e0:	b538      	push	{r3, r4, r5, lr}
    80e2:	4603      	mov	r3, r0
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    80e4:	f7ff ff6f 	bl	7fc6 <chunk_size>
{
    80e8:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    80ea:	4604      	mov	r4, r0
    80ec:	4611      	mov	r1, r2
    80ee:	4618      	mov	r0, r3
    80f0:	f7ff ff69 	bl	7fc6 <chunk_size>
		((uint16_t *)cmem)[f] = val;
    80f4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
    80f8:	4404      	add	r4, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    80fa:	0060      	lsls	r0, r4, #1
		((uint16_t *)cmem)[f] = val;
    80fc:	8068      	strh	r0, [r5, #2]
	return c + chunk_size(h, c);
    80fe:	4618      	mov	r0, r3
    8100:	f7ff ff61 	bl	7fc6 <chunk_size>
	void *cmem = &buf[c];
    8104:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    8106:	f823 4031 	strh.w	r4, [r3, r1, lsl #3]
}
    810a:	bd38      	pop	{r3, r4, r5, pc}

0000810c <split_chunks>:
{
    810c:	b538      	push	{r3, r4, r5, lr}
    810e:	4603      	mov	r3, r0
	chunksz_t sz0 = chunk_size(h, lc);
    8110:	f7ff ff59 	bl	7fc6 <chunk_size>
{
    8114:	460c      	mov	r4, r1
	chunksz_t rsz = sz0 - lsz;
    8116:	1aa5      	subs	r5, r4, r2
	chunksz_t lsz = rc - lc;
    8118:	1a51      	subs	r1, r2, r1
    811a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
	chunksz_t rsz = sz0 - lsz;
    811e:	4405      	add	r5, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8120:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
    8122:	8060      	strh	r0, [r4, #2]
    8124:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8128:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
    812a:	8044      	strh	r4, [r0, #2]
    812c:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
    8130:	4618      	mov	r0, r3
    8132:	4611      	mov	r1, r2
    8134:	f7ff ff47 	bl	7fc6 <chunk_size>
	void *cmem = &buf[c];
    8138:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    813a:	f823 5031 	strh.w	r5, [r3, r1, lsl #3]
}
    813e:	bd38      	pop	{r3, r4, r5, pc}

00008140 <free_chunk>:
{
    8140:	b538      	push	{r3, r4, r5, lr}
    8142:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
    8144:	f7ff ff3f 	bl	7fc6 <chunk_size>
    8148:	460c      	mov	r4, r1
    814a:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
    814c:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    8150:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
    8152:	07da      	lsls	r2, r3, #31
    8154:	d40a      	bmi.n	816c <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
    8156:	4628      	mov	r0, r5
    8158:	f7ff ff7e 	bl	8058 <free_list_remove>
	return c + chunk_size(h, c);
    815c:	4621      	mov	r1, r4
    815e:	4628      	mov	r0, r5
    8160:	f7ff ff31 	bl	7fc6 <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
    8164:	1822      	adds	r2, r4, r0
    8166:	4628      	mov	r0, r5
    8168:	f7ff ffba 	bl	80e0 <merge_chunks>
		return ((uint16_t *)cmem)[f];
    816c:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    8170:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
    8172:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    8176:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
    8178:	07db      	lsls	r3, r3, #31
    817a:	d40c      	bmi.n	8196 <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
    817c:	4628      	mov	r0, r5
    817e:	f7ff ff6b 	bl	8058 <free_list_remove>
		return ((uint16_t *)cmem)[f];
    8182:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
    8186:	4622      	mov	r2, r4
    8188:	1a61      	subs	r1, r4, r1
    818a:	4628      	mov	r0, r5
    818c:	f7ff ffa8 	bl	80e0 <merge_chunks>
    8190:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    8194:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
    8196:	4621      	mov	r1, r4
    8198:	4628      	mov	r0, r5
}
    819a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
    819e:	f7ff bf17 	b.w	7fd0 <free_list_add>

000081a2 <sys_heap_free>:
	if (mem == NULL) {
    81a2:	b161      	cbz	r1, 81be <sys_heap_free+0x1c>
    81a4:	6800      	ldr	r0, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    81a6:	3904      	subs	r1, #4
    81a8:	1a09      	subs	r1, r1, r0
	void *cmem = &buf[c];
    81aa:	f021 0307 	bic.w	r3, r1, #7
    81ae:	4403      	add	r3, r0
	free_chunk(h, c);
    81b0:	08c9      	lsrs	r1, r1, #3
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    81b2:	885a      	ldrh	r2, [r3, #2]
    81b4:	f022 0201 	bic.w	r2, r2, #1
    81b8:	805a      	strh	r2, [r3, #2]
    81ba:	f7ff bfc1 	b.w	8140 <free_chunk>
}
    81be:	4770      	bx	lr

000081c0 <sys_heap_alloc>:

void *sys_heap_alloc(struct sys_heap *heap, size_t bytes)
{
    81c0:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
    81c2:	6805      	ldr	r5, [r0, #0]
	void *mem;

	if (bytes == 0U || size_too_big(h, bytes)) {
    81c4:	b909      	cbnz	r1, 81ca <sys_heap_alloc+0xa>
		return NULL;
    81c6:	2000      	movs	r0, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    81c8:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
    81ca:	68ab      	ldr	r3, [r5, #8]
    81cc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    81d0:	d9f9      	bls.n	81c6 <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    81d2:	310b      	adds	r1, #11
    81d4:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
    81d6:	4621      	mov	r1, r4
    81d8:	4628      	mov	r0, r5
    81da:	f7ff ff4a 	bl	8072 <alloc_chunk>
	if (c == 0U) {
    81de:	4606      	mov	r6, r0
    81e0:	2800      	cmp	r0, #0
    81e2:	d0f0      	beq.n	81c6 <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
    81e4:	4601      	mov	r1, r0
    81e6:	4628      	mov	r0, r5
    81e8:	f7ff feed 	bl	7fc6 <chunk_size>
    81ec:	42a0      	cmp	r0, r4
    81ee:	d907      	bls.n	8200 <sys_heap_alloc+0x40>
		split_chunks(h, c, c + chunk_sz);
    81f0:	1932      	adds	r2, r6, r4
    81f2:	4628      	mov	r0, r5
    81f4:	f7ff ff8a 	bl	810c <split_chunks>
		free_list_add(h, c + chunk_sz);
    81f8:	4611      	mov	r1, r2
    81fa:	4628      	mov	r0, r5
    81fc:	f7ff fee8 	bl	7fd0 <free_list_add>
	void *cmem = &buf[c];
    8200:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
    8204:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    8206:	8853      	ldrh	r3, [r2, #2]
    8208:	f043 0301 	orr.w	r3, r3, #1
    820c:	8053      	strh	r3, [r2, #2]
    820e:	3004      	adds	r0, #4
	return mem;
    8210:	e7da      	b.n	81c8 <sys_heap_alloc+0x8>

00008212 <sys_heap_aligned_alloc>:

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
    8212:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8216:	f101 39ff 	add.w	r9, r1, #4294967295
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
	if (align != rew) {
    821a:	ea19 0901 	ands.w	r9, r9, r1
	struct z_heap *h = heap->heap;
    821e:	6806      	ldr	r6, [r0, #0]
{
    8220:	460f      	mov	r7, r1
    8222:	4614      	mov	r4, r2
	if (align != rew) {
    8224:	d00c      	beq.n	8240 <sys_heap_aligned_alloc+0x2e>
	rew = align & -align;
    8226:	424b      	negs	r3, r1
    8228:	400b      	ands	r3, r1
		align -= rew;
		gap = MIN(rew, chunk_header_bytes(h));
    822a:	2b04      	cmp	r3, #4
    822c:	461a      	mov	r2, r3
    822e:	464f      	mov	r7, r9
    8230:	bf28      	it	cs
    8232:	2204      	movcs	r2, #4
	rew = align & -align;
    8234:	4699      	mov	r9, r3
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");

	if (bytes == 0 || size_too_big(h, bytes)) {
    8236:	b964      	cbnz	r4, 8252 <sys_heap_aligned_alloc+0x40>
		return NULL;
    8238:	2500      	movs	r5, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    823a:	4628      	mov	r0, r5
    823c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (align <= chunk_header_bytes(h)) {
    8240:	2904      	cmp	r1, #4
    8242:	d804      	bhi.n	824e <sys_heap_aligned_alloc+0x3c>
}
    8244:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
    8248:	4611      	mov	r1, r2
    824a:	f7ff bfb9 	b.w	81c0 <sys_heap_alloc>
		gap = chunk_header_bytes(h);
    824e:	2204      	movs	r2, #4
    8250:	e7f1      	b.n	8236 <sys_heap_aligned_alloc+0x24>
	if (bytes == 0 || size_too_big(h, bytes)) {
    8252:	68b3      	ldr	r3, [r6, #8]
    8254:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
    8258:	d9ee      	bls.n	8238 <sys_heap_aligned_alloc+0x26>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    825a:	f104 010b 	add.w	r1, r4, #11
    825e:	4439      	add	r1, r7
    8260:	1a89      	subs	r1, r1, r2
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    8262:	08c9      	lsrs	r1, r1, #3
    8264:	4630      	mov	r0, r6
    8266:	f7ff ff04 	bl	8072 <alloc_chunk>
	if (c0 == 0) {
    826a:	4680      	mov	r8, r0
    826c:	2800      	cmp	r0, #0
    826e:	d0e3      	beq.n	8238 <sys_heap_aligned_alloc+0x26>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    8270:	f109 0504 	add.w	r5, r9, #4
    8274:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    8278:	1e7b      	subs	r3, r7, #1
    827a:	4435      	add	r5, r6
    827c:	441d      	add	r5, r3
    827e:	427f      	negs	r7, r7
    8280:	403d      	ands	r5, r7
    8282:	eba5 0509 	sub.w	r5, r5, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    8286:	442c      	add	r4, r5
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    8288:	1f2b      	subs	r3, r5, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    828a:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    828c:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    828e:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    8292:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    8294:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    8298:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    829c:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    82a0:	d208      	bcs.n	82b4 <sys_heap_aligned_alloc+0xa2>
		split_chunks(h, c0, c);
    82a2:	4601      	mov	r1, r0
    82a4:	463a      	mov	r2, r7
    82a6:	4630      	mov	r0, r6
    82a8:	f7ff ff30 	bl	810c <split_chunks>
		free_list_add(h, c0);
    82ac:	4641      	mov	r1, r8
    82ae:	4630      	mov	r0, r6
    82b0:	f7ff fe8e 	bl	7fd0 <free_list_add>
	return c + chunk_size(h, c);
    82b4:	4639      	mov	r1, r7
    82b6:	4630      	mov	r0, r6
    82b8:	f7ff fe85 	bl	7fc6 <chunk_size>
    82bc:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    82be:	4284      	cmp	r4, r0
    82c0:	d207      	bcs.n	82d2 <sys_heap_aligned_alloc+0xc0>
		split_chunks(h, c, c_end);
    82c2:	4630      	mov	r0, r6
    82c4:	4622      	mov	r2, r4
    82c6:	f7ff ff21 	bl	810c <split_chunks>
		free_list_add(h, c_end);
    82ca:	4621      	mov	r1, r4
    82cc:	4630      	mov	r0, r6
    82ce:	f7ff fe7f 	bl	7fd0 <free_list_add>
	void *cmem = &buf[c];
    82d2:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    82d6:	8873      	ldrh	r3, [r6, #2]
    82d8:	f043 0301 	orr.w	r3, r3, #1
    82dc:	8073      	strh	r3, [r6, #2]
    82de:	e7ac      	b.n	823a <sys_heap_aligned_alloc+0x28>

000082e0 <sys_heap_init>:
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
    82e0:	3a04      	subs	r2, #4
{
    82e2:	b4f0      	push	{r4, r5, r6, r7}
    82e4:	4604      	mov	r4, r0

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    82e6:	1dc8      	adds	r0, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    82e8:	4411      	add	r1, r2
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    82ea:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    82ee:	f021 0107 	bic.w	r1, r1, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    82f2:	1a0e      	subs	r6, r1, r0
    82f4:	08f3      	lsrs	r3, r6, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    82f6:	6020      	str	r0, [r4, #0]
	return 31 - __builtin_clz(usable_sz);
    82f8:	fab3 f283 	clz	r2, r3
	h->end_chunk = heap_sz;
	h->avail_buckets = 0;
    82fc:	4604      	mov	r4, r0
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    82fe:	f1c2 0524 	rsb	r5, r2, #36	; 0x24
	h->avail_buckets = 0;
    8302:	2700      	movs	r7, #0
	h->end_chunk = heap_sz;
    8304:	6083      	str	r3, [r0, #8]
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    8306:	00ad      	lsls	r5, r5, #2
	h->avail_buckets = 0;
    8308:	f844 7f0c 	str.w	r7, [r4, #12]!
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    830c:	3507      	adds	r5, #7
	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    830e:	f1c2 0220 	rsb	r2, r2, #32
    8312:	08e9      	lsrs	r1, r5, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    8314:	eb04 0282 	add.w	r2, r4, r2, lsl #2
		h->buckets[i].next = 0;
    8318:	f844 7f04 	str.w	r7, [r4, #4]!
	for (int i = 0; i < nb_buckets; i++) {
    831c:	4294      	cmp	r4, r2
    831e:	d1fb      	bne.n	8318 <sys_heap_init+0x38>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    8320:	004a      	lsls	r2, r1, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    8322:	f042 0201 	orr.w	r2, r2, #1
    8326:	8042      	strh	r2, [r0, #2]
		((uint16_t *)cmem)[f] = val;
    8328:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    832c:	1a5a      	subs	r2, r3, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    832e:	0055      	lsls	r5, r2, #1
		((uint16_t *)cmem)[f] = val;
    8330:	8007      	strh	r7, [r0, #0]
    8332:	8065      	strh	r5, [r4, #2]
    8334:	1984      	adds	r4, r0, r6
    8336:	f820 1031 	strh.w	r1, [r0, r1, lsl #3]
	void *cmem = &buf[c];
    833a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
		((uint16_t *)cmem)[f] = val;
    833e:	8067      	strh	r7, [r4, #2]
    8340:	5382      	strh	r2, [r0, r6]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    8342:	885a      	ldrh	r2, [r3, #2]
    8344:	f042 0201 	orr.w	r2, r2, #1
    8348:	805a      	strh	r2, [r3, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
    834a:	bcf0      	pop	{r4, r5, r6, r7}
	free_list_add(h, chunk0_size);
    834c:	f7ff be40 	b.w	7fd0 <free_list_add>

00008350 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    8350:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    8352:	f013 0307 	ands.w	r3, r3, #7
    8356:	d105      	bne.n	8364 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    8358:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    835a:	2b00      	cmp	r3, #0
    835c:	bf0c      	ite	eq
    835e:	2000      	moveq	r0, #0
    8360:	2003      	movne	r0, #3
    8362:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    8364:	2b02      	cmp	r3, #2
    8366:	d105      	bne.n	8374 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    8368:	8b40      	ldrh	r0, [r0, #26]
    836a:	fab0 f080 	clz	r0, r0
    836e:	0940      	lsrs	r0, r0, #5
    8370:	0080      	lsls	r0, r0, #2
    8372:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    8374:	2b01      	cmp	r3, #1
    8376:	d105      	bne.n	8384 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    8378:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    837a:	2b00      	cmp	r3, #0
    837c:	bf0c      	ite	eq
    837e:	2000      	moveq	r0, #0
    8380:	2005      	movne	r0, #5
    8382:	4770      	bx	lr
	int evt = EVT_NOP;
    8384:	2000      	movs	r0, #0
}
    8386:	4770      	bx	lr

00008388 <validate_args>:
{
    8388:	b510      	push	{r4, lr}
    838a:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    838c:	b100      	cbz	r0, 8390 <validate_args+0x8>
    838e:	b911      	cbnz	r1, 8396 <validate_args+0xe>
		return -EINVAL;
    8390:	f06f 0015 	mvn.w	r0, #21
}
    8394:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    8396:	1d08      	adds	r0, r1, #4
    8398:	f000 f8ba 	bl	8510 <sys_notify_validate>
	if ((rv == 0)
    839c:	2800      	cmp	r0, #0
    839e:	d1f9      	bne.n	8394 <validate_args+0xc>
	    && ((cli->notify.flags
    83a0:	68a3      	ldr	r3, [r4, #8]
    83a2:	2b03      	cmp	r3, #3
    83a4:	d9f6      	bls.n	8394 <validate_args+0xc>
    83a6:	e7f3      	b.n	8390 <validate_args+0x8>

000083a8 <notify_one>:
{
    83a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    83ac:	460d      	mov	r5, r1
    83ae:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    83b0:	4619      	mov	r1, r3
    83b2:	1d28      	adds	r0, r5, #4
{
    83b4:	4690      	mov	r8, r2
    83b6:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    83b8:	f000 f8be 	bl	8538 <sys_notify_finalize>
	if (cb) {
    83bc:	4604      	mov	r4, r0
    83be:	b138      	cbz	r0, 83d0 <notify_one+0x28>
		cb(mgr, cli, state, res);
    83c0:	4633      	mov	r3, r6
    83c2:	4642      	mov	r2, r8
    83c4:	4629      	mov	r1, r5
    83c6:	4638      	mov	r0, r7
    83c8:	46a4      	mov	ip, r4
}
    83ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    83ce:	4760      	bx	ip
}
    83d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000083d4 <transition_complete>:
{
    83d4:	b410      	push	{r4}
	__asm__ volatile(
    83d6:	f04f 0440 	mov.w	r4, #64	; 0x40
    83da:	f3ef 8211 	mrs	r2, BASEPRI
    83de:	f384 8812 	msr	BASEPRI_MAX, r4
    83e2:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    83e6:	6141      	str	r1, [r0, #20]
}
    83e8:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    83ea:	2101      	movs	r1, #1
    83ec:	f7f9 b810 	b.w	1410 <process_event>

000083f0 <onoff_manager_init>:
{
    83f0:	b538      	push	{r3, r4, r5, lr}
    83f2:	460c      	mov	r4, r1
	if ((mgr == NULL)
    83f4:	4605      	mov	r5, r0
    83f6:	b158      	cbz	r0, 8410 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    83f8:	b151      	cbz	r1, 8410 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    83fa:	680b      	ldr	r3, [r1, #0]
    83fc:	b143      	cbz	r3, 8410 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    83fe:	684b      	ldr	r3, [r1, #4]
    8400:	b133      	cbz	r3, 8410 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    8402:	221c      	movs	r2, #28
    8404:	2100      	movs	r1, #0
    8406:	f000 fc46 	bl	8c96 <memset>
    840a:	612c      	str	r4, [r5, #16]
	return 0;
    840c:	2000      	movs	r0, #0
}
    840e:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    8410:	f06f 0015 	mvn.w	r0, #21
    8414:	e7fb      	b.n	840e <onoff_manager_init+0x1e>

00008416 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    8416:	b570      	push	{r4, r5, r6, lr}
    8418:	4605      	mov	r5, r0
    841a:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    841c:	f7ff ffb4 	bl	8388 <validate_args>

	if (rv < 0) {
    8420:	1e04      	subs	r4, r0, #0
    8422:	db15      	blt.n	8450 <onoff_request+0x3a>
    8424:	f04f 0340 	mov.w	r3, #64	; 0x40
    8428:	f3ef 8211 	mrs	r2, BASEPRI
    842c:	f383 8812 	msr	BASEPRI_MAX, r3
    8430:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    8434:	8b6b      	ldrh	r3, [r5, #26]
    8436:	8b2c      	ldrh	r4, [r5, #24]
    8438:	f64f 71ff 	movw	r1, #65535	; 0xffff
    843c:	428b      	cmp	r3, r1
    843e:	f004 0407 	and.w	r4, r4, #7
    8442:	d107      	bne.n	8454 <onoff_request+0x3e>
	__asm__ volatile(
    8444:	f382 8811 	msr	BASEPRI, r2
    8448:	f3bf 8f6f 	isb	sy
		rv = -EAGAIN;
    844c:	f06f 040a 	mvn.w	r4, #10
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    8450:	4620      	mov	r0, r4
    8452:	bd70      	pop	{r4, r5, r6, pc}
	if (state == ONOFF_STATE_ON) {
    8454:	2c02      	cmp	r4, #2
    8456:	d10c      	bne.n	8472 <onoff_request+0x5c>
		mgr->refs += 1U;
    8458:	3301      	adds	r3, #1
    845a:	836b      	strh	r3, [r5, #26]
    845c:	f382 8811 	msr	BASEPRI, r2
    8460:	f3bf 8f6f 	isb	sy
			notify_one(mgr, cli, state, 0);
    8464:	2300      	movs	r3, #0
    8466:	4622      	mov	r2, r4
    8468:	4631      	mov	r1, r6
    846a:	4628      	mov	r0, r5
    846c:	f7ff ff9c 	bl	83a8 <notify_one>
    8470:	e7ee      	b.n	8450 <onoff_request+0x3a>
	} else if ((state == ONOFF_STATE_OFF)
    8472:	2c06      	cmp	r4, #6
    8474:	d814      	bhi.n	84a0 <onoff_request+0x8a>
    8476:	e8df f004 	tbb	[pc, r4]
    847a:	1304      	.short	0x1304
    847c:	1a041313 	.word	0x1a041313
    8480:	04          	.byte	0x04
    8481:	00          	.byte	0x00
	parent->next = child;
    8482:	2300      	movs	r3, #0
    8484:	6033      	str	r3, [r6, #0]
	return list->tail;
    8486:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
    8488:	b93b      	cbnz	r3, 849a <onoff_request+0x84>
	list->head = node;
    848a:	e9c5 6600 	strd	r6, r6, [r5]
	if (start) {
    848e:	b9ac      	cbnz	r4, 84bc <onoff_request+0xa6>
		process_event(mgr, EVT_RECHECK, key);
    8490:	2102      	movs	r1, #2
    8492:	4628      	mov	r0, r5
    8494:	f7f8 ffbc 	bl	1410 <process_event>
    8498:	e7da      	b.n	8450 <onoff_request+0x3a>
	parent->next = child;
    849a:	601e      	str	r6, [r3, #0]
	list->tail = node;
    849c:	606e      	str	r6, [r5, #4]
}
    849e:	e7f6      	b.n	848e <onoff_request+0x78>
    84a0:	f382 8811 	msr	BASEPRI, r2
    84a4:	f3bf 8f6f 	isb	sy
		rv = -EIO;
    84a8:	f06f 0404 	mvn.w	r4, #4
    84ac:	e7d0      	b.n	8450 <onoff_request+0x3a>
    84ae:	f382 8811 	msr	BASEPRI, r2
    84b2:	f3bf 8f6f 	isb	sy
    84b6:	f06f 0485 	mvn.w	r4, #133	; 0x85
    84ba:	e7c9      	b.n	8450 <onoff_request+0x3a>
    84bc:	f382 8811 	msr	BASEPRI, r2
    84c0:	f3bf 8f6f 	isb	sy
		if (notify) {
    84c4:	e7c4      	b.n	8450 <onoff_request+0x3a>

000084c6 <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
    84c6:	b510      	push	{r4, lr}
	__asm__ volatile(
    84c8:	f04f 0340 	mov.w	r3, #64	; 0x40
    84cc:	f3ef 8211 	mrs	r2, BASEPRI
    84d0:	f383 8812 	msr	BASEPRI_MAX, r3
    84d4:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    84d8:	8b04      	ldrh	r4, [r0, #24]
    84da:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
    84de:	2c02      	cmp	r4, #2
    84e0:	d00a      	beq.n	84f8 <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
    84e2:	2c01      	cmp	r4, #1
    84e4:	bf0c      	ite	eq
    84e6:	f06f 0004 	mvneq.w	r0, #4
    84ea:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
    84ee:	f382 8811 	msr	BASEPRI, r2
    84f2:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
    84f6:	e008      	b.n	850a <onoff_release+0x44>
	mgr->refs -= 1U;
    84f8:	8b43      	ldrh	r3, [r0, #26]
    84fa:	3b01      	subs	r3, #1
    84fc:	b29b      	uxth	r3, r3
    84fe:	8343      	strh	r3, [r0, #26]
	if (stop) {
    8500:	b923      	cbnz	r3, 850c <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
    8502:	4621      	mov	r1, r4
    8504:	f7f8 ff84 	bl	1410 <process_event>
	int rv = state;
    8508:	4620      	mov	r0, r4
}
    850a:	bd10      	pop	{r4, pc}
	int rv = state;
    850c:	4620      	mov	r0, r4
    850e:	e7ee      	b.n	84ee <onoff_release+0x28>

00008510 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    8510:	4603      	mov	r3, r0
    8512:	b140      	cbz	r0, 8526 <sys_notify_validate+0x16>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    8514:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    8516:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    851a:	2a02      	cmp	r2, #2
    851c:	d006      	beq.n	852c <sys_notify_validate+0x1c>
    851e:	2a03      	cmp	r2, #3
    8520:	d004      	beq.n	852c <sys_notify_validate+0x1c>
    8522:	2a01      	cmp	r2, #1
    8524:	d005      	beq.n	8532 <sys_notify_validate+0x22>
    8526:	f06f 0015 	mvn.w	r0, #21
	if (rv == 0) {
		notify->result = 0;
	}

	return rv;
}
    852a:	4770      	bx	lr
		if (notify->method.signal == NULL) {
    852c:	681a      	ldr	r2, [r3, #0]
    852e:	2a00      	cmp	r2, #0
    8530:	d0f9      	beq.n	8526 <sys_notify_validate+0x16>
		notify->result = 0;
    8532:	2000      	movs	r0, #0
    8534:	6098      	str	r0, [r3, #8]
    8536:	4770      	bx	lr

00008538 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    8538:	b510      	push	{r4, lr}
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    853a:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    853c:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    853e:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    8542:	2a02      	cmp	r2, #2
{
    8544:	4603      	mov	r3, r0
	switch (method) {
    8546:	f04f 0400 	mov.w	r4, #0
    854a:	d007      	beq.n	855c <sys_notify_finalize+0x24>
    854c:	2a03      	cmp	r2, #3
    854e:	d002      	beq.n	8556 <sys_notify_finalize+0x1e>
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    8550:	605c      	str	r4, [r3, #4]
	sys_notify_generic_callback rv = NULL;
    8552:	2000      	movs	r0, #0
    8554:	e001      	b.n	855a <sys_notify_finalize+0x22>
		rv = notify->method.callback;
    8556:	6818      	ldr	r0, [r3, #0]
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    8558:	605c      	str	r4, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    855a:	bd10      	pop	{r4, pc}
		sig = notify->method.signal;
    855c:	6818      	ldr	r0, [r3, #0]
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    855e:	605c      	str	r4, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    8560:	2800      	cmp	r0, #0
    8562:	d0f6      	beq.n	8552 <sys_notify_finalize+0x1a>
		union { uintptr_t x; int val; } parm1 = { .val = result };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
    8564:	f7ff fc20 	bl	7da8 <z_impl_k_poll_signal_raise>
    8568:	e7f3      	b.n	8552 <sys_notify_finalize+0x1a>

0000856a <encode_uint>:
{
    856a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    856e:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier) != 0;
    8570:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    8572:	2b6f      	cmp	r3, #111	; 0x6f
{
    8574:	4680      	mov	r8, r0
    8576:	460f      	mov	r7, r1
    8578:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    857a:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    857e:	d029      	beq.n	85d4 <encode_uint+0x6a>
    8580:	d824      	bhi.n	85cc <encode_uint+0x62>
		return 10;
    8582:	2b58      	cmp	r3, #88	; 0x58
    8584:	bf0c      	ite	eq
    8586:	2610      	moveq	r6, #16
    8588:	260a      	movne	r6, #10
	char *bp = bps + (bpe - bps);
    858a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    858e:	4632      	mov	r2, r6
    8590:	2300      	movs	r3, #0
    8592:	4640      	mov	r0, r8
    8594:	4639      	mov	r1, r7
    8596:	f7f7 fda3 	bl	e0 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    859a:	2a09      	cmp	r2, #9
    859c:	b2d4      	uxtb	r4, r2
    859e:	d81e      	bhi.n	85de <encode_uint+0x74>
    85a0:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    85a2:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    85a4:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    85a6:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    85aa:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    85ae:	d301      	bcc.n	85b4 <encode_uint+0x4a>
    85b0:	45d1      	cmp	r9, sl
    85b2:	d811      	bhi.n	85d8 <encode_uint+0x6e>
	if (conv->flag_hash) {
    85b4:	782b      	ldrb	r3, [r5, #0]
    85b6:	069b      	lsls	r3, r3, #26
    85b8:	d505      	bpl.n	85c6 <encode_uint+0x5c>
		if (radix == 8) {
    85ba:	2e08      	cmp	r6, #8
    85bc:	d115      	bne.n	85ea <encode_uint+0x80>
			conv->altform_0 = true;
    85be:	78ab      	ldrb	r3, [r5, #2]
    85c0:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    85c4:	70ab      	strb	r3, [r5, #2]
}
    85c6:	4648      	mov	r0, r9
    85c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    85cc:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    85d0:	2b70      	cmp	r3, #112	; 0x70
    85d2:	e7d7      	b.n	8584 <encode_uint+0x1a>
	switch (specifier) {
    85d4:	2608      	movs	r6, #8
    85d6:	e7d8      	b.n	858a <encode_uint+0x20>
		value /= radix;
    85d8:	4680      	mov	r8, r0
    85da:	460f      	mov	r7, r1
    85dc:	e7d7      	b.n	858e <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    85de:	f1bb 0f19 	cmp.w	fp, #25
    85e2:	bf94      	ite	ls
    85e4:	3437      	addls	r4, #55	; 0x37
    85e6:	3457      	addhi	r4, #87	; 0x57
    85e8:	e7db      	b.n	85a2 <encode_uint+0x38>
		} else if (radix == 16) {
    85ea:	2e10      	cmp	r6, #16
    85ec:	d1eb      	bne.n	85c6 <encode_uint+0x5c>
			conv->altform_0c = true;
    85ee:	78ab      	ldrb	r3, [r5, #2]
    85f0:	f043 0310 	orr.w	r3, r3, #16
    85f4:	e7e6      	b.n	85c4 <encode_uint+0x5a>

000085f6 <outs>:
{
    85f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    85fa:	4607      	mov	r7, r0
    85fc:	4688      	mov	r8, r1
    85fe:	4615      	mov	r5, r2
    8600:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    8602:	4614      	mov	r4, r2
    8604:	42b4      	cmp	r4, r6
    8606:	d305      	bcc.n	8614 <outs+0x1e>
    8608:	b10e      	cbz	r6, 860e <outs+0x18>
	return (int)count;
    860a:	1b60      	subs	r0, r4, r5
    860c:	e008      	b.n	8620 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    860e:	7823      	ldrb	r3, [r4, #0]
    8610:	2b00      	cmp	r3, #0
    8612:	d0fa      	beq.n	860a <outs+0x14>
		int rc = out((int)*sp++, ctx);
    8614:	f814 0b01 	ldrb.w	r0, [r4], #1
    8618:	4641      	mov	r1, r8
    861a:	47b8      	blx	r7
		if (rc < 0) {
    861c:	2800      	cmp	r0, #0
    861e:	daf1      	bge.n	8604 <outs+0xe>
}
    8620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008624 <free_space>:
 * @retval true when space was calculated until end of buffer (and there might
 * be more space available after wrapping.
 * @retval false When result is total free space.
 */
static inline bool free_space(struct mpsc_pbuf_buffer *buffer, uint32_t *res)
{
    8624:	b510      	push	{r4, lr}
	if (buffer->flags & MPSC_PBUF_FULL) {
    8626:	6903      	ldr	r3, [r0, #16]
{
    8628:	4602      	mov	r2, r0
	if (buffer->flags & MPSC_PBUF_FULL) {
    862a:	f013 0008 	ands.w	r0, r3, #8
    862e:	d109      	bne.n	8644 <free_space+0x20>
		*res = 0;
		return false;
	}

	if (buffer->rd_idx > buffer->tmp_wr_idx) {
    8630:	6813      	ldr	r3, [r2, #0]
    8632:	68d4      	ldr	r4, [r2, #12]
    8634:	429c      	cmp	r4, r3
		*res =  buffer->rd_idx - buffer->tmp_wr_idx;
		return false;
	}
	*res = buffer->size - buffer->tmp_wr_idx;
    8636:	bf97      	itett	ls
    8638:	6a12      	ldrls	r2, [r2, #32]
		*res =  buffer->rd_idx - buffer->tmp_wr_idx;
    863a:	1ae3      	subhi	r3, r4, r3
	*res = buffer->size - buffer->tmp_wr_idx;
    863c:	1ad3      	subls	r3, r2, r3

	return true;
    863e:	2001      	movls	r0, #1
		*res =  buffer->rd_idx - buffer->tmp_wr_idx;
    8640:	600b      	str	r3, [r1, #0]
}
    8642:	bd10      	pop	{r4, pc}
    8644:	2300      	movs	r3, #0
		return false;
    8646:	4618      	mov	r0, r3
    8648:	e7fa      	b.n	8640 <free_space+0x1c>

0000864a <get_usage>:

	return false;
}

static inline uint32_t get_usage(struct mpsc_pbuf_buffer *buffer)
{
    864a:	b513      	push	{r0, r1, r4, lr}
	uint32_t f;

	if (free_space(buffer, &f)) {
    864c:	a901      	add	r1, sp, #4
{
    864e:	4604      	mov	r4, r0
	if (free_space(buffer, &f)) {
    8650:	f7ff ffe8 	bl	8624 <free_space>
    8654:	b120      	cbz	r0, 8660 <get_usage+0x16>
		f += (buffer->rd_idx - 1);
    8656:	9b01      	ldr	r3, [sp, #4]
    8658:	68e2      	ldr	r2, [r4, #12]
    865a:	3b01      	subs	r3, #1
    865c:	4413      	add	r3, r2
    865e:	9301      	str	r3, [sp, #4]
	}

	return buffer->size - 1 - f;
    8660:	6a20      	ldr	r0, [r4, #32]
    8662:	9b01      	ldr	r3, [sp, #4]
    8664:	1ac0      	subs	r0, r0, r3
}
    8666:	3801      	subs	r0, #1
    8668:	b002      	add	sp, #8
    866a:	bd10      	pop	{r4, pc}

0000866c <idx_inc>:
	return !item->hdr.valid && !item->hdr.busy;
}

static inline uint32_t idx_inc(struct mpsc_pbuf_buffer *buffer,
				uint32_t idx, int32_t val)
{
    866c:	b510      	push	{r4, lr}
    866e:	4604      	mov	r4, r0
	uint32_t i = idx + val;
    8670:	1850      	adds	r0, r2, r1

	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
    8672:	6922      	ldr	r2, [r4, #16]
		return i & (buffer->size - 1);
    8674:	6a23      	ldr	r3, [r4, #32]
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
    8676:	07d2      	lsls	r2, r2, #31
    8678:	d502      	bpl.n	8680 <idx_inc+0x14>
		return i & (buffer->size - 1);
    867a:	3b01      	subs	r3, #1
    867c:	4018      	ands	r0, r3
	}

	return (i >= buffer->size) ? i - buffer->size : i;
}
    867e:	bd10      	pop	{r4, pc}
	return (i >= buffer->size) ? i - buffer->size : i;
    8680:	4298      	cmp	r0, r3
    8682:	bf28      	it	cs
    8684:	1ac0      	subcs	r0, r0, r3
    8686:	e7fa      	b.n	867e <idx_inc+0x12>

00008688 <rd_idx_inc>:
		buffer->flags |= MPSC_PBUF_FULL;
	}
}

static void rd_idx_inc(struct mpsc_pbuf_buffer *buffer, int32_t wlen)
{
    8688:	b510      	push	{r4, lr}
    868a:	4604      	mov	r4, r0
    868c:	460a      	mov	r2, r1
	buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
    868e:	68c1      	ldr	r1, [r0, #12]
    8690:	f7ff ffec 	bl	866c <idx_inc>
	buffer->flags &= ~MPSC_PBUF_FULL;
    8694:	6923      	ldr	r3, [r4, #16]
	buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
    8696:	60e0      	str	r0, [r4, #12]
	buffer->flags &= ~MPSC_PBUF_FULL;
    8698:	f023 0308 	bic.w	r3, r3, #8
    869c:	6123      	str	r3, [r4, #16]
}
    869e:	bd10      	pop	{r4, pc}

000086a0 <add_skip_item>:

static void add_skip_item(struct mpsc_pbuf_buffer *buffer, uint32_t wlen)
{
    86a0:	b538      	push	{r3, r4, r5, lr}
    86a2:	460d      	mov	r5, r1
	union mpsc_pbuf_generic skip = {
		.skip = { .valid = 0, .busy = 1, .len = wlen }
	};

	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    86a4:	69c2      	ldr	r2, [r0, #28]
	union mpsc_pbuf_generic skip = {
    86a6:	008b      	lsls	r3, r1, #2
	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    86a8:	6801      	ldr	r1, [r0, #0]
	union mpsc_pbuf_generic skip = {
    86aa:	f043 0302 	orr.w	r3, r3, #2
	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    86ae:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
{
    86b2:	4604      	mov	r4, r0
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    86b4:	6801      	ldr	r1, [r0, #0]
    86b6:	462a      	mov	r2, r5
    86b8:	f7ff ffd8 	bl	866c <idx_inc>
	if (buffer->tmp_wr_idx == buffer->rd_idx) {
    86bc:	68e3      	ldr	r3, [r4, #12]
	tmp_wr_idx_inc(buffer, wlen);
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    86be:	6861      	ldr	r1, [r4, #4]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    86c0:	6020      	str	r0, [r4, #0]
	if (buffer->tmp_wr_idx == buffer->rd_idx) {
    86c2:	4298      	cmp	r0, r3
		buffer->flags |= MPSC_PBUF_FULL;
    86c4:	bf02      	ittt	eq
    86c6:	6923      	ldreq	r3, [r4, #16]
    86c8:	f043 0308 	orreq.w	r3, r3, #8
    86cc:	6123      	streq	r3, [r4, #16]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    86ce:	462a      	mov	r2, r5
    86d0:	4620      	mov	r0, r4
    86d2:	f7ff ffcb 	bl	866c <idx_inc>
    86d6:	6060      	str	r0, [r4, #4]
}
    86d8:	bd38      	pop	{r3, r4, r5, pc}

000086da <drop_item_locked>:

static bool drop_item_locked(struct mpsc_pbuf_buffer *buffer,
			     uint32_t free_wlen,
			     union mpsc_pbuf_generic **item_to_drop,
			     uint32_t *tmp_wr_idx_shift)
{
    86da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	union mpsc_pbuf_generic *item;
	uint32_t skip_wlen;

	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
    86de:	68c7      	ldr	r7, [r0, #12]
    86e0:	69c6      	ldr	r6, [r0, #28]
{
    86e2:	469b      	mov	fp, r3
	if (item->hdr.busy && !item->hdr.valid) {
    86e4:	f816 3027 	ldrb.w	r3, [r6, r7, lsl #2]
    86e8:	f003 0303 	and.w	r3, r3, #3
    86ec:	2b02      	cmp	r3, #2
{
    86ee:	4604      	mov	r4, r0
    86f0:	4688      	mov	r8, r1
    86f2:	4691      	mov	r9, r2
	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
    86f4:	eb06 0a87 	add.w	sl, r6, r7, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
    86f8:	f04f 0300 	mov.w	r3, #0
    86fc:	d009      	beq.n	8712 <drop_item_locked+0x38>
	skip_wlen = get_skip(item);
	*item_to_drop = NULL;
    86fe:	6013      	str	r3, [r2, #0]
	*tmp_wr_idx_shift = 0;
    8700:	f8cb 3000 	str.w	r3, [fp]
		buffer->tmp_rd_idx = buffer->rd_idx;
		return true;
	}

	/* Other options for dropping available only in overwrite mode. */
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE)) {
    8704:	6923      	ldr	r3, [r4, #16]
    8706:	0799      	lsls	r1, r3, #30
    8708:	d410      	bmi.n	872c <drop_item_locked+0x52>
		return false;
    870a:	2000      	movs	r0, #0
		MPSC_PBUF_DBG(buffer, "no space: dropping packet %p (len: %d)",
			       item, rd_wlen);
	}

	return true;
}
    870c:	b003      	add	sp, #12
    870e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return item->skip.len;
    8712:	f856 1027 	ldr.w	r1, [r6, r7, lsl #2]
	*item_to_drop = NULL;
    8716:	6013      	str	r3, [r2, #0]
	if (skip_wlen) {
    8718:	0889      	lsrs	r1, r1, #2
	*tmp_wr_idx_shift = 0;
    871a:	f8cb 3000 	str.w	r3, [fp]
	if (skip_wlen) {
    871e:	d0f1      	beq.n	8704 <drop_item_locked+0x2a>
		rd_idx_inc(buffer, skip_wlen);
    8720:	f7ff ffb2 	bl	8688 <rd_idx_inc>
		buffer->tmp_rd_idx = buffer->rd_idx;
    8724:	68e3      	ldr	r3, [r4, #12]
    8726:	60a3      	str	r3, [r4, #8]
		return true;
    8728:	2001      	movs	r0, #1
    872a:	e7ef      	b.n	870c <drop_item_locked+0x32>
	uint32_t rd_wlen = buffer->get_wlen(item);
    872c:	69a3      	ldr	r3, [r4, #24]
    872e:	4650      	mov	r0, sl
    8730:	4798      	blx	r3
	return item->hdr.valid;
    8732:	f816 3027 	ldrb.w	r3, [r6, r7, lsl #2]
	if (!is_valid(item)) {
    8736:	07da      	lsls	r2, r3, #31
	uint32_t rd_wlen = buffer->get_wlen(item);
    8738:	4605      	mov	r5, r0
	if (!is_valid(item)) {
    873a:	d5e6      	bpl.n	870a <drop_item_locked+0x30>
	} else if (item->hdr.busy) {
    873c:	f013 0302 	ands.w	r3, r3, #2
    8740:	d01d      	beq.n	877e <drop_item_locked+0xa4>
		if (free_wlen) {
    8742:	f1b8 0f00 	cmp.w	r8, #0
    8746:	d003      	beq.n	8750 <drop_item_locked+0x76>
			add_skip_item(buffer, free_wlen);
    8748:	4641      	mov	r1, r8
    874a:	4620      	mov	r0, r4
    874c:	f7ff ffa8 	bl	86a0 <add_skip_item>
		buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
    8750:	6861      	ldr	r1, [r4, #4]
    8752:	462a      	mov	r2, r5
    8754:	4620      	mov	r0, r4
    8756:	f7ff ff89 	bl	866c <idx_inc>
		if (buffer->rd_idx == buffer->tmp_rd_idx) {
    875a:	e9d4 3102 	ldrd	r3, r1, [r4, #8]
    875e:	4299      	cmp	r1, r3
		buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
    8760:	6060      	str	r0, [r4, #4]
		if (buffer->rd_idx == buffer->tmp_rd_idx) {
    8762:	d104      	bne.n	876e <drop_item_locked+0x94>
			buffer->tmp_rd_idx = idx_inc(buffer, buffer->tmp_rd_idx, rd_wlen);
    8764:	462a      	mov	r2, r5
    8766:	4620      	mov	r0, r4
    8768:	f7ff ff80 	bl	866c <idx_inc>
    876c:	60a0      	str	r0, [r4, #8]
		buffer->tmp_wr_idx = buffer->tmp_rd_idx;
    876e:	68a3      	ldr	r3, [r4, #8]
    8770:	6023      	str	r3, [r4, #0]
		buffer->rd_idx = buffer->tmp_rd_idx;
    8772:	60e3      	str	r3, [r4, #12]
		buffer->flags |= MPSC_PBUF_FULL;
    8774:	6923      	ldr	r3, [r4, #16]
    8776:	f043 0308 	orr.w	r3, r3, #8
    877a:	6123      	str	r3, [r4, #16]
    877c:	e7d4      	b.n	8728 <drop_item_locked+0x4e>
		rd_idx_inc(buffer, rd_wlen);
    877e:	4601      	mov	r1, r0
    8780:	4620      	mov	r0, r4
    8782:	9301      	str	r3, [sp, #4]
    8784:	f7ff ff80 	bl	8688 <rd_idx_inc>
		buffer->tmp_rd_idx = buffer->rd_idx;
    8788:	68e2      	ldr	r2, [r4, #12]
    878a:	60a2      	str	r2, [r4, #8]
		if (free_wlen) {
    878c:	f1b8 0f00 	cmp.w	r8, #0
    8790:	d004      	beq.n	879c <drop_item_locked+0xc2>
			buffer->buf[buffer->tmp_wr_idx] = invalid.raw;
    8792:	6821      	ldr	r1, [r4, #0]
    8794:	69e2      	ldr	r2, [r4, #28]
    8796:	9b01      	ldr	r3, [sp, #4]
    8798:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		*tmp_wr_idx_shift = rd_wlen + free_wlen;
    879c:	eb05 0208 	add.w	r2, r5, r8
    87a0:	f8cb 2000 	str.w	r2, [fp]
		buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, *tmp_wr_idx_shift);
    87a4:	6821      	ldr	r1, [r4, #0]
    87a6:	4620      	mov	r0, r4
    87a8:	f7ff ff60 	bl	866c <idx_inc>
		buffer->flags |= MPSC_PBUF_FULL;
    87ac:	6923      	ldr	r3, [r4, #16]
		buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, *tmp_wr_idx_shift);
    87ae:	6020      	str	r0, [r4, #0]
		buffer->flags |= MPSC_PBUF_FULL;
    87b0:	f043 0308 	orr.w	r3, r3, #8
    87b4:	6123      	str	r3, [r4, #16]
		item->hdr.valid = 0;
    87b6:	f816 3027 	ldrb.w	r3, [r6, r7, lsl #2]
    87ba:	f36f 0300 	bfc	r3, #0, #1
    87be:	f806 3027 	strb.w	r3, [r6, r7, lsl #2]
		*item_to_drop = item;
    87c2:	f8c9 a000 	str.w	sl, [r9]
		MPSC_PBUF_DBG(buffer, "no space: dropping packet %p (len: %d)",
    87c6:	e7af      	b.n	8728 <drop_item_locked+0x4e>

000087c8 <post_drop_action>:

static void post_drop_action(struct mpsc_pbuf_buffer *buffer,
			     uint32_t prev_tmp_wr_idx,
			     uint32_t tmp_wr_idx_shift)
{
    87c8:	b570      	push	{r4, r5, r6, lr}
    87ca:	4604      	mov	r4, r0
    87cc:	4615      	mov	r5, r2
	uint32_t cmp_tmp_wr_idx = idx_inc(buffer, prev_tmp_wr_idx, tmp_wr_idx_shift);
    87ce:	f7ff ff4d 	bl	866c <idx_inc>

	if (cmp_tmp_wr_idx == buffer->tmp_wr_idx) {
    87d2:	6823      	ldr	r3, [r4, #0]
    87d4:	4283      	cmp	r3, r0
    87d6:	d105      	bne.n	87e4 <post_drop_action+0x1c>
		/* Operation not interrupted by another alloc. */
		buffer->tmp_wr_idx = prev_tmp_wr_idx;
		buffer->flags &= ~MPSC_PBUF_FULL;
    87d8:	6923      	ldr	r3, [r4, #16]
		buffer->tmp_wr_idx = prev_tmp_wr_idx;
    87da:	6021      	str	r1, [r4, #0]
		buffer->flags &= ~MPSC_PBUF_FULL;
    87dc:	f023 0308 	bic.w	r3, r3, #8
    87e0:	6123      	str	r3, [r4, #16]
	buffer->buf[prev_tmp_wr_idx] = skip.raw;
	buffer->wr_idx = idx_inc(buffer,
				 buffer->wr_idx,
				 tmp_wr_idx_shift);
	/* full flag? */
}
    87e2:	bd70      	pop	{r4, r5, r6, pc}
	buffer->buf[prev_tmp_wr_idx] = skip.raw;
    87e4:	69e2      	ldr	r2, [r4, #28]
	union mpsc_pbuf_generic skip = {
    87e6:	00ab      	lsls	r3, r5, #2
    87e8:	f043 0302 	orr.w	r3, r3, #2
	buffer->buf[prev_tmp_wr_idx] = skip.raw;
    87ec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	buffer->wr_idx = idx_inc(buffer,
    87f0:	4620      	mov	r0, r4
    87f2:	6861      	ldr	r1, [r4, #4]
    87f4:	462a      	mov	r2, r5
    87f6:	f7ff ff39 	bl	866c <idx_inc>
    87fa:	6060      	str	r0, [r4, #4]
    87fc:	e7f1      	b.n	87e2 <post_drop_action+0x1a>

000087fe <max_utilization_update>:
{
    87fe:	b538      	push	{r3, r4, r5, lr}
	if (!(buffer->flags & MPSC_PBUF_MAX_UTILIZATION)) {
    8800:	6903      	ldr	r3, [r0, #16]
    8802:	075b      	lsls	r3, r3, #29
{
    8804:	4604      	mov	r4, r0
	if (!(buffer->flags & MPSC_PBUF_MAX_UTILIZATION)) {
    8806:	d506      	bpl.n	8816 <max_utilization_update+0x18>
	buffer->max_usage = MAX(buffer->max_usage, get_usage(buffer));
    8808:	6a45      	ldr	r5, [r0, #36]	; 0x24
    880a:	f7ff ff1e 	bl	864a <get_usage>
    880e:	4285      	cmp	r5, r0
    8810:	bf2c      	ite	cs
    8812:	6265      	strcs	r5, [r4, #36]	; 0x24
    8814:	6260      	strcc	r0, [r4, #36]	; 0x24
}
    8816:	bd38      	pop	{r3, r4, r5, pc}

00008818 <mpsc_pbuf_init>:
{
    8818:	b538      	push	{r3, r4, r5, lr}
    881a:	460d      	mov	r5, r1
    881c:	4604      	mov	r4, r0
	memset(buffer, 0, offsetof(struct mpsc_pbuf_buffer, buf));
    881e:	221c      	movs	r2, #28
    8820:	2100      	movs	r1, #0
    8822:	f000 fa38 	bl	8c96 <memset>
	buffer->get_wlen = cfg->get_wlen;
    8826:	68eb      	ldr	r3, [r5, #12]
    8828:	61a3      	str	r3, [r4, #24]
	buffer->notify_drop = cfg->notify_drop;
    882a:	68ab      	ldr	r3, [r5, #8]
    882c:	6163      	str	r3, [r4, #20]
	buffer->buf = cfg->buf;
    882e:	682b      	ldr	r3, [r5, #0]
    8830:	61e3      	str	r3, [r4, #28]
	buffer->size = cfg->size;
    8832:	686b      	ldr	r3, [r5, #4]
    8834:	6223      	str	r3, [r4, #32]
	buffer->max_usage = 0;
    8836:	2200      	movs	r2, #0
    8838:	6262      	str	r2, [r4, #36]	; 0x24
	buffer->flags = cfg->flags;
    883a:	692a      	ldr	r2, [r5, #16]
 * @param x value to check
 * @return true if @p x is a power of two, false otherwise
 */
static inline bool is_power_of_two(unsigned int x)
{
	return IS_POWER_OF_TWO(x);
    883c:	b123      	cbz	r3, 8848 <mpsc_pbuf_init+0x30>
    883e:	1e59      	subs	r1, r3, #1
    8840:	4219      	tst	r1, r3
		buffer->flags |= MPSC_PBUF_SIZE_POW2;
    8842:	bf08      	it	eq
    8844:	f042 0201 	orreq.w	r2, r2, #1
	buffer->flags = cfg->flags;
    8848:	6122      	str	r2, [r4, #16]
	return z_impl_k_sem_init(sem, initial_count, limit);
    884a:	2201      	movs	r2, #1
    884c:	f104 0028 	add.w	r0, r4, #40	; 0x28
    8850:	2100      	movs	r1, #0
}
    8852:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    8856:	f000 be83 	b.w	9560 <z_impl_k_sem_init>

0000885a <mpsc_pbuf_alloc>:
	} while (cont);
}

union mpsc_pbuf_generic *mpsc_pbuf_alloc(struct mpsc_pbuf_buffer *buffer,
					 size_t wlen, k_timeout_t timeout)
{
    885a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    885e:	b087      	sub	sp, #28
	union mpsc_pbuf_generic *item = NULL;
	union mpsc_pbuf_generic *dropped_item = NULL;
    8860:	2500      	movs	r5, #0
{
    8862:	9300      	str	r3, [sp, #0]
	uint32_t tmp_wr_idx_shift = 0;
	uint32_t tmp_wr_idx_val = 0;

	MPSC_PBUF_DBG(buffer, "alloc %d words", (int)wlen);

	if (wlen > (buffer->size)) {
    8864:	6a03      	ldr	r3, [r0, #32]
	union mpsc_pbuf_generic *dropped_item = NULL;
    8866:	9503      	str	r5, [sp, #12]
	if (wlen > (buffer->size)) {
    8868:	428b      	cmp	r3, r1
{
    886a:	4604      	mov	r4, r0
    886c:	460e      	mov	r6, r1
    886e:	4692      	mov	sl, r2
	uint32_t tmp_wr_idx_shift = 0;
    8870:	9505      	str	r5, [sp, #20]
		MPSC_PBUF_DBG(buffer, "Failed to alloc");
		return NULL;
    8872:	46a9      	mov	r9, r5
	if (wlen > (buffer->size)) {
    8874:	d33a      	bcc.n	88ec <mpsc_pbuf_alloc+0x92>
	__asm__ volatile(
    8876:	f04f 0340 	mov.w	r3, #64	; 0x40
    887a:	f3ef 8b11 	mrs	fp, BASEPRI
    887e:	f383 8812 	msr	BASEPRI_MAX, r3
    8882:	f3bf 8f6f 	isb	sy
	do {
		k_spinlock_key_t key;
		bool wrap;

		key = k_spin_lock(&buffer->lock);
		if (tmp_wr_idx_shift) {
    8886:	9a05      	ldr	r2, [sp, #20]
    8888:	46d8      	mov	r8, fp
    888a:	b12a      	cbz	r2, 8898 <mpsc_pbuf_alloc+0x3e>
			post_drop_action(buffer, tmp_wr_idx_val, tmp_wr_idx_shift);
    888c:	4629      	mov	r1, r5
    888e:	4620      	mov	r0, r4
    8890:	f7ff ff9a 	bl	87c8 <post_drop_action>
			tmp_wr_idx_shift = 0;
    8894:	2300      	movs	r3, #0
    8896:	9305      	str	r3, [sp, #20]
		}

		wrap = free_space(buffer, &free_wlen);
    8898:	a904      	add	r1, sp, #16
    889a:	4620      	mov	r0, r4
    889c:	f7ff fec2 	bl	8624 <free_space>

		if (free_wlen >= wlen) {
    88a0:	9904      	ldr	r1, [sp, #16]
    88a2:	42b1      	cmp	r1, r6
		wrap = free_space(buffer, &free_wlen);
    88a4:	4607      	mov	r7, r0
		if (free_wlen >= wlen) {
    88a6:	d32a      	bcc.n	88fe <mpsc_pbuf_alloc+0xa4>
			item =
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
    88a8:	6822      	ldr	r2, [r4, #0]
			item =
    88aa:	69e3      	ldr	r3, [r4, #28]
			item->hdr.valid = 0;
    88ac:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
    88b0:	f021 0103 	bic.w	r1, r1, #3
    88b4:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
			item =
    88b8:	eb03 0982 	add.w	r9, r3, r2, lsl #2
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    88bc:	6821      	ldr	r1, [r4, #0]
    88be:	4632      	mov	r2, r6
    88c0:	4620      	mov	r0, r4
    88c2:	f7ff fed3 	bl	866c <idx_inc>
	if (buffer->tmp_wr_idx == buffer->rd_idx) {
    88c6:	68e3      	ldr	r3, [r4, #12]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    88c8:	6020      	str	r0, [r4, #0]
	if (buffer->tmp_wr_idx == buffer->rd_idx) {
    88ca:	4298      	cmp	r0, r3
    88cc:	d012      	beq.n	88f4 <mpsc_pbuf_alloc+0x9a>
			item->hdr.busy = 0;
			tmp_wr_idx_inc(buffer, wlen);
			cont = false;
    88ce:	2700      	movs	r7, #0
	__asm__ volatile(
    88d0:	f388 8811 	msr	BASEPRI, r8
    88d4:	f3bf 8f6f 	isb	sy
			cont = drop_item_locked(buffer, free_wlen,
						&dropped_item, &tmp_wr_idx_shift);
		}
		k_spin_unlock(&buffer->lock, key);

		if (dropped_item) {
    88d8:	9903      	ldr	r1, [sp, #12]
    88da:	b129      	cbz	r1, 88e8 <mpsc_pbuf_alloc+0x8e>
			/* Notify about item being dropped. */
			if (buffer->notify_drop) {
    88dc:	6962      	ldr	r2, [r4, #20]
    88de:	b10a      	cbz	r2, 88e4 <mpsc_pbuf_alloc+0x8a>
				buffer->notify_drop(buffer, dropped_item);
    88e0:	4620      	mov	r0, r4
    88e2:	4790      	blx	r2
			}
			dropped_item = NULL;
    88e4:	2300      	movs	r3, #0
    88e6:	9303      	str	r3, [sp, #12]
		}
	} while (cont);
    88e8:	2f00      	cmp	r7, #0
    88ea:	d1c4      	bne.n	8876 <mpsc_pbuf_alloc+0x1c>
		/* During test fill with 0's to simplify message comparison */
		memset(item, 0, sizeof(int) * wlen);
	}

	return item;
}
    88ec:	4648      	mov	r0, r9
    88ee:	b007      	add	sp, #28
    88f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buffer->flags |= MPSC_PBUF_FULL;
    88f4:	6923      	ldr	r3, [r4, #16]
    88f6:	f043 0308 	orr.w	r3, r3, #8
    88fa:	6123      	str	r3, [r4, #16]
    88fc:	e7e7      	b.n	88ce <mpsc_pbuf_alloc+0x74>
		} else if (wrap) {
    88fe:	b118      	cbz	r0, 8908 <mpsc_pbuf_alloc+0xae>
			add_skip_item(buffer, free_wlen);
    8900:	4620      	mov	r0, r4
    8902:	f7ff fecd 	bl	86a0 <add_skip_item>
			cont = true;
    8906:	e7e3      	b.n	88d0 <mpsc_pbuf_alloc+0x76>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) && !k_is_in_isr()) {
    8908:	9b00      	ldr	r3, [sp, #0]
    890a:	ea5a 0303 	orrs.w	r3, sl, r3
    890e:	d01a      	beq.n	8946 <mpsc_pbuf_alloc+0xec>
    8910:	9101      	str	r1, [sp, #4]
    8912:	f000 fd85 	bl	9420 <k_is_in_isr>
    8916:	9901      	ldr	r1, [sp, #4]
    8918:	b9a8      	cbnz	r0, 8946 <mpsc_pbuf_alloc+0xec>
    891a:	f38b 8811 	msr	BASEPRI, fp
    891e:	f3bf 8f6f 	isb	sy
	return z_impl_k_sem_take(sem, timeout);
    8922:	9b00      	ldr	r3, [sp, #0]
    8924:	4652      	mov	r2, sl
    8926:	f104 0028 	add.w	r0, r4, #40	; 0x28
    892a:	f7fe fb6f 	bl	700c <z_impl_k_sem_take>
	__asm__ volatile(
    892e:	f04f 0340 	mov.w	r3, #64	; 0x40
    8932:	f3ef 8811 	mrs	r8, BASEPRI
    8936:	f383 8812 	msr	BASEPRI_MAX, r3
    893a:	f3bf 8f6f 	isb	sy
			cont = (err == 0) ? true : false;
    893e:	fab0 f780 	clz	r7, r0
    8942:	097f      	lsrs	r7, r7, #5
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) && !k_is_in_isr()) {
    8944:	e7c4      	b.n	88d0 <mpsc_pbuf_alloc+0x76>
			cont = drop_item_locked(buffer, free_wlen,
    8946:	ab05      	add	r3, sp, #20
    8948:	aa03      	add	r2, sp, #12
    894a:	4620      	mov	r0, r4
			tmp_wr_idx_val = buffer->tmp_wr_idx;
    894c:	6825      	ldr	r5, [r4, #0]
			cont = drop_item_locked(buffer, free_wlen,
    894e:	f7ff fec4 	bl	86da <drop_item_locked>
    8952:	4607      	mov	r7, r0
    8954:	e7bc      	b.n	88d0 <mpsc_pbuf_alloc+0x76>

00008956 <mpsc_pbuf_commit>:

void mpsc_pbuf_commit(struct mpsc_pbuf_buffer *buffer,
		       union mpsc_pbuf_generic *item)
{
    8956:	b570      	push	{r4, r5, r6, lr}
    8958:	4604      	mov	r4, r0
	uint32_t wlen = buffer->get_wlen(item);
    895a:	6983      	ldr	r3, [r0, #24]
    895c:	4608      	mov	r0, r1
{
    895e:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
    8960:	4798      	blx	r3
    8962:	4602      	mov	r2, r0
    8964:	f04f 0340 	mov.w	r3, #64	; 0x40
    8968:	f3ef 8611 	mrs	r6, BASEPRI
    896c:	f383 8812 	msr	BASEPRI_MAX, r3
    8970:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&buffer->lock);

	item->hdr.valid = 1;
    8974:	782b      	ldrb	r3, [r5, #0]
    8976:	f043 0301 	orr.w	r3, r3, #1
    897a:	702b      	strb	r3, [r5, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    897c:	6861      	ldr	r1, [r4, #4]
    897e:	4620      	mov	r0, r4
    8980:	f7ff fe74 	bl	866c <idx_inc>
    8984:	6060      	str	r0, [r4, #4]
	max_utilization_update(buffer);
    8986:	4620      	mov	r0, r4
    8988:	f7ff ff39 	bl	87fe <max_utilization_update>
	__asm__ volatile(
    898c:	f386 8811 	msr	BASEPRI, r6
    8990:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&buffer->lock, key);
	MPSC_PBUF_DBG(buffer, "committed %p", item);
}
    8994:	bd70      	pop	{r4, r5, r6, pc}

00008996 <mpsc_pbuf_claim>:
		}
	} while (cont);
}

const union mpsc_pbuf_generic *mpsc_pbuf_claim(struct mpsc_pbuf_buffer *buffer)
{
    8996:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8998:	4604      	mov	r4, r0
	__asm__ volatile(
    899a:	f04f 0340 	mov.w	r3, #64	; 0x40
    899e:	f3ef 8611 	mrs	r6, BASEPRI
    89a2:	f383 8812 	msr	BASEPRI_MAX, r3
    89a6:	f3bf 8f6f 	isb	sy
	if (buffer->flags & MPSC_PBUF_FULL || buffer->tmp_rd_idx > buffer->wr_idx) {
    89aa:	6923      	ldr	r3, [r4, #16]
    89ac:	f013 0f08 	tst.w	r3, #8
    89b0:	68a3      	ldr	r3, [r4, #8]
    89b2:	d102      	bne.n	89ba <mpsc_pbuf_claim+0x24>
    89b4:	6862      	ldr	r2, [r4, #4]
    89b6:	4293      	cmp	r3, r2
    89b8:	d900      	bls.n	89bc <mpsc_pbuf_claim+0x26>
		*res = buffer->size - buffer->tmp_rd_idx;
    89ba:	6a22      	ldr	r2, [r4, #32]

		cont = false;
		key = k_spin_lock(&buffer->lock);
		(void)available(buffer, &a);
		item = (union mpsc_pbuf_generic *)
			&buffer->buf[buffer->tmp_rd_idx];
    89bc:	69e1      	ldr	r1, [r4, #28]
	*res = (buffer->wr_idx - buffer->tmp_rd_idx);
    89be:	1ad2      	subs	r2, r2, r3

		if (!a || is_invalid(item)) {
    89c0:	b92a      	cbnz	r2, 89ce <mpsc_pbuf_claim+0x38>
	__asm__ volatile(
    89c2:	f386 8811 	msr	BASEPRI, r6
    89c6:	f3bf 8f6f 	isb	sy
			MPSC_PBUF_DBG(buffer, "invalid claim %d: %p", a, item);
			item = NULL;
    89ca:	2700      	movs	r7, #0
			MPSC_PBUF_DBG(buffer, ">>claimed %d: %p", a, item);
		}
		k_spin_unlock(&buffer->lock, key);
	} while (cont);

	return item;
    89cc:	e033      	b.n	8a36 <mpsc_pbuf_claim+0xa0>
	return !item->hdr.valid && !item->hdr.busy;
    89ce:	f811 2023 	ldrb.w	r2, [r1, r3, lsl #2]
		if (!a || is_invalid(item)) {
    89d2:	f012 0003 	ands.w	r0, r2, #3
		item = (union mpsc_pbuf_generic *)
    89d6:	eb01 0783 	add.w	r7, r1, r3, lsl #2
		if (!a || is_invalid(item)) {
    89da:	d0f2      	beq.n	89c2 <mpsc_pbuf_claim+0x2c>
	if (item->hdr.busy && !item->hdr.valid) {
    89dc:	2802      	cmp	r0, #2
    89de:	d103      	bne.n	89e8 <mpsc_pbuf_claim+0x52>
		return item->skip.len;
    89e0:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
			if (skip || !is_valid(item)) {
    89e4:	08ad      	lsrs	r5, r5, #2
    89e6:	d105      	bne.n	89f4 <mpsc_pbuf_claim+0x5e>
    89e8:	07d0      	lsls	r0, r2, #31
    89ea:	d412      	bmi.n	8a12 <mpsc_pbuf_claim+0x7c>
					skip ? skip : buffer->get_wlen(item);
    89ec:	69a3      	ldr	r3, [r4, #24]
    89ee:	4638      	mov	r0, r7
    89f0:	4798      	blx	r3
    89f2:	4605      	mov	r5, r0
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
    89f4:	68a1      	ldr	r1, [r4, #8]
    89f6:	462a      	mov	r2, r5
    89f8:	4620      	mov	r0, r4
    89fa:	f7ff fe37 	bl	866c <idx_inc>
				rd_idx_inc(buffer, inc);
    89fe:	4629      	mov	r1, r5
				buffer->tmp_rd_idx =
    8a00:	60a0      	str	r0, [r4, #8]
				rd_idx_inc(buffer, inc);
    8a02:	4620      	mov	r0, r4
    8a04:	f7ff fe40 	bl	8688 <rd_idx_inc>
    8a08:	f386 8811 	msr	BASEPRI, r6
    8a0c:	f3bf 8f6f 	isb	sy
	} while (cont);
    8a10:	e7c3      	b.n	899a <mpsc_pbuf_claim+0x4>
				item->hdr.busy = 1;
    8a12:	f042 0202 	orr.w	r2, r2, #2
    8a16:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
						buffer->get_wlen(item));
    8a1a:	4638      	mov	r0, r7
    8a1c:	69a3      	ldr	r3, [r4, #24]
					idx_inc(buffer, buffer->tmp_rd_idx,
    8a1e:	68a5      	ldr	r5, [r4, #8]
						buffer->get_wlen(item));
    8a20:	4798      	blx	r3
					idx_inc(buffer, buffer->tmp_rd_idx,
    8a22:	4629      	mov	r1, r5
						buffer->get_wlen(item));
    8a24:	4602      	mov	r2, r0
					idx_inc(buffer, buffer->tmp_rd_idx,
    8a26:	4620      	mov	r0, r4
    8a28:	f7ff fe20 	bl	866c <idx_inc>
				buffer->tmp_rd_idx =
    8a2c:	60a0      	str	r0, [r4, #8]
    8a2e:	f386 8811 	msr	BASEPRI, r6
    8a32:	f3bf 8f6f 	isb	sy
}
    8a36:	4638      	mov	r0, r7
    8a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00008a3a <mpsc_pbuf_free>:

void mpsc_pbuf_free(struct mpsc_pbuf_buffer *buffer,
		     const union mpsc_pbuf_generic *item)
{
    8a3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8a3c:	4604      	mov	r4, r0
	uint32_t wlen = buffer->get_wlen(item);
    8a3e:	6983      	ldr	r3, [r0, #24]
    8a40:	4608      	mov	r0, r1
{
    8a42:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
    8a44:	4798      	blx	r3
    8a46:	4606      	mov	r6, r0
	__asm__ volatile(
    8a48:	f04f 0340 	mov.w	r3, #64	; 0x40
    8a4c:	f3ef 8711 	mrs	r7, BASEPRI
    8a50:	f383 8812 	msr	BASEPRI_MAX, r3
    8a54:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&buffer->lock);
	union mpsc_pbuf_generic *witem = (union mpsc_pbuf_generic *)item;

	witem->hdr.valid = 0;
    8a58:	782b      	ldrb	r3, [r5, #0]
    8a5a:	f36f 0300 	bfc	r3, #0, #1
    8a5e:	702b      	strb	r3, [r5, #0]
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
    8a60:	6923      	ldr	r3, [r4, #16]
    8a62:	079b      	lsls	r3, r3, #30
    8a64:	d505      	bpl.n	8a72 <mpsc_pbuf_free+0x38>
		 ((uint32_t *)item == &buffer->buf[buffer->rd_idx])) {
    8a66:	68e2      	ldr	r2, [r4, #12]
    8a68:	69e3      	ldr	r3, [r4, #28]
    8a6a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
    8a6e:	429d      	cmp	r5, r3
    8a70:	d11a      	bne.n	8aa8 <mpsc_pbuf_free+0x6e>
		witem->hdr.busy = 0;
    8a72:	782b      	ldrb	r3, [r5, #0]
    8a74:	f36f 0341 	bfc	r3, #1, #1
    8a78:	702b      	strb	r3, [r5, #0]
		if (buffer->rd_idx == buffer->tmp_rd_idx) {
    8a7a:	e9d4 3102 	ldrd	r3, r1, [r4, #8]
    8a7e:	4299      	cmp	r1, r3
    8a80:	d104      	bne.n	8a8c <mpsc_pbuf_free+0x52>
			 * at claimed item. In that case tmp_rd_idx points at
			 * the same location. In that case increment also tmp_rd_idx
			 * which will mark freed buffer as the only free space in
			 * the buffer.
			 */
			buffer->tmp_rd_idx = idx_inc(buffer, buffer->tmp_rd_idx, wlen);
    8a82:	4632      	mov	r2, r6
    8a84:	4620      	mov	r0, r4
    8a86:	f7ff fdf1 	bl	866c <idx_inc>
    8a8a:	60a0      	str	r0, [r4, #8]
		}
		rd_idx_inc(buffer, wlen);
    8a8c:	4631      	mov	r1, r6
    8a8e:	4620      	mov	r0, r4
    8a90:	f7ff fdfa 	bl	8688 <rd_idx_inc>
	__asm__ volatile(
    8a94:	f387 8811 	msr	BASEPRI, r7
    8a98:	f3bf 8f6f 	isb	sy
	z_impl_k_sem_give(sem);
    8a9c:	f104 0028 	add.w	r0, r4, #40	; 0x28
	}
	MPSC_PBUF_DBG(buffer, "<<freed: %p", item);

	k_spin_unlock(&buffer->lock, key);
	k_sem_give(&buffer->sem);
}
    8aa0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    8aa4:	f7fe ba8c 	b.w	6fc0 <z_impl_k_sem_give>
		witem->skip.len = wlen;
    8aa8:	682b      	ldr	r3, [r5, #0]
    8aaa:	f360 039f 	bfi	r3, r0, #2, #30
    8aae:	602b      	str	r3, [r5, #0]
    8ab0:	e7f0      	b.n	8a94 <mpsc_pbuf_free+0x5a>

00008ab2 <mpsc_pbuf_is_pending>:
	if (buffer->flags & MPSC_PBUF_FULL || buffer->tmp_rd_idx > buffer->wr_idx) {
    8ab2:	6902      	ldr	r2, [r0, #16]
    8ab4:	6883      	ldr	r3, [r0, #8]
    8ab6:	0712      	lsls	r2, r2, #28
    8ab8:	d402      	bmi.n	8ac0 <mpsc_pbuf_is_pending+0xe>
    8aba:	6842      	ldr	r2, [r0, #4]
    8abc:	429a      	cmp	r2, r3
    8abe:	d200      	bcs.n	8ac2 <mpsc_pbuf_is_pending+0x10>
		*res = buffer->size - buffer->tmp_rd_idx;
    8ac0:	6a02      	ldr	r2, [r0, #32]
	*res = (buffer->wr_idx - buffer->tmp_rd_idx);
    8ac2:	1ad3      	subs	r3, r2, r3
	uint32_t a;

	(void)available(buffer, &a);

	return a ? true : false;
}
    8ac4:	1e18      	subs	r0, r3, #0
    8ac6:	bf18      	it	ne
    8ac8:	2001      	movne	r0, #1
    8aca:	4770      	bx	lr

00008acc <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_STRIP_PATHS, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    8acc:	4770      	bx	lr

00008ace <log_msg_generic_get_wlen>:
	return msg->generic.type == Z_LOG_MSG_LOG;
    8ace:	7803      	ldrb	r3, [r0, #0]
	if (z_log_item_is_msg(generic_msg)) {
    8ad0:	075b      	lsls	r3, r3, #29
	return Z_LOG_MSG_ALIGNED_WLEN(desc.package_len, desc.data_len);
    8ad2:	bf5f      	itttt	pl
    8ad4:	6803      	ldrpl	r3, [r0, #0]
    8ad6:	8842      	ldrhpl	r2, [r0, #2]
    8ad8:	f3c3 234a 	ubfxpl	r3, r3, #9, #11
    8adc:	eb03 1012 	addpl.w	r0, r3, r2, lsr #4
    8ae0:	bf5d      	ittte	pl
    8ae2:	3017      	addpl	r0, #23
    8ae4:	f020 0007 	bicpl.w	r0, r0, #7
    8ae8:	0880      	lsrpl	r0, r0, #2
	return 0;
    8aea:	2000      	movmi	r0, #0
}
    8aec:	4770      	bx	lr

00008aee <dummy_timestamp>:
}
    8aee:	2000      	movs	r0, #0
    8af0:	4770      	bx	lr

00008af2 <default_get_timestamp>:
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    8af2:	f000 bb02 	b.w	90fa <sys_clock_cycle_get_32>

00008af6 <atomic_inc>:
{
    8af6:	4603      	mov	r3, r0
}
    8af8:	f3bf 8f5b 	dmb	ish
    8afc:	e853 0f00 	ldrex	r0, [r3]
    8b00:	1c42      	adds	r2, r0, #1
    8b02:	e843 2100 	strex	r1, r2, [r3]
    8b06:	2900      	cmp	r1, #0
    8b08:	d1f8      	bne.n	8afc <atomic_inc+0x6>
    8b0a:	f3bf 8f5b 	dmb	ish
    8b0e:	4770      	bx	lr

00008b10 <z_log_vprintk>:
{
    8b10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    8b12:	2300      	movs	r3, #0
    8b14:	e9cd 0102 	strd	r0, r1, [sp, #8]
    8b18:	e9cd 3300 	strd	r3, r3, [sp]
    8b1c:	461a      	mov	r2, r3
    8b1e:	4619      	mov	r1, r3
    8b20:	4618      	mov	r0, r3
    8b22:	f7f9 fc51 	bl	23c8 <z_impl_z_log_msg_runtime_vcreate>
}
    8b26:	b005      	add	sp, #20
    8b28:	f85d fb04 	ldr.w	pc, [sp], #4

00008b2c <z_log_notify_drop>:
				     const union mpsc_pbuf_generic *item)
{
	ARG_UNUSED(buffer);
	ARG_UNUSED(item);

	z_log_dropped(true);
    8b2c:	2001      	movs	r0, #1
    8b2e:	f7f9 ba03 	b.w	1f38 <z_log_dropped>

00008b32 <z_log_get_tag>:
}
    8b32:	2000      	movs	r0, #0
    8b34:	4770      	bx	lr

00008b36 <z_cbprintf_cpy>:
{
    8b36:	b570      	push	{r4, r5, r6, lr}
	if ((desc->size - desc->off) < len) {
    8b38:	e9d2 3601 	ldrd	r3, r6, [r2, #4]
    8b3c:	1b9b      	subs	r3, r3, r6
    8b3e:	428b      	cmp	r3, r1
{
    8b40:	460c      	mov	r4, r1
    8b42:	4615      	mov	r5, r2
	if ((desc->size - desc->off) < len) {
    8b44:	d30a      	bcc.n	8b5c <z_cbprintf_cpy+0x26>
	memcpy(&((uint8_t *)desc->buf)[desc->off], buf, len);
    8b46:	6813      	ldr	r3, [r2, #0]
    8b48:	460a      	mov	r2, r1
    8b4a:	4601      	mov	r1, r0
    8b4c:	1998      	adds	r0, r3, r6
    8b4e:	f000 f897 	bl	8c80 <memcpy>
	desc->off += len;
    8b52:	68ab      	ldr	r3, [r5, #8]
    8b54:	4423      	add	r3, r4
    8b56:	60ab      	str	r3, [r5, #8]
	return len;
    8b58:	4620      	mov	r0, r4
}
    8b5a:	bd70      	pop	{r4, r5, r6, pc}
		return -ENOSPC;
    8b5c:	f06f 001b 	mvn.w	r0, #27
    8b60:	e7fb      	b.n	8b5a <z_cbprintf_cpy+0x24>

00008b62 <z_log_msg_finalize>:
{
    8b62:	b570      	push	{r4, r5, r6, lr}
    8b64:	460e      	mov	r6, r1
    8b66:	4615      	mov	r5, r2
    8b68:	4619      	mov	r1, r3
	if (!msg) {
    8b6a:	4604      	mov	r4, r0
    8b6c:	b918      	cbnz	r0, 8b76 <z_log_msg_finalize+0x14>
}
    8b6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
    8b72:	f7f9 b9e1 	b.w	1f38 <z_log_dropped>
	if (data) {
    8b76:	b133      	cbz	r3, 8b86 <z_log_msg_finalize+0x24>
		uint8_t *d = msg->data + desc.package_len;
    8b78:	f3c2 234a 	ubfx	r3, r2, #9, #11
    8b7c:	3010      	adds	r0, #16
		memcpy(d, data, desc.data_len);
    8b7e:	0d12      	lsrs	r2, r2, #20
    8b80:	4418      	add	r0, r3
    8b82:	f000 f87d 	bl	8c80 <memcpy>
	msg->hdr.source = source;
    8b86:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg_commit(msg);
    8b8a:	4620      	mov	r0, r4
}
    8b8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg_commit(msg);
    8b90:	f7f9 bb62 	b.w	2258 <z_log_msg_commit>

00008b94 <buffer_write>:
{
    8b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b96:	4606      	mov	r6, r0
    8b98:	460d      	mov	r5, r1
    8b9a:	4614      	mov	r4, r2
    8b9c:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
    8b9e:	4621      	mov	r1, r4
    8ba0:	4628      	mov	r0, r5
    8ba2:	463a      	mov	r2, r7
    8ba4:	47b0      	blx	r6
	} while (len != 0);
    8ba6:	1a24      	subs	r4, r4, r0
		buf += processed;
    8ba8:	4405      	add	r5, r0
	} while (len != 0);
    8baa:	d1f8      	bne.n	8b9e <buffer_write+0xa>
}
    8bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00008bae <cbvprintf>:
{
    8bae:	b513      	push	{r0, r1, r4, lr}
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    8bb0:	2400      	movs	r4, #0
    8bb2:	9400      	str	r4, [sp, #0]
    8bb4:	f7f8 fd3a 	bl	162c <z_cbvprintf_impl>
}
    8bb8:	b002      	add	sp, #8
    8bba:	bd10      	pop	{r4, pc}

00008bbc <log_output_flush>:
{
    8bbc:	b510      	push	{r4, lr}
		     output->control_block->offset,
    8bbe:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    8bc0:	6881      	ldr	r1, [r0, #8]
{
    8bc2:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
    8bc4:	e9d2 2300 	ldrd	r2, r3, [r2]
    8bc8:	6800      	ldr	r0, [r0, #0]
    8bca:	f7ff ffe3 	bl	8b94 <buffer_write>
	output->control_block->offset = 0;
    8bce:	6863      	ldr	r3, [r4, #4]
    8bd0:	2200      	movs	r2, #0
    8bd2:	601a      	str	r2, [r3, #0]
}
    8bd4:	bd10      	pop	{r4, pc}

00008bd6 <out_func>:
{
    8bd6:	b538      	push	{r3, r4, r5, lr}
	if (out_ctx->control_block->offset == out_ctx->size) {
    8bd8:	684b      	ldr	r3, [r1, #4]
    8bda:	681a      	ldr	r2, [r3, #0]
    8bdc:	68cb      	ldr	r3, [r1, #12]
    8bde:	429a      	cmp	r2, r3
{
    8be0:	4605      	mov	r5, r0
    8be2:	460c      	mov	r4, r1
	if (out_ctx->control_block->offset == out_ctx->size) {
    8be4:	d102      	bne.n	8bec <out_func+0x16>
		log_output_flush(out_ctx);
    8be6:	4608      	mov	r0, r1
    8be8:	f7ff ffe8 	bl	8bbc <log_output_flush>
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    8bec:	6863      	ldr	r3, [r4, #4]
    8bee:	f3bf 8f5b 	dmb	ish
    8bf2:	e853 2f00 	ldrex	r2, [r3]
    8bf6:	1c51      	adds	r1, r2, #1
    8bf8:	e843 1000 	strex	r0, r1, [r3]
    8bfc:	2800      	cmp	r0, #0
    8bfe:	d1f8      	bne.n	8bf2 <out_func+0x1c>
    8c00:	f3bf 8f5b 	dmb	ish
	out_ctx->buf[idx] = (uint8_t)c;
    8c04:	68a3      	ldr	r3, [r4, #8]
    8c06:	549d      	strb	r5, [r3, r2]
}
    8c08:	2000      	movs	r0, #0
    8c0a:	bd38      	pop	{r3, r4, r5, pc}

00008c0c <cr_out_func>:
	if (c == '\n') {
    8c0c:	280a      	cmp	r0, #10
{
    8c0e:	b538      	push	{r3, r4, r5, lr}
    8c10:	4604      	mov	r4, r0
    8c12:	460d      	mov	r5, r1
	if (c == '\n') {
    8c14:	d102      	bne.n	8c1c <cr_out_func+0x10>
		out_func((int)'\r', ctx);
    8c16:	200d      	movs	r0, #13
    8c18:	f7ff ffdd 	bl	8bd6 <out_func>
	out_func(c, ctx);
    8c1c:	4629      	mov	r1, r5
    8c1e:	4620      	mov	r0, r4
    8c20:	f7ff ffd9 	bl	8bd6 <out_func>
}
    8c24:	2000      	movs	r0, #0
    8c26:	bd38      	pop	{r3, r4, r5, pc}

00008c28 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
    8c28:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    8c2a:	6800      	ldr	r0, [r0, #0]
    8c2c:	f7f9 bfd8 	b.w	2be0 <z_arm_fatal_error>

00008c30 <z_irq_spurious>:
	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    8c30:	2100      	movs	r1, #0
    8c32:	2001      	movs	r0, #1
    8c34:	f7f9 bfd4 	b.w	2be0 <z_arm_fatal_error>

00008c38 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    8c38:	b508      	push	{r3, lr}
	handler();
    8c3a:	f7fa f88f 	bl	2d5c <z_SysNmiOnReset>
	z_arm_int_exit();
}
    8c3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    8c42:	f7fa b961 	b.w	2f08 <z_arm_exc_exit>

00008c46 <z_log_msg_static_create.constprop.0>:
	z_impl_z_log_msg_static_create(source, desc, package, data);
    8c46:	2300      	movs	r3, #0
    8c48:	f7f9 bb3a 	b.w	22c0 <z_impl_z_log_msg_static_create>

00008c4c <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    8c4c:	3901      	subs	r1, #1
    8c4e:	4603      	mov	r3, r0
    8c50:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    8c54:	b90a      	cbnz	r2, 8c5a <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    8c56:	701a      	strb	r2, [r3, #0]

	return dest;
}
    8c58:	4770      	bx	lr
		*d = *s;
    8c5a:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    8c5e:	e7f7      	b.n	8c50 <strcpy+0x4>

00008c60 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    8c60:	4603      	mov	r3, r0
	size_t n = 0;
    8c62:	2000      	movs	r0, #0

	while (*s != '\0') {
    8c64:	5c1a      	ldrb	r2, [r3, r0]
    8c66:	b902      	cbnz	r2, 8c6a <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    8c68:	4770      	bx	lr
		n++;
    8c6a:	3001      	adds	r0, #1
    8c6c:	e7fa      	b.n	8c64 <strlen+0x4>

00008c6e <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    8c6e:	4603      	mov	r3, r0
	size_t n = 0;
    8c70:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    8c72:	5c1a      	ldrb	r2, [r3, r0]
    8c74:	b10a      	cbz	r2, 8c7a <strnlen+0xc>
    8c76:	4288      	cmp	r0, r1
    8c78:	d100      	bne.n	8c7c <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    8c7a:	4770      	bx	lr
		n++;
    8c7c:	3001      	adds	r0, #1
    8c7e:	e7f8      	b.n	8c72 <strnlen+0x4>

00008c80 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    8c80:	b510      	push	{r4, lr}
    8c82:	1e43      	subs	r3, r0, #1
    8c84:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    8c86:	4291      	cmp	r1, r2
    8c88:	d100      	bne.n	8c8c <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    8c8a:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    8c8c:	f811 4b01 	ldrb.w	r4, [r1], #1
    8c90:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    8c94:	e7f7      	b.n	8c86 <memcpy+0x6>

00008c96 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    8c96:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    8c98:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    8c9a:	4603      	mov	r3, r0
	while (n > 0) {
    8c9c:	4293      	cmp	r3, r2
    8c9e:	d100      	bne.n	8ca2 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    8ca0:	4770      	bx	lr
		*(d_byte++) = c_byte;
    8ca2:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    8ca6:	e7f9      	b.n	8c9c <memset+0x6>

00008ca8 <_stdout_hook_default>:
}
    8ca8:	f04f 30ff 	mov.w	r0, #4294967295
    8cac:	4770      	bx	lr

00008cae <nordicsemi_nrf52_init>:
	__asm__ volatile(
    8cae:	f04f 0240 	mov.w	r2, #64	; 0x40
    8cb2:	f3ef 8311 	mrs	r3, BASEPRI
    8cb6:	f382 8812 	msr	BASEPRI_MAX, r2
    8cba:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    8cbe:	f383 8811 	msr	BASEPRI, r3
    8cc2:	f3bf 8f6f 	isb	sy
}
    8cc6:	2000      	movs	r0, #0
    8cc8:	4770      	bx	lr

00008cca <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    8cca:	2806      	cmp	r0, #6
    8ccc:	d108      	bne.n	8ce0 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    8cce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8cd2:	2201      	movs	r2, #1
    8cd4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    8cd8:	f3bf 8f4f 	dsb	sy
        __WFE();
    8cdc:	bf20      	wfe
    while (true)
    8cde:	e7fd      	b.n	8cdc <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    8ce0:	4770      	bx	lr

00008ce2 <pm_state_exit_post_ops>:
    8ce2:	2300      	movs	r3, #0
    8ce4:	f383 8811 	msr	BASEPRI, r3
    8ce8:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    8cec:	4770      	bx	lr

00008cee <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    8cee:	6903      	ldr	r3, [r0, #16]
    8cf0:	b2c9      	uxtb	r1, r1
    8cf2:	220c      	movs	r2, #12
    8cf4:	fb01 3302 	mla	r3, r1, r2, r3
    8cf8:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    8cfa:	f000 0007 	and.w	r0, r0, #7
    8cfe:	4770      	bx	lr

00008d00 <set_on_state>:
	__asm__ volatile(
    8d00:	f04f 0340 	mov.w	r3, #64	; 0x40
    8d04:	f3ef 8211 	mrs	r2, BASEPRI
    8d08:	f383 8812 	msr	BASEPRI_MAX, r3
    8d0c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    8d10:	6803      	ldr	r3, [r0, #0]
    8d12:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    8d16:	f043 0302 	orr.w	r3, r3, #2
    8d1a:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    8d1c:	f382 8811 	msr	BASEPRI, r2
    8d20:	f3bf 8f6f 	isb	sy
}
    8d24:	4770      	bx	lr

00008d26 <stop>:
{
    8d26:	b570      	push	{r4, r5, r6, lr}
    8d28:	b2c9      	uxtb	r1, r1
	struct nrf_clock_control_data *data = dev->data;
    8d2a:	6903      	ldr	r3, [r0, #16]
	__asm__ volatile(
    8d2c:	f04f 0440 	mov.w	r4, #64	; 0x40
    8d30:	f3ef 8511 	mrs	r5, BASEPRI
    8d34:	f384 8812 	msr	BASEPRI_MAX, r4
    8d38:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    8d3c:	260c      	movs	r6, #12
    8d3e:	fb06 3401 	mla	r4, r6, r1, r3
    8d42:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    8d44:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    8d48:	d008      	beq.n	8d5c <stop+0x36>
    8d4a:	42a2      	cmp	r2, r4
    8d4c:	d006      	beq.n	8d5c <stop+0x36>
	__asm__ volatile(
    8d4e:	f385 8811 	msr	BASEPRI, r5
    8d52:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    8d56:	f04f 30ff 	mov.w	r0, #4294967295
}
    8d5a:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    8d5c:	4371      	muls	r1, r6
    8d5e:	440b      	add	r3, r1
    8d60:	2201      	movs	r2, #1
    8d62:	641a      	str	r2, [r3, #64]	; 0x40
    8d64:	f385 8811 	msr	BASEPRI, r5
    8d68:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    8d6c:	6843      	ldr	r3, [r0, #4]
    8d6e:	440b      	add	r3, r1
    8d70:	685b      	ldr	r3, [r3, #4]
    8d72:	4798      	blx	r3
	return 0;
    8d74:	2000      	movs	r0, #0
    8d76:	e7f0      	b.n	8d5a <stop+0x34>

00008d78 <api_stop>:
	return stop(dev, subsys, CTX_API);
    8d78:	2280      	movs	r2, #128	; 0x80
    8d7a:	f7ff bfd4 	b.w	8d26 <stop>

00008d7e <async_start>:
{
    8d7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8d80:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    8d82:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    8d84:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    8d86:	f04f 0540 	mov.w	r5, #64	; 0x40
    8d8a:	f3ef 8611 	mrs	r6, BASEPRI
    8d8e:	f385 8812 	msr	BASEPRI_MAX, r5
    8d92:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    8d96:	250c      	movs	r5, #12
    8d98:	4369      	muls	r1, r5
    8d9a:	440c      	add	r4, r1
    8d9c:	6c25      	ldr	r5, [r4, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    8d9e:	f005 0c07 	and.w	ip, r5, #7
    8da2:	f1bc 0f01 	cmp.w	ip, #1
    8da6:	d10b      	bne.n	8dc0 <async_start+0x42>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    8da8:	6427      	str	r7, [r4, #64]	; 0x40
	__asm__ volatile(
    8daa:	f386 8811 	msr	BASEPRI, r6
    8dae:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    8db2:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    8db6:	6843      	ldr	r3, [r0, #4]
    8db8:	585b      	ldr	r3, [r3, r1]
    8dba:	4798      	blx	r3
	return 0;
    8dbc:	2000      	movs	r0, #0
}
    8dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    8dc0:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    8dc4:	42af      	cmp	r7, r5
    8dc6:	f386 8811 	msr	BASEPRI, r6
    8dca:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    8dce:	bf0c      	ite	eq
    8dd0:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    8dd4:	f04f 30ff 	movne.w	r0, #4294967295
    8dd8:	e7f1      	b.n	8dbe <async_start+0x40>

00008dda <api_start>:
{
    8dda:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    8ddc:	2480      	movs	r4, #128	; 0x80
    8dde:	9400      	str	r4, [sp, #0]
    8de0:	f7ff ffcd 	bl	8d7e <async_start>
}
    8de4:	b002      	add	sp, #8
    8de6:	bd10      	pop	{r4, pc}

00008de8 <onoff_started_callback>:
{
    8de8:	b410      	push	{r4}
	return &data->mgr[type];
    8dea:	6900      	ldr	r0, [r0, #16]
    8dec:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    8dee:	241c      	movs	r4, #28
    8df0:	fb03 0004 	mla	r0, r3, r4, r0
    8df4:	2100      	movs	r1, #0
}
    8df6:	bc10      	pop	{r4}
	notify(mgr, 0);
    8df8:	4710      	bx	r2

00008dfa <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    8dfa:	2000      	movs	r0, #0
    8dfc:	f000 b9ff 	b.w	91fe <nrfx_clock_start>

00008e00 <blocking_start_callback>:
{
    8e00:	4610      	mov	r0, r2
    8e02:	f7fe b8dd 	b.w	6fc0 <z_impl_k_sem_give>

00008e06 <lfclk_stop>:
{
    8e06:	b508      	push	{r3, lr}
		z_nrf_clock_calibration_lfclk_stopped();
    8e08:	f7fa ff20 	bl	3c4c <z_nrf_clock_calibration_lfclk_stopped>
}
    8e0c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    8e10:	2000      	movs	r0, #0
    8e12:	f000 ba2c 	b.w	926e <nrfx_clock_stop>

00008e16 <timeout_handler>:
	start_cal_process();
    8e16:	f7fa be69 	b.w	3aec <start_cal_process>

00008e1a <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8e1a:	6843      	ldr	r3, [r0, #4]
    8e1c:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    8e1e:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    8e22:	600b      	str	r3, [r1, #0]
}
    8e24:	2000      	movs	r0, #0
    8e26:	4770      	bx	lr

00008e28 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8e28:	6843      	ldr	r3, [r0, #4]
    8e2a:	685b      	ldr	r3, [r3, #4]
	const uint32_t set_mask = value & mask;
    8e2c:	ea02 0001 	and.w	r0, r2, r1
	const uint32_t clear_mask = (~set_mask) & mask;
    8e30:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
    8e34:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    8e38:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    8e3c:	2000      	movs	r0, #0
    8e3e:	4770      	bx	lr

00008e40 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8e40:	6843      	ldr	r3, [r0, #4]
    8e42:	685b      	ldr	r3, [r3, #4]
}
    8e44:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    8e46:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    8e4a:	4770      	bx	lr

00008e4c <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8e4c:	6843      	ldr	r3, [r0, #4]
    8e4e:	685b      	ldr	r3, [r3, #4]
}
    8e50:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    8e52:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    8e56:	4770      	bx	lr

00008e58 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8e58:	6843      	ldr	r3, [r0, #4]
    8e5a:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    8e5c:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	const uint32_t set_mask = value & mask;
    8e60:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
    8e64:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
    8e66:	f8c2 0508 	str.w	r0, [r2, #1288]	; 0x508
    p_reg->OUTCLR = clr_mask;
    8e6a:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    8e6e:	2000      	movs	r0, #0
    8e70:	4770      	bx	lr

00008e72 <gpio_nrfx_manage_callback>:
{
    8e72:	b510      	push	{r4, lr}
	return port->data;
    8e74:	6903      	ldr	r3, [r0, #16]
	return list->head;
    8e76:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
    8e78:	b1f8      	cbz	r0, 8eba <gpio_nrfx_manage_callback+0x48>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    8e7a:	4288      	cmp	r0, r1
    8e7c:	d119      	bne.n	8eb2 <gpio_nrfx_manage_callback+0x40>
Z_GENLIST_REMOVE(slist, snode)
    8e7e:	689c      	ldr	r4, [r3, #8]
	return node->next;
    8e80:	6808      	ldr	r0, [r1, #0]
	list->head = node;
    8e82:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    8e84:	42a1      	cmp	r1, r4
    8e86:	d100      	bne.n	8e8a <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    8e88:	6098      	str	r0, [r3, #8]
	parent->next = child;
    8e8a:	2000      	movs	r0, #0
    8e8c:	6008      	str	r0, [r1, #0]
	if (set) {
    8e8e:	b12a      	cbz	r2, 8e9c <gpio_nrfx_manage_callback+0x2a>
	return list->head;
    8e90:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    8e92:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    8e94:	689a      	ldr	r2, [r3, #8]
	list->head = node;
    8e96:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    8e98:	b902      	cbnz	r2, 8e9c <gpio_nrfx_manage_callback+0x2a>
	list->tail = node;
    8e9a:	6099      	str	r1, [r3, #8]
	return 0;
    8e9c:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    8e9e:	e010      	b.n	8ec2 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    8ea0:	4281      	cmp	r1, r0
    8ea2:	d106      	bne.n	8eb2 <gpio_nrfx_manage_callback+0x40>
	return node->next;
    8ea4:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
    8ea6:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    8ea8:	6898      	ldr	r0, [r3, #8]
    8eaa:	4281      	cmp	r1, r0
    8eac:	d1ed      	bne.n	8e8a <gpio_nrfx_manage_callback+0x18>
	list->tail = node;
    8eae:	609c      	str	r4, [r3, #8]
}
    8eb0:	e7eb      	b.n	8e8a <gpio_nrfx_manage_callback+0x18>
	return node->next;
    8eb2:	4604      	mov	r4, r0
    8eb4:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    8eb6:	2800      	cmp	r0, #0
    8eb8:	d1f2      	bne.n	8ea0 <gpio_nrfx_manage_callback+0x2e>
			if (!set) {
    8eba:	2a00      	cmp	r2, #0
    8ebc:	d1e8      	bne.n	8e90 <gpio_nrfx_manage_callback+0x1e>
				return -EINVAL;
    8ebe:	f06f 0015 	mvn.w	r0, #21
}
    8ec2:	bd10      	pop	{r4, pc}

00008ec4 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    8ec4:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    8ec6:	6843      	ldr	r3, [r0, #4]
    8ec8:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
    8eca:	7a05      	ldrb	r5, [r0, #8]
    8ecc:	6844      	ldr	r4, [r0, #4]
    8ece:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    8ed2:	42a3      	cmp	r3, r4
    8ed4:	d302      	bcc.n	8edc <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
    8ed6:	f06f 0001 	mvn.w	r0, #1
}
    8eda:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    8edc:	795c      	ldrb	r4, [r3, #5]
    8ede:	428c      	cmp	r4, r1
    8ee0:	d001      	beq.n	8ee6 <pinctrl_lookup_state+0x22>
		(*state)++;
    8ee2:	3308      	adds	r3, #8
    8ee4:	e7f0      	b.n	8ec8 <pinctrl_lookup_state+0x4>
			return 0;
    8ee6:	2000      	movs	r0, #0
    8ee8:	e7f7      	b.n	8eda <pinctrl_lookup_state+0x16>

00008eea <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    8eea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8eee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    8ef2:	2701      	movs	r7, #1
    p_reg->OUTCLR = clr_mask;
    8ef4:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    8ef8:	4281      	cmp	r1, r0
    8efa:	d102      	bne.n	8f02 <pinctrl_configure_pins+0x18>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
    8efc:	2000      	movs	r0, #0
}
    8efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    8f02:	6805      	ldr	r5, [r0, #0]
		uint32_t pin = NRF_GET_PIN(pins[i]);
    8f04:	f005 047f 	and.w	r4, r5, #127	; 0x7f
			pin = 0xFFFFFFFFU;
    8f08:	2c7f      	cmp	r4, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    8f0a:	f3c5 2343 	ubfx	r3, r5, #9, #4
		switch (NRF_GET_FUN(pins[i])) {
    8f0e:	ea4f 4515 	mov.w	r5, r5, lsr #16
			pin = 0xFFFFFFFFU;
    8f12:	bf08      	it	eq
    8f14:	f04f 34ff 	moveq.w	r4, #4294967295
		switch (NRF_GET_FUN(pins[i])) {
    8f18:	2d05      	cmp	r5, #5
    8f1a:	d00f      	beq.n	8f3c <pinctrl_configure_pins+0x52>
    8f1c:	2d06      	cmp	r5, #6
    8f1e:	d011      	beq.n	8f44 <pinctrl_configure_pins+0x5a>
    8f20:	2d04      	cmp	r5, #4
    8f22:	d12f      	bne.n	8f84 <pinctrl_configure_pins+0x9a>
			NRF_PSEL_SPIM(reg, SCK) = pin;
    8f24:	f8c2 4508 	str.w	r4, [r2, #1288]	; 0x508
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    8f28:	2500      	movs	r5, #0
    *p_pin = pin_number & 0x1F;
    8f2a:	f004 0c1f 	and.w	ip, r4, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    8f2e:	fa07 fc0c 	lsl.w	ip, r7, ip
    p_reg->OUTCLR = clr_mask;
    8f32:	f8c6 c50c 	str.w	ip, [r6, #1292]	; 0x50c
}
    8f36:	f04f 0c01 	mov.w	ip, #1
    8f3a:	e007      	b.n	8f4c <pinctrl_configure_pins+0x62>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
    8f3c:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    8f40:	2501      	movs	r5, #1
    8f42:	e7f2      	b.n	8f2a <pinctrl_configure_pins+0x40>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
    8f44:	2500      	movs	r5, #0
			NRF_PSEL_SPIM(reg, MISO) = pin;
    8f46:	f8c2 4510 	str.w	r4, [r2, #1296]	; 0x510
			dir = NRF_GPIO_PIN_DIR_INPUT;
    8f4a:	46ac      	mov	ip, r5
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
    8f4c:	f850 eb04 	ldr.w	lr, [r0], #4
    8f50:	f40e 5800 	and.w	r8, lr, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    8f54:	f1b8 0f00 	cmp.w	r8, #0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    8f58:	f3ce 1ec1 	ubfx	lr, lr, #7, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    8f5c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    8f60:	bf18      	it	ne
    8f62:	f04f 0c00 	movne.w	ip, #0
    *p_pin = pin_number & 0x1F;
    8f66:	f004 041f 	and.w	r4, r4, #31
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    8f6a:	ea43 038e 	orr.w	r3, r3, lr, lsl #2
    8f6e:	bf18      	it	ne
    8f70:	2501      	movne	r5, #1
    8f72:	ea43 030c 	orr.w	r3, r3, ip
    reg->PIN_CNF[pin_number] = cnf;
    8f76:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    8f7a:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    8f7e:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    8f82:	e7b9      	b.n	8ef8 <pinctrl_configure_pins+0xe>
		switch (NRF_GET_FUN(pins[i])) {
    8f84:	f06f 0085 	mvn.w	r0, #133	; 0x85
    8f88:	e7b9      	b.n	8efe <pinctrl_configure_pins+0x14>

00008f8a <irq_connect0>:
		(__attribute__((__section__(LINKER_DT_NODE_REGION_NAME(	       \
			DT_PHANDLE(SPIM(idx), memory_regions)))))),	       \
		())

#ifdef CONFIG_SPI_0_NRF_SPIM
SPI_NRFX_SPIM_DEFINE(0);
    8f8a:	2200      	movs	r2, #0
    8f8c:	2101      	movs	r1, #1
    8f8e:	2003      	movs	r0, #3
    8f90:	f7f9 bebc 	b.w	2d0c <z_arm_irq_priority_set>

00008f94 <spi_context_get_next_buf.constprop.0>:
static inline void *spi_context_get_next_buf(const struct spi_buf **current,
    8f94:	b510      	push	{r4, lr}
	while (*count) {
    8f96:	680b      	ldr	r3, [r1, #0]
    8f98:	b913      	cbnz	r3, 8fa0 <spi_context_get_next_buf.constprop.0+0xc>
	*buf_len = 0;
    8f9a:	6013      	str	r3, [r2, #0]
	return NULL;
    8f9c:	4618      	mov	r0, r3
    8f9e:	e005      	b.n	8fac <spi_context_get_next_buf.constprop.0+0x18>
		if (((*current)->len / dfs) != 0) {
    8fa0:	6803      	ldr	r3, [r0, #0]
    8fa2:	685c      	ldr	r4, [r3, #4]
    8fa4:	b11c      	cbz	r4, 8fae <spi_context_get_next_buf.constprop.0+0x1a>
			*buf_len = (*current)->len / dfs;
    8fa6:	6014      	str	r4, [r2, #0]
			return (*current)->buf;
    8fa8:	6803      	ldr	r3, [r0, #0]
    8faa:	6818      	ldr	r0, [r3, #0]
}
    8fac:	bd10      	pop	{r4, pc}
		++(*current);
    8fae:	3308      	adds	r3, #8
    8fb0:	6003      	str	r3, [r0, #0]
		--(*count);
    8fb2:	680b      	ldr	r3, [r1, #0]
    8fb4:	3b01      	subs	r3, #1
    8fb6:	600b      	str	r3, [r1, #0]
    8fb8:	e7ed      	b.n	8f96 <spi_context_get_next_buf.constprop.0+0x2>

00008fba <z_log_msg_static_create.constprop.0>:
    8fba:	2300      	movs	r3, #0
    8fbc:	f7f9 b980 	b.w	22c0 <z_impl_z_log_msg_static_create>

00008fc0 <gpio_pin_set_dt.isra.0>:
 *
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
    8fc0:	4603      	mov	r3, r0
    8fc2:	460a      	mov	r2, r1
{
	return gpio_pin_set(spec->port, spec->pin, value);
    8fc4:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    8fc6:	7919      	ldrb	r1, [r3, #4]
    8fc8:	2301      	movs	r3, #1
    8fca:	fa03 f101 	lsl.w	r1, r3, r1
    8fce:	6903      	ldr	r3, [r0, #16]
    8fd0:	681b      	ldr	r3, [r3, #0]
    8fd2:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
    8fd4:	bf18      	it	ne
    8fd6:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
    8fda:	b112      	cbz	r2, 8fe2 <gpio_pin_set_dt.isra.0+0x22>
	return api->port_set_bits_raw(port, pins);
    8fdc:	6883      	ldr	r3, [r0, #8]
    8fde:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    8fe0:	4718      	bx	r3
    8fe2:	6883      	ldr	r3, [r0, #8]
    8fe4:	691b      	ldr	r3, [r3, #16]
    8fe6:	e7fb      	b.n	8fe0 <gpio_pin_set_dt.isra.0+0x20>

00008fe8 <_spi_context_cs_control>:
{
    8fe8:	b538      	push	{r3, r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
    8fea:	6803      	ldr	r3, [r0, #0]
{
    8fec:	4604      	mov	r4, r0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
    8fee:	b1e3      	cbz	r3, 902a <_spi_context_cs_control+0x42>
    8ff0:	6898      	ldr	r0, [r3, #8]
    8ff2:	b1d0      	cbz	r0, 902a <_spi_context_cs_control+0x42>
    8ff4:	6805      	ldr	r5, [r0, #0]
    8ff6:	b1c5      	cbz	r5, 902a <_spi_context_cs_control+0x42>
		if (on) {
    8ff8:	b149      	cbz	r1, 900e <_spi_context_cs_control+0x26>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 1);
    8ffa:	2101      	movs	r1, #1
    8ffc:	f7ff ffe0 	bl	8fc0 <gpio_pin_set_dt.isra.0>
			k_busy_wait(ctx->config->cs->delay);
    9000:	6823      	ldr	r3, [r4, #0]
    9002:	689b      	ldr	r3, [r3, #8]
    9004:	6898      	ldr	r0, [r3, #8]
}
    9006:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_busy_wait(usec_to_wait);
    900a:	f000 bc32 	b.w	9872 <z_impl_k_busy_wait>
			if (!force_off &&
    900e:	b912      	cbnz	r2, 9016 <_spi_context_cs_control+0x2e>
    9010:	889b      	ldrh	r3, [r3, #4]
    9012:	04db      	lsls	r3, r3, #19
    9014:	d409      	bmi.n	902a <_spi_context_cs_control+0x42>
			k_busy_wait(ctx->config->cs->delay);
    9016:	6880      	ldr	r0, [r0, #8]
    9018:	f000 fc2b 	bl	9872 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
    901c:	6823      	ldr	r3, [r4, #0]
    901e:	2100      	movs	r1, #0
    9020:	6898      	ldr	r0, [r3, #8]
}
    9022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
    9026:	f7ff bfcb 	b.w	8fc0 <gpio_pin_set_dt.isra.0>
}
    902a:	bd38      	pop	{r3, r4, r5, pc}

0000902c <spi_context_unlock_unconditionally>:
{
    902c:	b510      	push	{r4, lr}
	_spi_context_cs_control(ctx, false, true);
    902e:	2201      	movs	r2, #1
    9030:	2100      	movs	r1, #0
{
    9032:	4604      	mov	r4, r0
	_spi_context_cs_control(ctx, false, true);
    9034:	f7ff ffd8 	bl	8fe8 <_spi_context_cs_control>
	if (!k_sem_count_get(&ctx->lock)) {
    9038:	69a3      	ldr	r3, [r4, #24]
    903a:	b933      	cbnz	r3, 904a <spi_context_unlock_unconditionally+0x1e>
		ctx->owner = NULL;
    903c:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
    903e:	f104 0010 	add.w	r0, r4, #16
}
    9042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9046:	f7fd bfbb 	b.w	6fc0 <z_impl_k_sem_give>
    904a:	bd10      	pop	{r4, pc}

0000904c <spi_nrfx_release>:
{
    904c:	b510      	push	{r4, lr}
	struct spi_nrfx_data *dev_data = dev->data;
    904e:	6900      	ldr	r0, [r0, #16]
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
    9050:	6803      	ldr	r3, [r0, #0]
    9052:	428b      	cmp	r3, r1
    9054:	d106      	bne.n	9064 <spi_nrfx_release+0x18>
	if (dev_data->busy) {
    9056:	f890 4078 	ldrb.w	r4, [r0, #120]	; 0x78
    905a:	b934      	cbnz	r4, 906a <spi_nrfx_release+0x1e>
	spi_context_unlock_unconditionally(&dev_data->ctx);
    905c:	f7ff ffe6 	bl	902c <spi_context_unlock_unconditionally>
	return 0;
    9060:	4620      	mov	r0, r4
}
    9062:	bd10      	pop	{r4, pc}
		return -EINVAL;
    9064:	f06f 0015 	mvn.w	r0, #21
    9068:	e7fb      	b.n	9062 <spi_nrfx_release+0x16>
		return -EBUSY;
    906a:	f06f 000f 	mvn.w	r0, #15
    906e:	e7f8      	b.n	9062 <spi_nrfx_release+0x16>

00009070 <finish_transaction>:
{
    9070:	b570      	push	{r4, r5, r6, lr}
	struct spi_nrfx_data *dev_data = dev->data;
    9072:	6904      	ldr	r4, [r0, #16]
	_spi_context_cs_control(ctx, on, false);
    9074:	2200      	movs	r2, #0
{
    9076:	4605      	mov	r5, r0
    9078:	460e      	mov	r6, r1
    907a:	4620      	mov	r0, r4
    907c:	4611      	mov	r1, r2
    907e:	f7ff ffb3 	bl	8fe8 <_spi_context_cs_control>
	if (!ctx->asynchronous) {
    9082:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
    9086:	b943      	cbnz	r3, 909a <finish_transaction+0x2a>
		ctx->sync_status = status;
    9088:	6426      	str	r6, [r4, #64]	; 0x40
    908a:	f104 0028 	add.w	r0, r4, #40	; 0x28
    908e:	f7fd ff97 	bl	6fc0 <z_impl_k_sem_give>
	dev_data->busy = false;
    9092:	2300      	movs	r3, #0
    9094:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
}
    9098:	bd70      	pop	{r4, r5, r6, pc}
		if (ctx->callback) {
    909a:	6c63      	ldr	r3, [r4, #68]	; 0x44
    909c:	b11b      	cbz	r3, 90a6 <finish_transaction+0x36>
			ctx->callback(dev, status, ctx->callback_data);
    909e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    90a0:	4631      	mov	r1, r6
    90a2:	4628      	mov	r0, r5
    90a4:	4798      	blx	r3
		if (!(ctx->config->operation & SPI_LOCK_ON)) {
    90a6:	6823      	ldr	r3, [r4, #0]
    90a8:	889b      	ldrh	r3, [r3, #4]
    90aa:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
    90ae:	d1f0      	bne.n	9092 <finish_transaction+0x22>
			ctx->owner = NULL;
    90b0:	6063      	str	r3, [r4, #4]
    90b2:	f104 0010 	add.w	r0, r4, #16
    90b6:	e7ea      	b.n	908e <finish_transaction+0x1e>

000090b8 <spi_nrfx_transceive_async>:
{
    90b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	return transceive(dev, spi_cfg, tx_bufs, rx_bufs, true, cb, userdata);
    90ba:	9c07      	ldr	r4, [sp, #28]
    90bc:	9402      	str	r4, [sp, #8]
    90be:	9c06      	ldr	r4, [sp, #24]
    90c0:	9401      	str	r4, [sp, #4]
    90c2:	2401      	movs	r4, #1
    90c4:	9400      	str	r4, [sp, #0]
    90c6:	f7fb f8df 	bl	4288 <transceive>
}
    90ca:	b004      	add	sp, #16
    90cc:	bd10      	pop	{r4, pc}

000090ce <spi_nrfx_transceive>:
{
    90ce:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	return transceive(dev, spi_cfg, tx_bufs, rx_bufs, false, NULL, NULL);
    90d0:	2400      	movs	r4, #0
    90d2:	e9cd 4401 	strd	r4, r4, [sp, #4]
    90d6:	9400      	str	r4, [sp, #0]
    90d8:	f7fb f8d6 	bl	4288 <transceive>
}
    90dc:	b004      	add	sp, #16
    90de:	bd10      	pop	{r4, pc}

000090e0 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    90e0:	4770      	bx	lr

000090e2 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    90e2:	f100 0350 	add.w	r3, r0, #80	; 0x50
    90e6:	009b      	lsls	r3, r3, #2
    90e8:	b29b      	uxth	r3, r3
    90ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    90ee:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    90f2:	2200      	movs	r2, #0
    90f4:	601a      	str	r2, [r3, #0]
    90f6:	681b      	ldr	r3, [r3, #0]
}
    90f8:	4770      	bx	lr

000090fa <sys_clock_cycle_get_32>:
{
    90fa:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    90fc:	f7fb fafc 	bl	46f8 <z_nrf_rtc_timer_read>
}
    9100:	bd08      	pop	{r3, pc}

00009102 <bytewise_bit_swap>:
	uint32_t inp = (*(uint32_t *)input);
    9102:	6803      	ldr	r3, [r0, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
    9104:	fa93 f3a3 	rbit	r3, r3
	return sys_cpu_to_be32((uint32_t)__RBIT(inp));
    9108:	0618      	lsls	r0, r3, #24
    910a:	0a1a      	lsrs	r2, r3, #8
    910c:	ea40 6013 	orr.w	r0, r0, r3, lsr #24
    9110:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
    9114:	021b      	lsls	r3, r3, #8
    9116:	4310      	orrs	r0, r2
    9118:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
}
    911c:	4318      	orrs	r0, r3
    911e:	4770      	bx	lr

00009120 <mpsl_fem_api_init>:

#include <mpsl_fem_init.h>
#include <zephyr/device.h>

static int mpsl_fem_api_init(void)
{
    9120:	b508      	push	{r3, lr}

	mpsl_fem_init();
    9122:	f7f7 fab6 	bl	692 <mpsl_fem_init>

	return 0;
}
    9126:	2000      	movs	r0, #0
    9128:	bd08      	pop	{r3, pc}

0000912a <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    912a:	4700      	bx	r0

0000912c <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    912c:	f000 bba1 	b.w	9872 <z_impl_k_busy_wait>

00009130 <clock_stop>:
{
    9130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    9132:	4604      	mov	r4, r0
    9134:	b118      	cbz	r0, 913e <clock_stop+0xe>
    9136:	2801      	cmp	r0, #1
    9138:	d020      	beq.n	917c <clock_stop+0x4c>
}
    913a:	b003      	add	sp, #12
    913c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    913e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9142:	2202      	movs	r2, #2
    9144:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9148:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    914c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9150:	2201      	movs	r2, #1
    9152:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    9154:	4607      	mov	r7, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    9156:	2301      	movs	r3, #1
    9158:	f88d 3007 	strb.w	r3, [sp, #7]
    915c:	f242 7510 	movw	r5, #10000	; 0x2710
    9160:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    9164:	b1bc      	cbz	r4, 9196 <clock_stop+0x66>
    9166:	2c01      	cmp	r4, #1
    9168:	d1e7      	bne.n	913a <clock_stop+0xa>
            if (p_clk_src != NULL)
    916a:	b38f      	cbz	r7, 91d0 <clock_stop+0xa0>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    916c:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    9170:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    9174:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    9176:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    917a:	e014      	b.n	91a6 <clock_stop+0x76>
    p_reg->INTENCLR = mask;
    917c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9180:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    9182:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9186:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    918a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    918e:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    9190:	f10d 0707 	add.w	r7, sp, #7
    9194:	e7df      	b.n	9156 <clock_stop+0x26>
            if (p_clk_src != NULL)
    9196:	b18f      	cbz	r7, 91bc <clock_stop+0x8c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    9198:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    919c:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    91a0:	603b      	str	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    91a2:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    91a6:	03da      	lsls	r2, r3, #15
    91a8:	d5c7      	bpl.n	913a <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    91aa:	f89d 0007 	ldrb.w	r0, [sp, #7]
    91ae:	2801      	cmp	r0, #1
    91b0:	d1c3      	bne.n	913a <clock_stop+0xa>
    91b2:	f7ff ffbb 	bl	912c <nrfx_busy_wait>
    91b6:	3d01      	subs	r5, #1
    91b8:	d1d4      	bne.n	9164 <clock_stop+0x34>
    91ba:	e7be      	b.n	913a <clock_stop+0xa>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    91bc:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    91c0:	03d9      	lsls	r1, r3, #15
    91c2:	d5ba      	bpl.n	913a <clock_stop+0xa>
    91c4:	2001      	movs	r0, #1
    91c6:	f7ff ffb1 	bl	912c <nrfx_busy_wait>
    91ca:	3d01      	subs	r5, #1
    91cc:	d1f6      	bne.n	91bc <clock_stop+0x8c>
    91ce:	e7b4      	b.n	913a <clock_stop+0xa>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    91d0:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    91d4:	03db      	lsls	r3, r3, #15
    91d6:	d5b0      	bpl.n	913a <clock_stop+0xa>
    91d8:	2001      	movs	r0, #1
    91da:	f7ff ffa7 	bl	912c <nrfx_busy_wait>
    91de:	3d01      	subs	r5, #1
    91e0:	d1f6      	bne.n	91d0 <clock_stop+0xa0>
    91e2:	e7aa      	b.n	913a <clock_stop+0xa>

000091e4 <nrfx_clock_enable>:
{
    91e4:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    91e6:	2000      	movs	r0, #0
    91e8:	f7f9 fd82 	bl	2cf0 <arch_irq_is_enabled>
    91ec:	b908      	cbnz	r0, 91f2 <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    91ee:	f7f9 fd5d 	bl	2cac <arch_irq_enable>
#pragma GCC diagnostic pop
#endif

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    91f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    91f6:	2200      	movs	r2, #0
    91f8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    91fc:	bd08      	pop	{r3, pc}

000091fe <nrfx_clock_start>:
{
    91fe:	b508      	push	{r3, lr}
    switch (domain)
    9200:	b110      	cbz	r0, 9208 <nrfx_clock_start+0xa>
    9202:	2801      	cmp	r0, #1
    9204:	d028      	beq.n	9258 <nrfx_clock_start+0x5a>
}
    9206:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    9208:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    920c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    9210:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    9214:	03c9      	lsls	r1, r1, #15
    9216:	d40b      	bmi.n	9230 <nrfx_clock_start+0x32>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    9218:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    921c:	07d0      	lsls	r0, r2, #31
    921e:	d50c      	bpl.n	923a <nrfx_clock_start+0x3c>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    9220:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
    if (!is_correct_clk)
    9224:	0792      	lsls	r2, r2, #30
    9226:	d105      	bne.n	9234 <nrfx_clock_start+0x36>
    p_reg->INTENSET = mask;
    9228:	2202      	movs	r2, #2
    922a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    922e:	e7ea      	b.n	9206 <nrfx_clock_start+0x8>
    if (!is_correct_clk)
    9230:	0791      	lsls	r1, r2, #30
    9232:	d002      	beq.n	923a <nrfx_clock_start+0x3c>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    9234:	2000      	movs	r0, #0
    9236:	f7ff ff7b 	bl	9130 <clock_stop>
    p_reg->LFCLKSRC = (uint32_t)(source);
    923a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    923e:	2200      	movs	r2, #0
    9240:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9244:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    9248:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    924c:	2202      	movs	r2, #2
    924e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9252:	2201      	movs	r2, #1
    9254:	609a      	str	r2, [r3, #8]
}
    9256:	e7d6      	b.n	9206 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9258:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    925c:	2200      	movs	r2, #0
    925e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    9262:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    9266:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    926a:	6018      	str	r0, [r3, #0]
}
    926c:	e7cb      	b.n	9206 <nrfx_clock_start+0x8>

0000926e <nrfx_clock_stop>:
    clock_stop(domain);
    926e:	f7ff bf5f 	b.w	9130 <clock_stop>

00009272 <nrf_gpio_cfg_sense_set>:
    *p_pin = pin_number & 0x1F;
    9272:	f000 001f 	and.w	r0, r0, #31
    9276:	0080      	lsls	r0, r0, #2
    9278:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    927c:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    9280:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9284:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    9288:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
}
    928c:	4770      	bx	lr

0000928e <spim_pin_uninit>:
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
    928e:	1c43      	adds	r3, r0, #1
    9290:	d008      	beq.n	92a4 <spim_pin_uninit+0x16>
    *p_pin = pin_number & 0x1F;
    9292:	f000 001f 	and.w	r0, r0, #31
    reg->PIN_CNF[pin_number] = cnf;
    9296:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    929a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    929e:	2202      	movs	r2, #2
    92a0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    92a4:	4770      	bx	lr

000092a6 <nrf_gpio_pin_write>:
    *p_pin = pin_number & 0x1F;
    92a6:	f000 001f 	and.w	r0, r0, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    92aa:	2301      	movs	r3, #1
    92ac:	4083      	lsls	r3, r0
    92ae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    if (value == 0)
    92b2:	b911      	cbnz	r1, 92ba <nrf_gpio_pin_write+0x14>
    p_reg->OUTCLR = clr_mask;
    92b4:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
}
    92b8:	4770      	bx	lr
    p_reg->OUTSET = set_mask;
    92ba:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
    92be:	4770      	bx	lr

000092c0 <set_ss_pin_state>:
{
    92c0:	4603      	mov	r3, r0
    if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    92c2:	7fc0      	ldrb	r0, [r0, #31]
    92c4:	28ff      	cmp	r0, #255	; 0xff
    92c6:	d006      	beq.n	92d6 <set_ss_pin_state+0x16>
                           p_cb->ss_active_high ? active : !active);
    92c8:	7f9b      	ldrb	r3, [r3, #30]
        nrf_gpio_pin_write(p_cb->ss_pin,
    92ca:	079b      	lsls	r3, r3, #30
    92cc:	bf58      	it	pl
    92ce:	f081 0101 	eorpl.w	r1, r1, #1
    92d2:	f7ff bfe8 	b.w	92a6 <nrf_gpio_pin_write>
}
    92d6:	4770      	bx	lr

000092d8 <_GetAvailWriteSpace>:
  RdOff = pRing->RdOff;
    92d8:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
    92da:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
    92dc:	4293      	cmp	r3, r2
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    92de:	bf9c      	itt	ls
    92e0:	6881      	ldrls	r1, [r0, #8]
    92e2:	185b      	addls	r3, r3, r1
    r = RdOff - WrOff - 1u;
    92e4:	3b01      	subs	r3, #1
    92e6:	1a98      	subs	r0, r3, r2
}
    92e8:	4770      	bx	lr

000092ea <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    92ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
    92ee:	e9d0 8402 	ldrd	r8, r4, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    92f2:	4605      	mov	r5, r0
  Rem = pRing->SizeOfBuffer - WrOff;
    92f4:	eba8 0604 	sub.w	r6, r8, r4
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    92f8:	6840      	ldr	r0, [r0, #4]
  if (Rem > NumBytes) {
    92fa:	4296      	cmp	r6, r2
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    92fc:	4420      	add	r0, r4
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    92fe:	460f      	mov	r7, r1
    pRing->WrOff = WrOff + NumBytes;
    9300:	4414      	add	r4, r2
  if (Rem > NumBytes) {
    9302:	d904      	bls.n	930e <_WriteNoCheck+0x24>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    9304:	f7ff fcbc 	bl	8c80 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
    9308:	60ec      	str	r4, [r5, #12]
}
    930a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    930e:	4632      	mov	r2, r6
    NumBytesAtOnce = NumBytes - Rem;
    9310:	eba4 0408 	sub.w	r4, r4, r8
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    9314:	f7ff fcb4 	bl	8c80 <memcpy>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    9318:	6868      	ldr	r0, [r5, #4]
    931a:	4622      	mov	r2, r4
    931c:	19b9      	adds	r1, r7, r6
    931e:	e7f1      	b.n	9304 <_WriteNoCheck+0x1a>

00009320 <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    9320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  WrOff = pRing->WrOff;
    9324:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    9326:	4606      	mov	r6, r0
    9328:	4689      	mov	r9, r1
    932a:	4617      	mov	r7, r2
  NumBytesWritten = 0u;
    932c:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    9330:	6933      	ldr	r3, [r6, #16]
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    9332:	68b4      	ldr	r4, [r6, #8]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    9334:	6870      	ldr	r0, [r6, #4]
    if (RdOff > WrOff) {
    9336:	429d      	cmp	r5, r3
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    9338:	bf28      	it	cs
    933a:	191b      	addcs	r3, r3, r4
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    933c:	1b64      	subs	r4, r4, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    933e:	42bc      	cmp	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    9340:	f103 33ff 	add.w	r3, r3, #4294967295
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    9344:	bf28      	it	cs
    9346:	463c      	movcs	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    9348:	1b5b      	subs	r3, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    934a:	429c      	cmp	r4, r3
    934c:	bf28      	it	cs
    934e:	461c      	movcs	r4, r3
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
    9350:	4649      	mov	r1, r9
    9352:	4428      	add	r0, r5
    9354:	4622      	mov	r2, r4
    9356:	f7ff fc93 	bl	8c80 <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
    935a:	68b3      	ldr	r3, [r6, #8]
    WrOff           += NumBytesToWrite;
    935c:	4425      	add	r5, r4
      WrOff = 0u;
    935e:	42ab      	cmp	r3, r5
    9360:	bf08      	it	eq
    9362:	2500      	moveq	r5, #0
  } while (NumBytes);
    9364:	1b3f      	subs	r7, r7, r4
    NumBytesWritten += NumBytesToWrite;
    9366:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
    9368:	44a1      	add	r9, r4
    pRing->WrOff = WrOff;
    936a:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
    936c:	d1e0      	bne.n	9330 <_WriteBlocking+0x10>
}
    936e:	4640      	mov	r0, r8
    9370:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00009374 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    9374:	f7fd b9f8 	b.w	6768 <_DoInit>

00009378 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(void)
{
    9378:	b508      	push	{r3, lr}

	SEGGER_RTT_Init();
    937a:	f7ff fffb 	bl	9374 <SEGGER_RTT_Init>

	return 0;
}
    937e:	2000      	movs	r0, #0
    9380:	bd08      	pop	{r3, pc}

00009382 <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
    9382:	4770      	bx	lr

00009384 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    9384:	b140      	cbz	r0, 9398 <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    9386:	68c3      	ldr	r3, [r0, #12]
    9388:	7858      	ldrb	r0, [r3, #1]
    938a:	f010 0001 	ands.w	r0, r0, #1
    938e:	bf1e      	ittt	ne
    9390:	7818      	ldrbne	r0, [r3, #0]
    9392:	fab0 f080 	clzne	r0, r0
    9396:	0940      	lsrne	r0, r0, #5
}
    9398:	4770      	bx	lr

0000939a <z_early_memset>:
	(void) memset(dst, c, n);
    939a:	f7ff bc7c 	b.w	8c96 <memset>

0000939e <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    939e:	f7ff bc6f 	b.w	8c80 <memcpy>

000093a2 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    93a2:	e9d0 3203 	ldrd	r3, r2, [r0, #12]
    93a6:	4313      	orrs	r3, r2
    93a8:	f013 0303 	ands.w	r3, r3, #3
    93ac:	d10c      	bne.n	93c8 <create_free_list+0x26>
	slab->free_list = NULL;
    93ae:	6143      	str	r3, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    93b0:	6881      	ldr	r1, [r0, #8]
    93b2:	4299      	cmp	r1, r3
    93b4:	d801      	bhi.n	93ba <create_free_list+0x18>
	return 0;
    93b6:	2000      	movs	r0, #0
    93b8:	4770      	bx	lr
		*(char **)p = slab->free_list;
    93ba:	6941      	ldr	r1, [r0, #20]
    93bc:	6011      	str	r1, [r2, #0]
		p += slab->block_size;
    93be:	68c1      	ldr	r1, [r0, #12]
		slab->free_list = p;
    93c0:	6142      	str	r2, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    93c2:	3301      	adds	r3, #1
		p += slab->block_size;
    93c4:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    93c6:	e7f3      	b.n	93b0 <create_free_list+0xe>
		return -EINVAL;
    93c8:	f06f 0015 	mvn.w	r0, #21
}
    93cc:	4770      	bx	lr

000093ce <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    93ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    93d0:	4604      	mov	r4, r0
    93d2:	460d      	mov	r5, r1
	__asm__ volatile(
    93d4:	f04f 0340 	mov.w	r3, #64	; 0x40
    93d8:	f3ef 8611 	mrs	r6, BASEPRI
    93dc:	f383 8812 	msr	BASEPRI_MAX, r3
    93e0:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    93e4:	6947      	ldr	r7, [r0, #20]
    93e6:	b977      	cbnz	r7, 9406 <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    93e8:	f000 f99a 	bl	9720 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    93ec:	b158      	cbz	r0, 9406 <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    93ee:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    93f0:	6142      	str	r2, [r0, #20]
    93f2:	67c7      	str	r7, [r0, #124]	; 0x7c
			z_ready_thread(pending_thread);
    93f4:	f000 f935 	bl	9662 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    93f8:	4631      	mov	r1, r6
    93fa:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    93fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    9402:	f7fe b927 	b.w	7654 <z_reschedule>
	**(char ***) mem = slab->free_list;
    9406:	682b      	ldr	r3, [r5, #0]
    9408:	6962      	ldr	r2, [r4, #20]
    940a:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    940c:	682b      	ldr	r3, [r5, #0]
    940e:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    9410:	69a3      	ldr	r3, [r4, #24]
    9412:	3b01      	subs	r3, #1
    9414:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    9416:	f386 8811 	msr	BASEPRI, r6
    941a:	f3bf 8f6f 	isb	sy
}
    941e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00009420 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9420:	f3ef 8005 	mrs	r0, IPSR
}
    9424:	3800      	subs	r0, #0
    9426:	bf18      	it	ne
    9428:	2001      	movne	r0, #1
    942a:	4770      	bx	lr

0000942c <z_impl_k_thread_name_set>:
}
    942c:	f06f 0057 	mvn.w	r0, #87	; 0x57
    9430:	4770      	bx	lr

00009432 <k_thread_name_get>:
}
    9432:	2000      	movs	r0, #0
    9434:	4770      	bx	lr

00009436 <z_impl_k_thread_start>:
	z_sched_start(thread);
    9436:	f7fe b91f 	b.w	7678 <z_sched_start>

0000943a <z_pm_save_idle_exit>:
{
    943a:	b508      	push	{r3, lr}
	pm_system_resume();
    943c:	f7f9 faa6 	bl	298c <pm_system_resume>
}
    9440:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    9444:	f7ff be4c 	b.w	90e0 <sys_clock_idle_exit>

00009448 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    9448:	f990 300e 	ldrsb.w	r3, [r0, #14]
    944c:	428b      	cmp	r3, r1
    944e:	d001      	beq.n	9454 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    9450:	f7fe b8ba 	b.w	75c8 <z_set_prio>
}
    9454:	2000      	movs	r0, #0
    9456:	4770      	bx	lr

00009458 <z_impl_k_mutex_init>:
{
    9458:	4603      	mov	r3, r0
	mutex->owner = NULL;
    945a:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    945c:	e9c3 0002 	strd	r0, r0, [r3, #8]
	list->tail = (sys_dnode_t *)list;
    9460:	e9c3 3300 	strd	r3, r3, [r3]
}
    9464:	4770      	bx	lr

00009466 <queue_insert>:
{
    9466:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    946a:	4699      	mov	r9, r3
    946c:	4604      	mov	r4, r0
    946e:	f89d 3020 	ldrb.w	r3, [sp, #32]
    9472:	460d      	mov	r5, r1
    9474:	4690      	mov	r8, r2
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    9476:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    947a:	f04f 0240 	mov.w	r2, #64	; 0x40
    947e:	f3ef 8711 	mrs	r7, BASEPRI
    9482:	f382 8812 	msr	BASEPRI_MAX, r2
    9486:	f3bf 8f6f 	isb	sy
	if (is_append) {
    948a:	b103      	cbz	r3, 948e <queue_insert+0x28>
	return list->tail;
    948c:	6845      	ldr	r5, [r0, #4]
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
    948e:	4630      	mov	r0, r6
    9490:	f000 f946 	bl	9720 <z_unpend_first_thread>
	if (first_pending_thread != NULL) {
    9494:	b158      	cbz	r0, 94ae <queue_insert+0x48>
    9496:	2300      	movs	r3, #0
    9498:	67c3      	str	r3, [r0, #124]	; 0x7c
    949a:	f8c0 8014 	str.w	r8, [r0, #20]
	z_ready_thread(thread);
    949e:	f000 f8e0 	bl	9662 <z_ready_thread>
	z_reschedule(&queue->lock, key);
    94a2:	4630      	mov	r0, r6
    94a4:	4639      	mov	r1, r7
    94a6:	f7fe f8d5 	bl	7654 <z_reschedule>
		return 0;
    94aa:	2000      	movs	r0, #0
    94ac:	e00c      	b.n	94c8 <queue_insert+0x62>
	if (alloc) {
    94ae:	f1b9 0f00 	cmp.w	r9, #0
    94b2:	d01b      	beq.n	94ec <queue_insert+0x86>
	return z_thread_aligned_alloc(0, size);
    94b4:	2108      	movs	r1, #8
    94b6:	f7fe fc9f 	bl	7df8 <z_thread_aligned_alloc>
		if (anode == NULL) {
    94ba:	b938      	cbnz	r0, 94cc <queue_insert+0x66>
	__asm__ volatile(
    94bc:	f387 8811 	msr	BASEPRI, r7
    94c0:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
    94c4:	f06f 000b 	mvn.w	r0, #11
}
    94c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	node->next_and_flags = flags;
    94cc:	2201      	movs	r2, #1
		anode->data = data;
    94ce:	f8c0 8004 	str.w	r8, [r0, #4]
    94d2:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    94d4:	6801      	ldr	r1, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    94d6:	f001 0103 	and.w	r1, r1, #3
Z_GENLIST_INSERT(sflist, sfnode)
    94da:	b95d      	cbnz	r5, 94f4 <queue_insert+0x8e>
	parent->next_and_flags = cur_flags | (unative_t)child;
    94dc:	6822      	ldr	r2, [r4, #0]
    94de:	430a      	orrs	r2, r1
    94e0:	6002      	str	r2, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    94e2:	6862      	ldr	r2, [r4, #4]
	list->head = node;
    94e4:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    94e6:	b96a      	cbnz	r2, 9504 <queue_insert+0x9e>
	list->tail = node;
    94e8:	6060      	str	r0, [r4, #4]
}
    94ea:	e00b      	b.n	9504 <queue_insert+0x9e>
	node->next_and_flags = flags;
    94ec:	f8c8 9000 	str.w	r9, [r8]
}
    94f0:	4640      	mov	r0, r8
    94f2:	e7ef      	b.n	94d4 <queue_insert+0x6e>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    94f4:	682a      	ldr	r2, [r5, #0]
Z_GENLIST_INSERT(sflist, sfnode)
    94f6:	2a03      	cmp	r2, #3
    94f8:	d810      	bhi.n	951c <queue_insert+0xb6>
	parent->next_and_flags = cur_flags | (unative_t)child;
    94fa:	6001      	str	r1, [r0, #0]
	return list->tail;
    94fc:	6861      	ldr	r1, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
    94fe:	b939      	cbnz	r1, 9510 <queue_insert+0xaa>
	list->head = node;
    9500:	e9c4 0000 	strd	r0, r0, [r4]
	z_handle_obj_poll_events(&queue->poll_events, state);
    9504:	2104      	movs	r1, #4
    9506:	f104 0010 	add.w	r0, r4, #16
    950a:	f000 fa5b 	bl	99c4 <z_handle_obj_poll_events>
    950e:	e7c8      	b.n	94a2 <queue_insert+0x3c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    9510:	680a      	ldr	r2, [r1, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    9512:	f002 0203 	and.w	r2, r2, #3
    9516:	4302      	orrs	r2, r0
    9518:	600a      	str	r2, [r1, #0]
    951a:	e7e5      	b.n	94e8 <queue_insert+0x82>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    951c:	f022 0203 	bic.w	r2, r2, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
    9520:	430a      	orrs	r2, r1
    9522:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    9524:	682a      	ldr	r2, [r5, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    9526:	f002 0203 	and.w	r2, r2, #3
    952a:	ea40 0302 	orr.w	r3, r0, r2
    952e:	602b      	str	r3, [r5, #0]
}
    9530:	e7e8      	b.n	9504 <queue_insert+0x9e>

00009532 <z_queue_node_peek>:
{
    9532:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
    9534:	4604      	mov	r4, r0
    9536:	b130      	cbz	r0, 9546 <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    9538:	6802      	ldr	r2, [r0, #0]
    953a:	0793      	lsls	r3, r2, #30
    953c:	d003      	beq.n	9546 <z_queue_node_peek+0x14>
		ret = anode->data;
    953e:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
    9540:	b109      	cbz	r1, 9546 <z_queue_node_peek+0x14>
			k_free(anode);
    9542:	f000 fa4d 	bl	99e0 <k_free>
}
    9546:	4620      	mov	r0, r4
    9548:	bd10      	pop	{r4, pc}

0000954a <k_queue_append>:
{
    954a:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
    954c:	2301      	movs	r3, #1
    954e:	9300      	str	r3, [sp, #0]
    9550:	2300      	movs	r3, #0
{
    9552:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
    9554:	4619      	mov	r1, r3
    9556:	f7ff ff86 	bl	9466 <queue_insert>
}
    955a:	b003      	add	sp, #12
    955c:	f85d fb04 	ldr.w	pc, [sp], #4

00009560 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    9560:	b15a      	cbz	r2, 957a <z_impl_k_sem_init+0x1a>
    9562:	428a      	cmp	r2, r1
    9564:	d309      	bcc.n	957a <z_impl_k_sem_init+0x1a>
	sys_dlist_init(&sem->poll_events);
    9566:	f100 0310 	add.w	r3, r0, #16
	sem->limit = limit;
    956a:	e9c0 1202 	strd	r1, r2, [r0, #8]
    956e:	e9c0 0000 	strd	r0, r0, [r0]
    9572:	e9c0 3304 	strd	r3, r3, [r0, #16]
	return 0;
    9576:	2000      	movs	r0, #0
    9578:	4770      	bx	lr
		return -EINVAL;
    957a:	f06f 0015 	mvn.w	r0, #21
}
    957e:	4770      	bx	lr

00009580 <flag_test_and_clear>:
	return (*flagp & BIT(bit)) != 0U;
    9580:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
    9582:	2301      	movs	r3, #1
    9584:	408b      	lsls	r3, r1
    9586:	ea22 0303 	bic.w	r3, r2, r3
    958a:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
    958c:	fa22 f001 	lsr.w	r0, r2, r1
}
    9590:	f000 0001 	and.w	r0, r0, #1
    9594:	4770      	bx	lr

00009596 <notify_queue_locked.isra.0>:
	if (queue != NULL) {
    9596:	b120      	cbz	r0, 95a2 <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    9598:	2200      	movs	r2, #0
    959a:	4611      	mov	r1, r2
    959c:	3088      	adds	r0, #136	; 0x88
    959e:	f000 b919 	b.w	97d4 <z_sched_wake>
}
    95a2:	4770      	bx	lr

000095a4 <z_work_submit_to_queue>:
{
    95a4:	b513      	push	{r0, r1, r4, lr}
    95a6:	9001      	str	r0, [sp, #4]
    95a8:	4608      	mov	r0, r1
	__asm__ volatile(
    95aa:	f04f 0340 	mov.w	r3, #64	; 0x40
    95ae:	f3ef 8411 	mrs	r4, BASEPRI
    95b2:	f383 8812 	msr	BASEPRI_MAX, r3
    95b6:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
    95ba:	a901      	add	r1, sp, #4
    95bc:	f7fd fe0c 	bl	71d8 <submit_to_queue_locked>
	__asm__ volatile(
    95c0:	f384 8811 	msr	BASEPRI, r4
    95c4:	f3bf 8f6f 	isb	sy
}
    95c8:	b002      	add	sp, #8
    95ca:	bd10      	pop	{r4, pc}

000095cc <k_work_submit_to_queue>:
{
    95cc:	b510      	push	{r4, lr}
	int ret = z_work_submit_to_queue(queue, work);
    95ce:	f7ff ffe9 	bl	95a4 <z_work_submit_to_queue>
	if (ret > 0) {
    95d2:	1e04      	subs	r4, r0, #0
    95d4:	dd09      	ble.n	95ea <k_work_submit_to_queue+0x1e>
	__asm__ volatile(
    95d6:	f04f 0340 	mov.w	r3, #64	; 0x40
    95da:	f3ef 8011 	mrs	r0, BASEPRI
    95de:	f383 8812 	msr	BASEPRI_MAX, r3
    95e2:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    95e6:	f000 f8cf 	bl	9788 <z_reschedule_irqlock>
}
    95ea:	4620      	mov	r0, r4
    95ec:	bd10      	pop	{r4, pc}

000095ee <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    95ee:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    95f2:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    95f4:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    95f6:	2300      	movs	r3, #0
	node->prev = NULL;
    95f8:	e9c0 3300 	strd	r3, r3, [r0]
}
    95fc:	4770      	bx	lr

000095fe <unpend_thread_no_timeout>:
{
    95fe:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    9600:	f7ff fff5 	bl	95ee <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    9604:	7b43      	ldrb	r3, [r0, #13]
    9606:	f023 0302 	bic.w	r3, r3, #2
    960a:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    960c:	2300      	movs	r3, #0
    960e:	6083      	str	r3, [r0, #8]
}
    9610:	bd08      	pop	{r3, pc}

00009612 <add_to_waitq_locked>:
{
    9612:	b538      	push	{r3, r4, r5, lr}
    9614:	4604      	mov	r4, r0
    9616:	460d      	mov	r5, r1
	unready_thread(thread);
    9618:	f7fd ff58 	bl	74cc <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    961c:	7b63      	ldrb	r3, [r4, #13]
    961e:	f043 0302 	orr.w	r3, r3, #2
    9622:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    9624:	b1e5      	cbz	r5, 9660 <add_to_waitq_locked+0x4e>
		thread->base.pended_on = wait_q;
    9626:	60a5      	str	r5, [r4, #8]
	return list->head == list;
    9628:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    962a:	429d      	cmp	r5, r3
    962c:	d109      	bne.n	9642 <add_to_waitq_locked+0x30>
	sys_dnode_t *const tail = list->tail;
    962e:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    9630:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    9634:	601c      	str	r4, [r3, #0]
	list->tail = node;
    9636:	606c      	str	r4, [r5, #4]
}
    9638:	e012      	b.n	9660 <add_to_waitq_locked+0x4e>
	return (node == list->tail) ? NULL : node->next;
    963a:	686a      	ldr	r2, [r5, #4]
    963c:	4293      	cmp	r3, r2
    963e:	d0f6      	beq.n	962e <add_to_waitq_locked+0x1c>
    9640:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9642:	2b00      	cmp	r3, #0
    9644:	d0f3      	beq.n	962e <add_to_waitq_locked+0x1c>
	int32_t b1 = thread_1->base.prio;
    9646:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    964a:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    964e:	428a      	cmp	r2, r1
    9650:	d0f3      	beq.n	963a <add_to_waitq_locked+0x28>
		if (z_sched_prio_cmp(thread, t) > 0) {
    9652:	4291      	cmp	r1, r2
    9654:	ddf1      	ble.n	963a <add_to_waitq_locked+0x28>
	sys_dnode_t *const prev = successor->prev;
    9656:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    9658:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    965c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    965e:	605c      	str	r4, [r3, #4]
}
    9660:	bd38      	pop	{r3, r4, r5, pc}

00009662 <z_ready_thread>:
{
    9662:	b510      	push	{r4, lr}
    9664:	f04f 0340 	mov.w	r3, #64	; 0x40
    9668:	f3ef 8411 	mrs	r4, BASEPRI
    966c:	f383 8812 	msr	BASEPRI_MAX, r3
    9670:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    9674:	f7fd fef6 	bl	7464 <ready_thread>
	__asm__ volatile(
    9678:	f384 8811 	msr	BASEPRI, r4
    967c:	f3bf 8f6f 	isb	sy
}
    9680:	bd10      	pop	{r4, pc}

00009682 <z_unpend_thread_no_timeout>:
{
    9682:	b508      	push	{r3, lr}
	__asm__ volatile(
    9684:	f04f 0240 	mov.w	r2, #64	; 0x40
    9688:	f3ef 8111 	mrs	r1, BASEPRI
    968c:	f382 8812 	msr	BASEPRI_MAX, r2
    9690:	f3bf 8f6f 	isb	sy
		if (thread->base.pended_on != NULL) {
    9694:	6883      	ldr	r3, [r0, #8]
    9696:	b10b      	cbz	r3, 969c <z_unpend_thread_no_timeout+0x1a>
			unpend_thread_no_timeout(thread);
    9698:	f7ff ffb1 	bl	95fe <unpend_thread_no_timeout>
	__asm__ volatile(
    969c:	f381 8811 	msr	BASEPRI, r1
    96a0:	f3bf 8f6f 	isb	sy
}
    96a4:	bd08      	pop	{r3, pc}

000096a6 <z_sched_wake_thread>:
{
    96a6:	b538      	push	{r3, r4, r5, lr}
    96a8:	4604      	mov	r4, r0
	__asm__ volatile(
    96aa:	f04f 0340 	mov.w	r3, #64	; 0x40
    96ae:	f3ef 8511 	mrs	r5, BASEPRI
    96b2:	f383 8812 	msr	BASEPRI_MAX, r3
    96b6:	f3bf 8f6f 	isb	sy
		if (!killed) {
    96ba:	7b43      	ldrb	r3, [r0, #13]
    96bc:	f013 0f28 	tst.w	r3, #40	; 0x28
    96c0:	d10b      	bne.n	96da <z_sched_wake_thread+0x34>
			if (thread->base.pended_on != NULL) {
    96c2:	6883      	ldr	r3, [r0, #8]
    96c4:	b10b      	cbz	r3, 96ca <z_sched_wake_thread+0x24>
				unpend_thread_no_timeout(thread);
    96c6:	f7ff ff9a 	bl	95fe <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    96ca:	7b63      	ldrb	r3, [r4, #13]
			if (is_timeout) {
    96cc:	b951      	cbnz	r1, 96e4 <z_sched_wake_thread+0x3e>
    96ce:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    96d2:	7363      	strb	r3, [r4, #13]
			ready_thread(thread);
    96d4:	4620      	mov	r0, r4
    96d6:	f7fd fec5 	bl	7464 <ready_thread>
	__asm__ volatile(
    96da:	f385 8811 	msr	BASEPRI, r5
    96de:	f3bf 8f6f 	isb	sy
}
    96e2:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    96e4:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
}
    96e8:	e7f3      	b.n	96d2 <z_sched_wake_thread+0x2c>

000096ea <z_thread_timeout>:
	z_sched_wake_thread(thread, true);
    96ea:	2101      	movs	r1, #1
    96ec:	3818      	subs	r0, #24
    96ee:	f7ff bfda 	b.w	96a6 <z_sched_wake_thread>

000096f2 <z_unpend1_no_timeout>:
{
    96f2:	b508      	push	{r3, lr}
    96f4:	4603      	mov	r3, r0
	__asm__ volatile(
    96f6:	f04f 0240 	mov.w	r2, #64	; 0x40
    96fa:	f3ef 8111 	mrs	r1, BASEPRI
    96fe:	f382 8812 	msr	BASEPRI_MAX, r2
    9702:	f3bf 8f6f 	isb	sy
	return list->head == list;
    9706:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9708:	4283      	cmp	r3, r0
    970a:	d007      	beq.n	971c <z_unpend1_no_timeout+0x2a>
		if (thread != NULL) {
    970c:	b108      	cbz	r0, 9712 <z_unpend1_no_timeout+0x20>
			unpend_thread_no_timeout(thread);
    970e:	f7ff ff76 	bl	95fe <unpend_thread_no_timeout>
	__asm__ volatile(
    9712:	f381 8811 	msr	BASEPRI, r1
    9716:	f3bf 8f6f 	isb	sy
}
    971a:	bd08      	pop	{r3, pc}
    971c:	2000      	movs	r0, #0
    971e:	e7f8      	b.n	9712 <z_unpend1_no_timeout+0x20>

00009720 <z_unpend_first_thread>:
{
    9720:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    9722:	f04f 0340 	mov.w	r3, #64	; 0x40
    9726:	f3ef 8511 	mrs	r5, BASEPRI
    972a:	f383 8812 	msr	BASEPRI_MAX, r3
    972e:	f3bf 8f6f 	isb	sy
	return list->head == list;
    9732:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9734:	42a0      	cmp	r0, r4
    9736:	d00d      	beq.n	9754 <z_unpend_first_thread+0x34>
		if (thread != NULL) {
    9738:	b134      	cbz	r4, 9748 <z_unpend_first_thread+0x28>
			unpend_thread_no_timeout(thread);
    973a:	4620      	mov	r0, r4
    973c:	f7ff ff5f 	bl	95fe <unpend_thread_no_timeout>
    9740:	f104 0018 	add.w	r0, r4, #24
    9744:	f000 f869 	bl	981a <z_abort_timeout>
	__asm__ volatile(
    9748:	f385 8811 	msr	BASEPRI, r5
    974c:	f3bf 8f6f 	isb	sy
}
    9750:	4620      	mov	r0, r4
    9752:	bd38      	pop	{r3, r4, r5, pc}
    9754:	2400      	movs	r4, #0
    9756:	e7f7      	b.n	9748 <z_unpend_first_thread+0x28>

00009758 <z_unpend_thread>:
{
    9758:	b510      	push	{r4, lr}
    975a:	4601      	mov	r1, r0
	__asm__ volatile(
    975c:	f04f 0340 	mov.w	r3, #64	; 0x40
    9760:	f3ef 8411 	mrs	r4, BASEPRI
    9764:	f383 8812 	msr	BASEPRI_MAX, r3
    9768:	f3bf 8f6f 	isb	sy
		if (thread->base.pended_on != NULL) {
    976c:	6883      	ldr	r3, [r0, #8]
    976e:	b10b      	cbz	r3, 9774 <z_unpend_thread+0x1c>
			unpend_thread_no_timeout(thread);
    9770:	f7ff ff45 	bl	95fe <unpend_thread_no_timeout>
	__asm__ volatile(
    9774:	f384 8811 	msr	BASEPRI, r4
    9778:	f3bf 8f6f 	isb	sy
}
    977c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9780:	f101 0018 	add.w	r0, r1, #24
    9784:	f000 b849 	b.w	981a <z_abort_timeout>

00009788 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    9788:	4603      	mov	r3, r0
    978a:	b920      	cbnz	r0, 9796 <z_reschedule_irqlock+0xe>
    978c:	f3ef 8205 	mrs	r2, IPSR
    9790:	b90a      	cbnz	r2, 9796 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    9792:	f7f9 bafd 	b.w	2d90 <arch_swap>
    9796:	f383 8811 	msr	BASEPRI, r3
    979a:	f3bf 8f6f 	isb	sy
}
    979e:	4770      	bx	lr

000097a0 <z_reschedule_unlocked>:
	__asm__ volatile(
    97a0:	f04f 0340 	mov.w	r3, #64	; 0x40
    97a4:	f3ef 8011 	mrs	r0, BASEPRI
    97a8:	f383 8812 	msr	BASEPRI_MAX, r3
    97ac:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    97b0:	f7ff bfea 	b.w	9788 <z_reschedule_irqlock>

000097b4 <z_unpend_all>:
{
    97b4:	b538      	push	{r3, r4, r5, lr}
    97b6:	4605      	mov	r5, r0
	int need_sched = 0;
    97b8:	2000      	movs	r0, #0
	return list->head == list;
    97ba:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    97bc:	42a5      	cmp	r5, r4
    97be:	d000      	beq.n	97c2 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    97c0:	b904      	cbnz	r4, 97c4 <z_unpend_all+0x10>
}
    97c2:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
    97c4:	4620      	mov	r0, r4
    97c6:	f7ff ffc7 	bl	9758 <z_unpend_thread>
		z_ready_thread(thread);
    97ca:	4620      	mov	r0, r4
    97cc:	f7ff ff49 	bl	9662 <z_ready_thread>
		need_sched = 1;
    97d0:	2001      	movs	r0, #1
    97d2:	e7f2      	b.n	97ba <z_unpend_all+0x6>

000097d4 <z_sched_wake>:
{
    97d4:	b538      	push	{r3, r4, r5, lr}
    97d6:	f04f 0340 	mov.w	r3, #64	; 0x40
    97da:	f3ef 8511 	mrs	r5, BASEPRI
    97de:	f383 8812 	msr	BASEPRI_MAX, r3
    97e2:	f3bf 8f6f 	isb	sy
	return list->head == list;
    97e6:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    97e8:	42a0      	cmp	r0, r4
    97ea:	d012      	beq.n	9812 <z_sched_wake+0x3e>
		if (thread != NULL) {
    97ec:	b19c      	cbz	r4, 9816 <z_sched_wake+0x42>
    97ee:	67e1      	str	r1, [r4, #124]	; 0x7c
	thread->base.swap_data = data;
    97f0:	6162      	str	r2, [r4, #20]
			unpend_thread_no_timeout(thread);
    97f2:	4620      	mov	r0, r4
    97f4:	f7ff ff03 	bl	95fe <unpend_thread_no_timeout>
    97f8:	f104 0018 	add.w	r0, r4, #24
    97fc:	f000 f80d 	bl	981a <z_abort_timeout>
			ready_thread(thread);
    9800:	4620      	mov	r0, r4
    9802:	f7fd fe2f 	bl	7464 <ready_thread>
			ret = true;
    9806:	2001      	movs	r0, #1
	__asm__ volatile(
    9808:	f385 8811 	msr	BASEPRI, r5
    980c:	f3bf 8f6f 	isb	sy
}
    9810:	bd38      	pop	{r3, r4, r5, pc}
	bool ret = false;
    9812:	2000      	movs	r0, #0
    9814:	e7f8      	b.n	9808 <z_sched_wake+0x34>
    9816:	4620      	mov	r0, r4
    9818:	e7f6      	b.n	9808 <z_sched_wake+0x34>

0000981a <z_abort_timeout>:
{
    981a:	b510      	push	{r4, lr}
	__asm__ volatile(
    981c:	f04f 0240 	mov.w	r2, #64	; 0x40
    9820:	f3ef 8411 	mrs	r4, BASEPRI
    9824:	f382 8812 	msr	BASEPRI_MAX, r2
    9828:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    982c:	6803      	ldr	r3, [r0, #0]
    982e:	b13b      	cbz	r3, 9840 <z_abort_timeout+0x26>
			remove_timeout(to);
    9830:	f7fe f902 	bl	7a38 <remove_timeout>
			ret = 0;
    9834:	2000      	movs	r0, #0
	__asm__ volatile(
    9836:	f384 8811 	msr	BASEPRI, r4
    983a:	f3bf 8f6f 	isb	sy
}
    983e:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    9840:	f06f 0015 	mvn.w	r0, #21
    9844:	e7f7      	b.n	9836 <z_abort_timeout+0x1c>

00009846 <z_get_next_timeout_expiry>:
{
    9846:	b510      	push	{r4, lr}
	__asm__ volatile(
    9848:	f04f 0340 	mov.w	r3, #64	; 0x40
    984c:	f3ef 8411 	mrs	r4, BASEPRI
    9850:	f383 8812 	msr	BASEPRI_MAX, r3
    9854:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    9858:	f7fe f8ce 	bl	79f8 <next_timeout>
	__asm__ volatile(
    985c:	f384 8811 	msr	BASEPRI, r4
    9860:	f3bf 8f6f 	isb	sy
}
    9864:	bd10      	pop	{r4, pc}

00009866 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    9866:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    9868:	f7fe f9e2 	bl	7c30 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    986c:	bd08      	pop	{r3, pc}

0000986e <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    986e:	f7fe b9df 	b.w	7c30 <sys_clock_tick_get>

00009872 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    9872:	b108      	cbz	r0, 9878 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    9874:	f7f9 bfc6 	b.w	3804 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    9878:	4770      	bx	lr

0000987a <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    987a:	f1b1 3fff 	cmp.w	r1, #4294967295
    987e:	bf08      	it	eq
    9880:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    9884:	b538      	push	{r3, r4, r5, lr}
    9886:	460c      	mov	r4, r1
    9888:	4605      	mov	r5, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    988a:	d014      	beq.n	98b6 <sys_clock_timeout_end_calc+0x3c>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    988c:	4308      	orrs	r0, r1
    988e:	d103      	bne.n	9898 <sys_clock_timeout_end_calc+0x1e>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
    9890:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
    9894:	f7fe b9cc 	b.w	7c30 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
    9898:	f06f 0001 	mvn.w	r0, #1
    989c:	1b40      	subs	r0, r0, r5
    989e:	f04f 33ff 	mov.w	r3, #4294967295
    98a2:	eb63 0101 	sbc.w	r1, r3, r1
    98a6:	2900      	cmp	r1, #0
    98a8:	da04      	bge.n	98b4 <sys_clock_timeout_end_calc+0x3a>
		return sys_clock_tick_get() + MAX(1, dt);
    98aa:	f7fe f9c1 	bl	7c30 <sys_clock_tick_get>
    98ae:	1940      	adds	r0, r0, r5
    98b0:	eb41 0104 	adc.w	r1, r1, r4
}
    98b4:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
    98b6:	f04f 30ff 	mov.w	r0, #4294967295
    98ba:	4601      	mov	r1, r0
    98bc:	e7fa      	b.n	98b4 <sys_clock_timeout_end_calc+0x3a>

000098be <k_timer_init>:
	timer->status = 0U;
    98be:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
    98c0:	e9c0 1208 	strd	r1, r2, [r0, #32]
	sys_dlist_init(&w->waitq);
    98c4:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
    98c8:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
    98cc:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
    98d0:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
    98d2:	6343      	str	r3, [r0, #52]	; 0x34
}
    98d4:	4770      	bx	lr

000098d6 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    98d6:	b510      	push	{r4, lr}
    98d8:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	bool inactive = (z_abort_timeout(&timer->timeout) != 0);
    98da:	f7ff ff9e 	bl	981a <z_abort_timeout>

	if (inactive) {
    98de:	b9b0      	cbnz	r0, 990e <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    98e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    98e2:	b10b      	cbz	r3, 98e8 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    98e4:	4620      	mov	r0, r4
    98e6:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    98e8:	f104 0018 	add.w	r0, r4, #24
    98ec:	f7ff ff01 	bl	96f2 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    98f0:	b168      	cbz	r0, 990e <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    98f2:	f7ff feb6 	bl	9662 <z_ready_thread>
	__asm__ volatile(
    98f6:	f04f 0340 	mov.w	r3, #64	; 0x40
    98fa:	f3ef 8011 	mrs	r0, BASEPRI
    98fe:	f383 8812 	msr	BASEPRI_MAX, r3
    9902:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    9906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    990a:	f7ff bf3d 	b.w	9788 <z_reschedule_irqlock>
    990e:	bd10      	pop	{r4, pc}

00009910 <signal_poll_event>:
{
    9910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct z_poller *poller = event->poller;
    9914:	6884      	ldr	r4, [r0, #8]
{
    9916:	4605      	mov	r5, r0
    9918:	460e      	mov	r6, r1
	if (poller != NULL) {
    991a:	b144      	cbz	r4, 992e <signal_poll_event+0x1e>
		if (poller->mode == MODE_POLL) {
    991c:	7863      	ldrb	r3, [r4, #1]
    991e:	2b01      	cmp	r3, #1
    9920:	d12e      	bne.n	9980 <signal_poll_event+0x70>
	if (!z_is_thread_pending(thread)) {
    9922:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    9926:	f013 0302 	ands.w	r3, r3, #2
    992a:	d10a      	bne.n	9942 <signal_poll_event+0x32>
		poller->is_polling = false;
    992c:	7023      	strb	r3, [r4, #0]
	event->state |= state;
    992e:	68eb      	ldr	r3, [r5, #12]
    9930:	f3c3 3286 	ubfx	r2, r3, #14, #7
    9934:	4316      	orrs	r6, r2
	event->poller = NULL;
    9936:	2000      	movs	r0, #0
	event->state |= state;
    9938:	f366 3394 	bfi	r3, r6, #14, #7
	event->poller = NULL;
    993c:	60a8      	str	r0, [r5, #8]
	event->state |= state;
    993e:	60eb      	str	r3, [r5, #12]
	return retcode;
    9940:	e03e      	b.n	99c0 <signal_poll_event+0xb0>
	if (z_is_thread_timeout_expired(thread)) {
    9942:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
    9946:	f1b3 3fff 	cmp.w	r3, #4294967295
    994a:	bf08      	it	eq
    994c:	f112 0f02 	cmneq.w	r2, #2
    9950:	d032      	beq.n	99b8 <signal_poll_event+0xa8>
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
    9952:	f1a4 0860 	sub.w	r8, r4, #96	; 0x60
	z_unpend_thread(thread);
    9956:	4640      	mov	r0, r8
    9958:	f7ff fefe 	bl	9758 <z_unpend_thread>
	arch_thread_return_value_set(thread,
    995c:	2e08      	cmp	r6, #8
    995e:	bf0c      	ite	eq
    9960:	f06f 0303 	mvneq.w	r3, #3
    9964:	2300      	movne	r3, #0
    9966:	61e3      	str	r3, [r4, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    9968:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    996c:	06db      	lsls	r3, r3, #27
    996e:	d109      	bne.n	9984 <signal_poll_event+0x74>
    9970:	f854 7c48 	ldr.w	r7, [r4, #-72]
    9974:	b937      	cbnz	r7, 9984 <signal_poll_event+0x74>
	z_ready_thread(thread);
    9976:	4640      	mov	r0, r8
    9978:	f7ff fe73 	bl	9662 <z_ready_thread>
		poller->is_polling = false;
    997c:	7027      	strb	r7, [r4, #0]
		if (retcode < 0) {
    997e:	e7d6      	b.n	992e <signal_poll_event+0x1e>
		} else if (poller->mode == MODE_TRIGGERED) {
    9980:	2b02      	cmp	r3, #2
    9982:	d001      	beq.n	9988 <signal_poll_event+0x78>
		poller->is_polling = false;
    9984:	2300      	movs	r3, #0
    9986:	e7d1      	b.n	992c <signal_poll_event+0x1c>
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
    9988:	7823      	ldrb	r3, [r4, #0]
    998a:	2b00      	cmp	r3, #0
    998c:	d0cf      	beq.n	992e <signal_poll_event+0x1e>
    998e:	f854 7c04 	ldr.w	r7, [r4, #-4]
    9992:	2f00      	cmp	r7, #0
    9994:	d0f2      	beq.n	997c <signal_poll_event+0x6c>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
		twork->poll_result = 0;
    9996:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
    999a:	f1a4 0914 	sub.w	r9, r4, #20
    999e:	f104 0014 	add.w	r0, r4, #20
    99a2:	f7ff ff3a 	bl	981a <z_abort_timeout>
		twork->poll_result = 0;
    99a6:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
		z_work_submit_to_queue(work_q, &twork->work);
    99aa:	4649      	mov	r1, r9
    99ac:	4638      	mov	r0, r7
    99ae:	f7ff fdf9 	bl	95a4 <z_work_submit_to_queue>
		poller->is_polling = false;
    99b2:	f884 8000 	strb.w	r8, [r4]
		if (retcode < 0) {
    99b6:	e7ba      	b.n	992e <signal_poll_event+0x1e>
		poller->is_polling = false;
    99b8:	2300      	movs	r3, #0
    99ba:	7023      	strb	r3, [r4, #0]
		return -EAGAIN;
    99bc:	f06f 000a 	mvn.w	r0, #10
}
    99c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000099c4 <z_handle_obj_poll_events>:
{
    99c4:	4603      	mov	r3, r0
	return list->head == list;
    99c6:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
    99c8:	4283      	cmp	r3, r0
    99ca:	d008      	beq.n	99de <z_handle_obj_poll_events+0x1a>
	sys_dnode_t *const next = node->next;
    99cc:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    99d0:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    99d2:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    99d4:	2300      	movs	r3, #0
	node->prev = NULL;
    99d6:	e9c0 3300 	strd	r3, r3, [r0]
		(void) signal_poll_event(poll_event, state);
    99da:	f7ff bf99 	b.w	9910 <signal_poll_event>
}
    99de:	4770      	bx	lr

000099e0 <k_free>:
	if (ptr != NULL) {
    99e0:	b120      	cbz	r0, 99ec <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
    99e2:	1f01      	subs	r1, r0, #4
    99e4:	f850 0c04 	ldr.w	r0, [r0, #-4]
    99e8:	f000 b856 	b.w	9a98 <k_heap_free>
}
    99ec:	4770      	bx	lr

000099ee <k_heap_init>:
{
    99ee:	b410      	push	{r4}
    99f0:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    99f4:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    99f8:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    99fa:	f7fe bc71 	b.w	82e0 <sys_heap_init>

000099fe <k_heap_aligned_alloc>:
SYS_INIT_NAMED(statics_init_post, statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
    99fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9a02:	b085      	sub	sp, #20
    9a04:	e9dd a40e 	ldrd	sl, r4, [sp, #56]	; 0x38
    9a08:	4607      	mov	r7, r0
    9a0a:	4688      	mov	r8, r1
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    9a0c:	4650      	mov	r0, sl
    9a0e:	4621      	mov	r1, r4
{
    9a10:	4691      	mov	r9, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    9a12:	f7ff ff32 	bl	987a <sys_clock_timeout_end_calc>
	void *ret = NULL;

	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
    9a16:	f1b4 3fff 	cmp.w	r4, #4294967295
    9a1a:	bf08      	it	eq
    9a1c:	f1ba 3fff 	cmpeq.w	sl, #4294967295
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    9a20:	4605      	mov	r5, r0
    9a22:	460e      	mov	r6, r1
	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
    9a24:	bf04      	itt	eq
    9a26:	f04f 35ff 	moveq.w	r5, #4294967295
    9a2a:	f06f 4600 	mvneq.w	r6, #2147483648	; 0x80000000

	k_spinlock_key_t key = k_spin_lock(&h->lock);
    9a2e:	f107 0a14 	add.w	sl, r7, #20
    9a32:	f04f 0340 	mov.w	r3, #64	; 0x40
    9a36:	f3ef 8411 	mrs	r4, BASEPRI
    9a3a:	f383 8812 	msr	BASEPRI_MAX, r3
    9a3e:	f3bf 8f6f 	isb	sy
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    9a42:	f107 0b0c 	add.w	fp, r7, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
    9a46:	464a      	mov	r2, r9
    9a48:	4641      	mov	r1, r8
    9a4a:	4638      	mov	r0, r7
    9a4c:	f7fe fbe1 	bl	8212 <sys_heap_aligned_alloc>
    9a50:	9003      	str	r0, [sp, #12]
		now = sys_clock_tick_get();
    9a52:	f7fe f8ed 	bl	7c30 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
    9a56:	9b03      	ldr	r3, [sp, #12]
    9a58:	b13b      	cbz	r3, 9a6a <k_heap_aligned_alloc+0x6c>
	__asm__ volatile(
    9a5a:	f384 8811 	msr	BASEPRI, r4
    9a5e:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
    9a62:	4618      	mov	r0, r3
    9a64:	b005      	add	sp, #20
    9a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		    (ret != NULL) || ((end - now) <= 0)) {
    9a6a:	1a28      	subs	r0, r5, r0
    9a6c:	eb66 0101 	sbc.w	r1, r6, r1
    9a70:	2801      	cmp	r0, #1
    9a72:	f171 0200 	sbcs.w	r2, r1, #0
    9a76:	dbf0      	blt.n	9a5a <k_heap_aligned_alloc+0x5c>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    9a78:	e9cd 0100 	strd	r0, r1, [sp]
    9a7c:	465a      	mov	r2, fp
    9a7e:	4621      	mov	r1, r4
    9a80:	4650      	mov	r0, sl
    9a82:	f7fd fd83 	bl	758c <z_pend_curr>
	__asm__ volatile(
    9a86:	f04f 0340 	mov.w	r3, #64	; 0x40
    9a8a:	f3ef 8411 	mrs	r4, BASEPRI
    9a8e:	f383 8812 	msr	BASEPRI_MAX, r3
    9a92:	f3bf 8f6f 	isb	sy
	return k;
    9a96:	e7d6      	b.n	9a46 <k_heap_aligned_alloc+0x48>

00009a98 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
    9a98:	b538      	push	{r3, r4, r5, lr}
    9a9a:	4604      	mov	r4, r0
    9a9c:	f04f 0340 	mov.w	r3, #64	; 0x40
    9aa0:	f3ef 8511 	mrs	r5, BASEPRI
    9aa4:	f383 8812 	msr	BASEPRI_MAX, r3
    9aa8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&h->lock);

	sys_heap_free(&h->heap, mem);
    9aac:	f7fe fb79 	bl	81a2 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
    9ab0:	f104 000c 	add.w	r0, r4, #12
    9ab4:	f7ff fe7e 	bl	97b4 <z_unpend_all>
    9ab8:	b130      	cbz	r0, 9ac8 <k_heap_free+0x30>
		z_reschedule(&h->lock, key);
    9aba:	4629      	mov	r1, r5
    9abc:	f104 0014 	add.w	r0, r4, #20
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
    9ac0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_reschedule(&h->lock, key);
    9ac4:	f7fd bdc6 	b.w	7654 <z_reschedule>
	__asm__ volatile(
    9ac8:	f385 8811 	msr	BASEPRI, r5
    9acc:	f3bf 8f6f 	isb	sy
}
    9ad0:	bd38      	pop	{r3, r4, r5, pc}

00009ad2 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    9ad2:	4770      	bx	lr
