(ADDI R1 R0 0x1001)
(ADDI R2 R1 0x0001)
(ADDI R3 R2 0x0001)
(ADDI R4 R3 0x0004)
(ADDI R5 R4 0x0004)
(ADDI R6 R5 0x8004)

(ANDI_ R7 R1 0x1000)
(ORI R8 R1 0x0110)
(SLW_ R9 R1 R6)

(* expected:

R0 = 0x00000000
R1 = 0x00001001
R2 = 0x00001002
R3 = 0x00001003
R4 = 0x00001007
R5 = 0x0000100b
R6 = 0xffff900f
R7 = 0x00001000
R8 = 0x00001111
R9 = 0x00000000
EQ bit sets
*)
