[View]
Entity=tb_top_8bit_alu
Architecture=
TopLevelType=3
[file:.\src\BCD_ALU.v]
Enabled=1
[file:.\src\BCD_Register.v]
Enabled=1
[file:.\src\Control_Circuit.v]
Enabled=1
[file:.\src\BCD_Calculator.v]
Enabled=1
[file:.\src\controller_2bit.v]
Enabled=1
[file:.\src\top_2bit_adder.v]
Enabled=1
[file:.\src\top_2bit_alu_mult.v]
Enabled=1
[file:.\src\alu_4bit.v]
Enabled=1
[file:.\src\full_adder.v]
Enabled=1
[file:.\src\top_8bit_alu.v]
Enabled=1
[file:.\src\bcd_subtractor_8bit.v]
Enabled=1
[file:.\src\register_8bit.v]
Enabled=1
[file:.\src\alu_8bit.v]
Enabled=1
[file:.\src\ripple_adder_8bit.v]
Enabled=1
[file:.\src\tb_top_8bit_alu.v]
Enabled=1
[file:.\src\bcd_adder_8bit.v]
Enabled=1
[file:.\src\ripple_adder_4bit.v]
Enabled=1
[file:.\src\bcd_subtractor_8bit_eac.v]
Enabled=1
[file:.\src\ripple_adder_16bit.v]
Enabled=1
[file:.\src\mul_8bit_logic.v]
Enabled=1
[file:.\src\ripple_sub_9bit.v]
Enabled=1
[file:.\src\div_stage.v]
Enabled=1
[file:.\src\div_8bit_logic.v]
Enabled=1
[file:.\src\div_stage.v]
Enabled=1
[file:.\src\alu_8bit.v]
Enabled=1
[file:.\src\bcd_subtractor_8bit.v]
Enabled=1
