ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.Error_Handler,"ax",%progbits
  20              		.align	1
  21              		.global	Error_Handler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	Error_Handler:
  27              	.LFB357:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "cordic.h"
  23:Core/Src/main.c **** #include "fmac.h"
  24:Core/Src/main.c **** #include "i2c.h"
  25:Core/Src/main.c **** #include "memorymap.h"
  26:Core/Src/main.c **** #include "spi.h"
  27:Core/Src/main.c **** #include "tim.h"
  28:Core/Src/main.c **** #include "usb_device.h"
  29:Core/Src/main.c **** #include "gpio.h"
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  33:Core/Src/main.c **** #include "usbd_cdc_if.h"
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** #define USBBUF_MAXLEN 128
  44:Core/Src/main.c **** /* USER CODE END PD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  47:Core/Src/main.c **** /* USER CODE BEGIN PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** uint8_t usbTxBuf[USBBUF_MAXLEN];
  55:Core/Src/main.c **** uint16_t usbTxBufLen;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:Core/Src/main.c **** void SystemClock_Config(void);
  61:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief  The application entry point.
  73:Core/Src/main.c ****   * @retval int
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** int main(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  85:Core/Src/main.c ****   HAL_Init();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Configure the system clock */
  92:Core/Src/main.c ****   SystemClock_Config();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the peripherals common clocks */
  95:Core/Src/main.c ****   PeriphCommonClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_CORDIC_Init();
 104:Core/Src/main.c ****   MX_FMAC_Init();
 105:Core/Src/main.c ****   MX_I2C3_Init();
 106:Core/Src/main.c ****   MX_SPI1_Init();
 107:Core/Src/main.c ****   MX_SPI2_Init();
 108:Core/Src/main.c ****   MX_TIM2_Init();
 109:Core/Src/main.c ****   MX_TIM4_Init();
 110:Core/Src/main.c ****   MX_ADC1_Init();
 111:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 112:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE END 2 */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* Infinite loop */
 117:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 118:Core/Src/main.c ****   while (1)
 119:Core/Src/main.c ****   {
 120:Core/Src/main.c ****     /* USER CODE END WHILE */
 121:Core/Src/main.c ****     usbTxBufLen = snprintf((char *) usbTxBuf, USBBUF_MAXLEN, "Hello World!\r\n");
 122:Core/Src/main.c ****     uint8_t * ptr = &usbTxBuf[0];
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     CDC_Transmit_HS(usbTxBuf, usbTxBufLen);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****     HAL_Delay(1000);
 127:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 128:Core/Src/main.c ****   }
 129:Core/Src/main.c ****   /* USER CODE END 3 */
 130:Core/Src/main.c **** }
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** /**
 133:Core/Src/main.c ****   * @brief System Clock Configuration
 134:Core/Src/main.c ****   * @retval None
 135:Core/Src/main.c ****   */
 136:Core/Src/main.c **** void SystemClock_Config(void)
 137:Core/Src/main.c **** {
 138:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /** Supply configuration update enable
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 4


 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 152:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 156:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 168:Core/Src/main.c ****   {
 169:Core/Src/main.c ****     Error_Handler();
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 175:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 176:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 179:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 183:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c ****     Error_Handler();
 188:Core/Src/main.c ****   }
 189:Core/Src/main.c **** }
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** /**
 192:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 193:Core/Src/main.c ****   * @retval None
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 196:Core/Src/main.c **** {
 197:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /** Initializes the peripherals clock
 200:Core/Src/main.c ****   */
 201:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3|RCC_PERIPHCLK_SPI2
 202:Core/Src/main.c ****                               |RCC_PERIPHCLK_SPI1;
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 5


 203:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3M = 2;
 204:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3N = 16;
 205:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3P = 2;
 206:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3Q = 2;
 207:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3R = 3;
 208:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 209:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 210:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 211:Core/Src/main.c ****   PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 212:Core/Src/main.c ****   PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_PLL3;
 213:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c **** }
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /* USER CODE END 4 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /**
 224:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 225:Core/Src/main.c ****   * @retval None
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c **** void Error_Handler(void)
 228:Core/Src/main.c **** {
  28              		.loc 1 228 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 229:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 230:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 231:Core/Src/main.c ****   __disable_irq();
  34              		.loc 1 231 3 view .LVU1
  35              	.LBB4:
  36              	.LBI4:
  37              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 6


  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 7


  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 8


 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 9


 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  38              		.loc 2 207 27 view .LVU2
  39              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  40              		.loc 2 209 3 view .LVU3
  41              		.syntax unified
  42              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  43 0000 72B6     		cpsid i
  44              	@ 0 "" 2
  45              		.thumb
  46              		.syntax unified
  47              	.L2:
  48              	.LBE5:
  49              	.LBE4:
 232:Core/Src/main.c ****   while (1)
  50              		.loc 1 232 3 view .LVU4
 233:Core/Src/main.c ****   {
 234:Core/Src/main.c ****   }
  51              		.loc 1 234 3 view .LVU5
 232:Core/Src/main.c ****   while (1)
  52              		.loc 1 232 9 view .LVU6
  53 0002 FEE7     		b	.L2
  54              		.cfi_endproc
  55              	.LFE357:
  57              		.section	.text.SystemClock_Config,"ax",%progbits
  58              		.align	1
  59              		.global	SystemClock_Config
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  64              	SystemClock_Config:
  65              	.LFB355:
 137:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  66              		.loc 1 137 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 112
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70 0000 00B5     		push	{lr}
  71              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 10


  72              		.cfi_offset 14, -4
  73 0002 9DB0     		sub	sp, sp, #116
  74              		.cfi_def_cfa_offset 120
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  75              		.loc 1 138 3 view .LVU8
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  76              		.loc 1 138 22 is_stmt 0 view .LVU9
  77 0004 4C22     		movs	r2, #76
  78 0006 0021     		movs	r1, #0
  79 0008 09A8     		add	r0, sp, #36
  80 000a FFF7FEFF 		bl	memset
  81              	.LVL0:
 139:Core/Src/main.c **** 
  82              		.loc 1 139 3 is_stmt 1 view .LVU10
 139:Core/Src/main.c **** 
  83              		.loc 1 139 22 is_stmt 0 view .LVU11
  84 000e 2022     		movs	r2, #32
  85 0010 0021     		movs	r1, #0
  86 0012 01A8     		add	r0, sp, #4
  87 0014 FFF7FEFF 		bl	memset
  88              	.LVL1:
 143:Core/Src/main.c **** 
  89              		.loc 1 143 3 is_stmt 1 view .LVU12
  90 0018 0420     		movs	r0, #4
  91 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
  92              	.LVL2:
 147:Core/Src/main.c **** 
  93              		.loc 1 147 3 view .LVU13
  94              	.LBB6:
 147:Core/Src/main.c **** 
  95              		.loc 1 147 3 view .LVU14
  96 001e 0023     		movs	r3, #0
  97 0020 0093     		str	r3, [sp]
 147:Core/Src/main.c **** 
  98              		.loc 1 147 3 view .LVU15
  99 0022 204B     		ldr	r3, .L10
 100 0024 9A69     		ldr	r2, [r3, #24]
 101 0026 22F44042 		bic	r2, r2, #49152
 102 002a 9A61     		str	r2, [r3, #24]
 147:Core/Src/main.c **** 
 103              		.loc 1 147 3 view .LVU16
 104 002c 9B69     		ldr	r3, [r3, #24]
 105 002e 03F44043 		and	r3, r3, #49152
 106 0032 0093     		str	r3, [sp]
 147:Core/Src/main.c **** 
 107              		.loc 1 147 3 view .LVU17
 108 0034 009B     		ldr	r3, [sp]
 109              	.LBE6:
 147:Core/Src/main.c **** 
 110              		.loc 1 147 3 view .LVU18
 149:Core/Src/main.c **** 
 111              		.loc 1 149 3 view .LVU19
 112              	.L4:
 149:Core/Src/main.c **** 
 113              		.loc 1 149 48 discriminator 1 view .LVU20
 149:Core/Src/main.c **** 
 114              		.loc 1 149 9 discriminator 1 view .LVU21
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 11


 149:Core/Src/main.c **** 
 115              		.loc 1 149 10 is_stmt 0 discriminator 1 view .LVU22
 116 0036 1B4B     		ldr	r3, .L10
 117 0038 9B69     		ldr	r3, [r3, #24]
 149:Core/Src/main.c **** 
 118              		.loc 1 149 9 discriminator 1 view .LVU23
 119 003a 13F4005F 		tst	r3, #8192
 120 003e FAD0     		beq	.L4
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 121              		.loc 1 154 3 is_stmt 1 view .LVU24
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 122              		.loc 1 154 36 is_stmt 0 view .LVU25
 123 0040 2123     		movs	r3, #33
 124 0042 0993     		str	r3, [sp, #36]
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 125              		.loc 1 155 3 is_stmt 1 view .LVU26
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 126              		.loc 1 155 30 is_stmt 0 view .LVU27
 127 0044 4FF4A023 		mov	r3, #327680
 128 0048 0A93     		str	r3, [sp, #40]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 129              		.loc 1 156 3 is_stmt 1 view .LVU28
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 130              		.loc 1 156 32 is_stmt 0 view .LVU29
 131 004a 0122     		movs	r2, #1
 132 004c 0F92     		str	r2, [sp, #60]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 133              		.loc 1 157 3 is_stmt 1 view .LVU30
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 134              		.loc 1 157 34 is_stmt 0 view .LVU31
 135 004e 0223     		movs	r3, #2
 136 0050 1293     		str	r3, [sp, #72]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 137              		.loc 1 158 3 is_stmt 1 view .LVU32
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 138              		.loc 1 158 35 is_stmt 0 view .LVU33
 139 0052 1393     		str	r3, [sp, #76]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 140              		.loc 1 159 3 is_stmt 1 view .LVU34
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 141              		.loc 1 159 30 is_stmt 0 view .LVU35
 142 0054 1493     		str	r3, [sp, #80]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 143              		.loc 1 160 3 is_stmt 1 view .LVU36
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 144              		.loc 1 160 30 is_stmt 0 view .LVU37
 145 0056 1421     		movs	r1, #20
 146 0058 1591     		str	r1, [sp, #84]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 147              		.loc 1 161 3 is_stmt 1 view .LVU38
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 148              		.loc 1 161 30 is_stmt 0 view .LVU39
 149 005a 1692     		str	r2, [sp, #88]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 150              		.loc 1 162 3 is_stmt 1 view .LVU40
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 151              		.loc 1 162 30 is_stmt 0 view .LVU41
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 12


 152 005c 1793     		str	r3, [sp, #92]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 153              		.loc 1 163 3 is_stmt 1 view .LVU42
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 154              		.loc 1 163 30 is_stmt 0 view .LVU43
 155 005e 1893     		str	r3, [sp, #96]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 156              		.loc 1 164 3 is_stmt 1 view .LVU44
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 157              		.loc 1 164 32 is_stmt 0 view .LVU45
 158 0060 0C23     		movs	r3, #12
 159 0062 1993     		str	r3, [sp, #100]
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 160              		.loc 1 165 3 is_stmt 1 view .LVU46
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 161              		.loc 1 165 35 is_stmt 0 view .LVU47
 162 0064 0023     		movs	r3, #0
 163 0066 1A93     		str	r3, [sp, #104]
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 164              		.loc 1 166 3 is_stmt 1 view .LVU48
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 165              		.loc 1 166 34 is_stmt 0 view .LVU49
 166 0068 1B93     		str	r3, [sp, #108]
 167:Core/Src/main.c ****   {
 167              		.loc 1 167 3 is_stmt 1 view .LVU50
 167:Core/Src/main.c ****   {
 168              		.loc 1 167 7 is_stmt 0 view .LVU51
 169 006a 09A8     		add	r0, sp, #36
 170 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 171              	.LVL3:
 167:Core/Src/main.c ****   {
 172              		.loc 1 167 6 discriminator 1 view .LVU52
 173 0070 A0B9     		cbnz	r0, .L8
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 174              		.loc 1 174 3 is_stmt 1 view .LVU53
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 175              		.loc 1 174 31 is_stmt 0 view .LVU54
 176 0072 3F23     		movs	r3, #63
 177 0074 0193     		str	r3, [sp, #4]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 178              		.loc 1 177 3 is_stmt 1 view .LVU55
 177:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 179              		.loc 1 177 34 is_stmt 0 view .LVU56
 180 0076 0321     		movs	r1, #3
 181 0078 0291     		str	r1, [sp, #8]
 178:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 182              		.loc 1 178 3 is_stmt 1 view .LVU57
 178:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 183              		.loc 1 178 35 is_stmt 0 view .LVU58
 184 007a 0023     		movs	r3, #0
 185 007c 0393     		str	r3, [sp, #12]
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 186              		.loc 1 179 3 is_stmt 1 view .LVU59
 179:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 187              		.loc 1 179 35 is_stmt 0 view .LVU60
 188 007e 0493     		str	r3, [sp, #16]
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 13


 189              		.loc 1 180 3 is_stmt 1 view .LVU61
 180:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 190              		.loc 1 180 36 is_stmt 0 view .LVU62
 191 0080 4023     		movs	r3, #64
 192 0082 0593     		str	r3, [sp, #20]
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 193              		.loc 1 181 3 is_stmt 1 view .LVU63
 181:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 194              		.loc 1 181 36 is_stmt 0 view .LVU64
 195 0084 0693     		str	r3, [sp, #24]
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 196              		.loc 1 182 3 is_stmt 1 view .LVU65
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 197              		.loc 1 182 36 is_stmt 0 view .LVU66
 198 0086 4FF48062 		mov	r2, #1024
 199 008a 0792     		str	r2, [sp, #28]
 183:Core/Src/main.c **** 
 200              		.loc 1 183 3 is_stmt 1 view .LVU67
 183:Core/Src/main.c **** 
 201              		.loc 1 183 36 is_stmt 0 view .LVU68
 202 008c 0893     		str	r3, [sp, #32]
 185:Core/Src/main.c ****   {
 203              		.loc 1 185 3 is_stmt 1 view .LVU69
 185:Core/Src/main.c ****   {
 204              		.loc 1 185 7 is_stmt 0 view .LVU70
 205 008e 01A8     		add	r0, sp, #4
 206 0090 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 207              	.LVL4:
 185:Core/Src/main.c ****   {
 208              		.loc 1 185 6 discriminator 1 view .LVU71
 209 0094 20B9     		cbnz	r0, .L9
 189:Core/Src/main.c **** 
 210              		.loc 1 189 1 view .LVU72
 211 0096 1DB0     		add	sp, sp, #116
 212              		.cfi_remember_state
 213              		.cfi_def_cfa_offset 4
 214              		@ sp needed
 215 0098 5DF804FB 		ldr	pc, [sp], #4
 216              	.L8:
 217              		.cfi_restore_state
 169:Core/Src/main.c ****   }
 218              		.loc 1 169 5 is_stmt 1 view .LVU73
 219 009c FFF7FEFF 		bl	Error_Handler
 220              	.LVL5:
 221              	.L9:
 187:Core/Src/main.c ****   }
 222              		.loc 1 187 5 view .LVU74
 223 00a0 FFF7FEFF 		bl	Error_Handler
 224              	.LVL6:
 225              	.L11:
 226              		.align	2
 227              	.L10:
 228 00a4 00480258 		.word	1476544512
 229              		.cfi_endproc
 230              	.LFE355:
 232              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 233              		.align	1
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 14


 234              		.global	PeriphCommonClock_Config
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 239              	PeriphCommonClock_Config:
 240              	.LFB356:
 196:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 241              		.loc 1 196 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 184
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245 0000 10B5     		push	{r4, lr}
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 4, -8
 248              		.cfi_offset 14, -4
 249 0002 AEB0     		sub	sp, sp, #184
 250              		.cfi_def_cfa_offset 192
 197:Core/Src/main.c **** 
 251              		.loc 1 197 3 view .LVU76
 197:Core/Src/main.c **** 
 252              		.loc 1 197 28 is_stmt 0 view .LVU77
 253 0004 B822     		movs	r2, #184
 254 0006 0021     		movs	r1, #0
 255 0008 6846     		mov	r0, sp
 256 000a FFF7FEFF 		bl	memset
 257              	.LVL7:
 201:Core/Src/main.c ****                               |RCC_PERIPHCLK_SPI1;
 258              		.loc 1 201 3 is_stmt 1 view .LVU78
 201:Core/Src/main.c ****                               |RCC_PERIPHCLK_SPI1;
 259              		.loc 1 201 44 is_stmt 0 view .LVU79
 260 000e 41F20802 		movw	r2, #4104
 261 0012 0023     		movs	r3, #0
 262 0014 CDE90023 		strd	r2, [sp]
 203:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3N = 16;
 263              		.loc 1 203 3 is_stmt 1 view .LVU80
 203:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3N = 16;
 264              		.loc 1 203 34 is_stmt 0 view .LVU81
 265 0018 0223     		movs	r3, #2
 266 001a 0A93     		str	r3, [sp, #40]
 204:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3P = 2;
 267              		.loc 1 204 3 is_stmt 1 view .LVU82
 204:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3P = 2;
 268              		.loc 1 204 34 is_stmt 0 view .LVU83
 269 001c 1022     		movs	r2, #16
 270 001e 0B92     		str	r2, [sp, #44]
 205:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3Q = 2;
 271              		.loc 1 205 3 is_stmt 1 view .LVU84
 205:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3Q = 2;
 272              		.loc 1 205 34 is_stmt 0 view .LVU85
 273 0020 0C93     		str	r3, [sp, #48]
 206:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3R = 3;
 274              		.loc 1 206 3 is_stmt 1 view .LVU86
 206:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3R = 3;
 275              		.loc 1 206 34 is_stmt 0 view .LVU87
 276 0022 0D93     		str	r3, [sp, #52]
 207:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 277              		.loc 1 207 3 is_stmt 1 view .LVU88
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 15


 207:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 278              		.loc 1 207 34 is_stmt 0 view .LVU89
 279 0024 0323     		movs	r3, #3
 280 0026 0E93     		str	r3, [sp, #56]
 208:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 281              		.loc 1 208 3 is_stmt 1 view .LVU90
 208:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 282              		.loc 1 208 36 is_stmt 0 view .LVU91
 283 0028 4FF44063 		mov	r3, #3072
 284 002c 0F93     		str	r3, [sp, #60]
 209:Core/Src/main.c ****   PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 285              		.loc 1 209 3 is_stmt 1 view .LVU92
 210:Core/Src/main.c ****   PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 286              		.loc 1 210 3 view .LVU93
 211:Core/Src/main.c ****   PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_PLL3;
 287              		.loc 1 211 3 view .LVU94
 211:Core/Src/main.c ****   PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_PLL3;
 288              		.loc 1 211 44 is_stmt 0 view .LVU95
 289 002e 4FF40053 		mov	r3, #8192
 290 0032 1793     		str	r3, [sp, #92]
 212:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 291              		.loc 1 212 3 is_stmt 1 view .LVU96
 212:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 292              		.loc 1 212 44 is_stmt 0 view .LVU97
 293 0034 4FF48053 		mov	r3, #4096
 294 0038 2093     		str	r3, [sp, #128]
 213:Core/Src/main.c ****   {
 295              		.loc 1 213 3 is_stmt 1 view .LVU98
 213:Core/Src/main.c ****   {
 296              		.loc 1 213 7 is_stmt 0 view .LVU99
 297 003a 6846     		mov	r0, sp
 298 003c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 299              	.LVL8:
 213:Core/Src/main.c ****   {
 300              		.loc 1 213 6 discriminator 1 view .LVU100
 301 0040 08B9     		cbnz	r0, .L15
 217:Core/Src/main.c **** 
 302              		.loc 1 217 1 view .LVU101
 303 0042 2EB0     		add	sp, sp, #184
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 8
 306              		@ sp needed
 307 0044 10BD     		pop	{r4, pc}
 308              	.L15:
 309              		.cfi_restore_state
 215:Core/Src/main.c ****   }
 310              		.loc 1 215 5 is_stmt 1 view .LVU102
 311 0046 FFF7FEFF 		bl	Error_Handler
 312              	.LVL9:
 313              		.cfi_endproc
 314              	.LFE356:
 316              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 317              		.align	2
 318              	.LC0:
 319 0000 48656C6C 		.ascii	"Hello World!\015\012\000"
 319      6F20576F 
 319      726C6421 
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 16


 319      0D0A00
 320              		.section	.text.main,"ax",%progbits
 321              		.align	1
 322              		.global	main
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 327              	main:
 328              	.LFB354:
  76:Core/Src/main.c **** 
 329              		.loc 1 76 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333 0000 10B5     		push	{r4, lr}
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 4, -8
 336              		.cfi_offset 14, -4
  85:Core/Src/main.c **** 
 337              		.loc 1 85 3 view .LVU104
 338 0002 FFF7FEFF 		bl	HAL_Init
 339              	.LVL10:
  92:Core/Src/main.c **** 
 340              		.loc 1 92 3 view .LVU105
 341 0006 FFF7FEFF 		bl	SystemClock_Config
 342              	.LVL11:
  95:Core/Src/main.c **** 
 343              		.loc 1 95 3 view .LVU106
 344 000a FFF7FEFF 		bl	PeriphCommonClock_Config
 345              	.LVL12:
 102:Core/Src/main.c ****   MX_CORDIC_Init();
 346              		.loc 1 102 3 view .LVU107
 347 000e FFF7FEFF 		bl	MX_GPIO_Init
 348              	.LVL13:
 103:Core/Src/main.c ****   MX_FMAC_Init();
 349              		.loc 1 103 3 view .LVU108
 350 0012 FFF7FEFF 		bl	MX_CORDIC_Init
 351              	.LVL14:
 104:Core/Src/main.c ****   MX_I2C3_Init();
 352              		.loc 1 104 3 view .LVU109
 353 0016 FFF7FEFF 		bl	MX_FMAC_Init
 354              	.LVL15:
 105:Core/Src/main.c ****   MX_SPI1_Init();
 355              		.loc 1 105 3 view .LVU110
 356 001a FFF7FEFF 		bl	MX_I2C3_Init
 357              	.LVL16:
 106:Core/Src/main.c ****   MX_SPI2_Init();
 358              		.loc 1 106 3 view .LVU111
 359 001e FFF7FEFF 		bl	MX_SPI1_Init
 360              	.LVL17:
 107:Core/Src/main.c ****   MX_TIM2_Init();
 361              		.loc 1 107 3 view .LVU112
 362 0022 FFF7FEFF 		bl	MX_SPI2_Init
 363              	.LVL18:
 108:Core/Src/main.c ****   MX_TIM4_Init();
 364              		.loc 1 108 3 view .LVU113
 365 0026 FFF7FEFF 		bl	MX_TIM2_Init
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 17


 366              	.LVL19:
 109:Core/Src/main.c ****   MX_ADC1_Init();
 367              		.loc 1 109 3 view .LVU114
 368 002a FFF7FEFF 		bl	MX_TIM4_Init
 369              	.LVL20:
 110:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 370              		.loc 1 110 3 view .LVU115
 371 002e FFF7FEFF 		bl	MX_ADC1_Init
 372              	.LVL21:
 111:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 373              		.loc 1 111 3 view .LVU116
 374 0032 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 375              	.LVL22:
 376              	.L17:
 118:Core/Src/main.c ****   {
 377              		.loc 1 118 3 view .LVU117
 378              	.LBB7:
 121:Core/Src/main.c ****     uint8_t * ptr = &usbTxBuf[0];
 379              		.loc 1 121 5 view .LVU118
 121:Core/Src/main.c ****     uint8_t * ptr = &usbTxBuf[0];
 380              		.loc 1 121 19 is_stmt 0 view .LVU119
 381 0036 0B4C     		ldr	r4, .L19
 382 0038 0B4B     		ldr	r3, .L19+4
 383 003a A446     		mov	ip, r4
 384 003c 0FCB     		ldm	r3, {r0, r1, r2, r3}
 385 003e ACE80700 		stmia	ip!, {r0, r1, r2}
 386 0042 2CF8023B 		strh	r3, [ip], #2	@ movhi
 387 0046 1B0C     		lsrs	r3, r3, #16
 388 0048 8CF80030 		strb	r3, [ip]
 121:Core/Src/main.c ****     uint8_t * ptr = &usbTxBuf[0];
 389              		.loc 1 121 17 discriminator 1 view .LVU120
 390 004c 0E21     		movs	r1, #14
 391 004e 074B     		ldr	r3, .L19+8
 392 0050 1980     		strh	r1, [r3]	@ movhi
 122:Core/Src/main.c **** 
 393              		.loc 1 122 5 is_stmt 1 view .LVU121
 394              	.LVL23:
 124:Core/Src/main.c **** 
 395              		.loc 1 124 5 view .LVU122
 396 0052 2046     		mov	r0, r4
 397 0054 FFF7FEFF 		bl	CDC_Transmit_HS
 398              	.LVL24:
 126:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 399              		.loc 1 126 5 discriminator 1 view .LVU123
 400 0058 4FF47A70 		mov	r0, #1000
 401 005c FFF7FEFF 		bl	HAL_Delay
 402              	.LVL25:
 403              	.LBE7:
 118:Core/Src/main.c ****   {
 404              		.loc 1 118 9 view .LVU124
 405 0060 E9E7     		b	.L17
 406              	.L20:
 407 0062 00BF     		.align	2
 408              	.L19:
 409 0064 00000000 		.word	usbTxBuf
 410 0068 00000000 		.word	.LC0
 411 006c 00000000 		.word	usbTxBufLen
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 18


 412              		.cfi_endproc
 413              	.LFE354:
 415              		.section	.text.assert_failed,"ax",%progbits
 416              		.align	1
 417              		.global	assert_failed
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 422              	assert_failed:
 423              	.LVL26:
 424              	.LFB358:
 235:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 236:Core/Src/main.c **** }
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** #ifdef  USE_FULL_ASSERT
 239:Core/Src/main.c **** /**
 240:Core/Src/main.c ****   * @brief  Reports the name of the source file and the source line number
 241:Core/Src/main.c ****   *         where the assert_param error has occurred.
 242:Core/Src/main.c ****   * @param  file: pointer to the source file name
 243:Core/Src/main.c ****   * @param  line: assert_param error line source number
 244:Core/Src/main.c ****   * @retval None
 245:Core/Src/main.c ****   */
 246:Core/Src/main.c **** void assert_failed(uint8_t *file, uint32_t line)
 247:Core/Src/main.c **** {
 425              		.loc 1 247 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 248:Core/Src/main.c ****   /* USER CODE BEGIN 6 */
 249:Core/Src/main.c ****   /* User can add his own implementation to report the file name and line number,
 250:Core/Src/main.c ****      ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
 251:Core/Src/main.c ****   /* USER CODE END 6 */
 252:Core/Src/main.c **** }
 430              		.loc 1 252 1 view .LVU126
 431 0000 7047     		bx	lr
 432              		.cfi_endproc
 433              	.LFE358:
 435              		.global	usbTxBufLen
 436              		.section	.bss.usbTxBufLen,"aw",%nobits
 437              		.align	1
 440              	usbTxBufLen:
 441 0000 0000     		.space	2
 442              		.global	usbTxBuf
 443              		.section	.bss.usbTxBuf,"aw",%nobits
 444              		.align	2
 447              	usbTxBuf:
 448 0000 00000000 		.space	128
 448      00000000 
 448      00000000 
 448      00000000 
 448      00000000 
 449              		.text
 450              	.Letext0:
 451              		.file 3 "C:/Users/thewo/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 452              		.file 4 "C:/Users/thewo/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 453              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h725xx.h"
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 19


 454              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 455              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 456              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 457              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 458              		.file 10 "USB_DEVICE/App/usbd_cdc_if.h"
 459              		.file 11 "C:/Users/thewo/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 460              		.file 12 "USB_DEVICE/App/usb_device.h"
 461              		.file 13 "Core/Inc/adc.h"
 462              		.file 14 "Core/Inc/tim.h"
 463              		.file 15 "Core/Inc/spi.h"
 464              		.file 16 "Core/Inc/i2c.h"
 465              		.file 17 "Core/Inc/fmac.h"
 466              		.file 18 "Core/Inc/cordic.h"
 467              		.file 19 "Core/Inc/gpio.h"
 468              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 469              		.file 21 "<built-in>"
ARM GAS  C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:20     .text.Error_Handler:00000000 $t
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:58     .text.SystemClock_Config:00000000 $t
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:64     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:228    .text.SystemClock_Config:000000a4 $d
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:233    .text.PeriphCommonClock_Config:00000000 $t
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:239    .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:317    .rodata.main.str1.4:00000000 $d
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:321    .text.main:00000000 $t
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:327    .text.main:00000000 main
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:409    .text.main:00000064 $d
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:447    .bss.usbTxBuf:00000000 usbTxBuf
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:440    .bss.usbTxBufLen:00000000 usbTxBufLen
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:416    .text.assert_failed:00000000 $t
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:422    .text.assert_failed:00000000 assert_failed
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:437    .bss.usbTxBufLen:00000000 $d
C:\Users\thewo\AppData\Local\Temp\ccub7VyN.s:444    .bss.usbTxBuf:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_CORDIC_Init
MX_FMAC_Init
MX_I2C3_Init
MX_SPI1_Init
MX_SPI2_Init
MX_TIM2_Init
MX_TIM4_Init
MX_ADC1_Init
MX_USB_DEVICE_Init
CDC_Transmit_HS
HAL_Delay
