-- divide by 1000000 clk
library	ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

ENTITY ClockDivide IS
	PORT
	(
		clk							: in	std_logic;
		clk1000000_out				: out	std_logic
	);
END ClockDivide;

ARCHITECTURE ClockDivide_arch of ClockDivide IS
	signal		clk1000000					: std_logic;
BEGIN
	process(clk, clk1000000)
		variable		cnt1000000	: 	integer := 0;
	begin
		if rising_edge(clk) then
--			if cnt1000000 >= 1000000 then	
			if cnt1000000 >= 4 then	
				cnt1000000 := 0;
				clk1000000 <= not clk1000000;
			else
				cnt1000000 := cnt1000000 + 1;
			end if;
		end if;
		clk1000000_out <= clk1000000;
	end process;
end ClockDivide_arch;